In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMAggressiveInstCombine.a_clang_-O2:

AggressiveInstCombine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>:
       0:	sub	sp, sp, #0xd0
       4:	stp	x29, x30, [sp, #160]
       8:	stp	x22, x21, [sp, #176]
       c:	stp	x20, x19, [sp, #192]
      10:	add	x29, sp, #0xa0
      14:	mov	x0, x2
      18:	mov	x20, x2
      1c:	mov	x21, x1
      20:	mov	x19, x8
      24:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      28:	mov	x22, x0
      2c:	mov	x0, x20
      30:	mov	x1, x21
      34:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      38:	mov	x2, x0
      3c:	mov	x0, x21
      40:	mov	x1, x22
      44:	bl	178 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>
      48:	tbz	w0, #0, 120 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x120>
      4c:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      50:	ldr	d0, [x8]
      54:	add	x20, sp, #0x8
      58:	add	x9, x20, #0x28
      5c:	add	x8, x20, #0x60
      60:	str	wzr, [sp, #40]
      64:	stp	xzr, x9, [sp, #8]
      68:	str	x9, [sp, #24]
      6c:	stp	xzr, x8, [sp, #64]
      70:	str	x8, [sp, #80]
      74:	str	d0, [sp, #32]
      78:	str	d0, [sp, #88]
      7c:	str	wzr, [sp, #96]
      80:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
      84:	ldr	x1, [x1]
      88:	add	x0, sp, #0x8
      8c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      90:	cbnz	w0, a8 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0xa8>
      94:	adrp	x1, 0 <_ZN4llvm11CFGAnalyses6SetKeyE>
      98:	ldr	x1, [x1]
      9c:	sub	x8, x29, #0x28
      a0:	add	x0, sp, #0x8
      a4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      a8:	adrp	x1, 0 <_ZN4llvm9AAManager3KeyE>
      ac:	ldr	x1, [x1]
      b0:	add	x0, sp, #0x8
      b4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      b8:	adrp	x1, 0 <_ZN4llvm9GlobalsAA3KeyE>
      bc:	ldr	x1, [x1]
      c0:	add	x0, sp, #0x8
      c4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      c8:	add	x1, x19, #0x28
      cc:	add	x3, sp, #0x8
      d0:	mov	w2, #0x2                   	// #2
      d4:	mov	x0, x19
      d8:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvjOS0_>
      dc:	add	x0, x19, #0x38
      e0:	add	x3, x20, #0x38
      e4:	add	x1, x19, #0x60
      e8:	mov	w2, #0x2                   	// #2
      ec:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvjOS0_>
      f0:	ldp	x8, x0, [sp, #72]
      f4:	cmp	x0, x8
      f8:	b.eq	100 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x100>  // b.none
      fc:	bl	0 <free>
     100:	ldr	x8, [sp, #64]
     104:	ldp	x9, x0, [sp, #16]
     108:	add	x8, x8, #0x1
     10c:	cmp	x0, x9
     110:	str	x8, [sp, #64]
     114:	b.eq	164 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x164>  // b.none
     118:	bl	0 <free>
     11c:	b	164 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x164>
     120:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     124:	ldr	d0, [x9]
     128:	add	x8, x19, #0x28
     12c:	add	x10, x19, #0x60
     130:	str	wzr, [x19, #32]
     134:	stp	xzr, x8, [x19]
     138:	str	x8, [x19, #16]
     13c:	stp	xzr, x10, [x19, #56]
     140:	str	x10, [x19, #72]
     144:	str	d0, [x19, #24]
     148:	str	d0, [x19, #80]
     14c:	str	wzr, [x19, #88]
     150:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
     154:	ldr	x1, [x1]
     158:	add	x8, sp, #0x8
     15c:	mov	x0, x19
     160:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     164:	ldp	x20, x19, [sp, #192]
     168:	ldp	x22, x21, [sp, #176]
     16c:	ldp	x29, x30, [sp, #160]
     170:	add	sp, sp, #0xd0
     174:	ret

0000000000000178 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>:
     178:	stp	x29, x30, [sp, #-96]!
     17c:	stp	x28, x27, [sp, #16]
     180:	stp	x26, x25, [sp, #32]
     184:	stp	x24, x23, [sp, #48]
     188:	stp	x22, x21, [sp, #64]
     18c:	stp	x20, x19, [sp, #80]
     190:	mov	x29, sp
     194:	sub	sp, sp, #0x280
     198:	mov	x22, x0
     19c:	ldr	x0, [x0, #40]
     1a0:	mov	x21, x2
     1a4:	mov	x19, x1
     1a8:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     1ac:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     1b0:	movi	v0.2d, #0x0
     1b4:	stur	q0, [sp, #184]
     1b8:	stur	q0, [sp, #200]
     1bc:	ldr	d0, [x8]
     1c0:	add	x20, sp, #0x70
     1c4:	stp	x19, x0, [sp, #112]
     1c8:	add	x8, x20, #0x28
     1cc:	add	x0, sp, #0x70
     1d0:	mov	x1, x22
     1d4:	stp	xzr, xzr, [sp, #232]
     1d8:	str	xzr, [sp, #224]
     1dc:	str	x21, [sp, #72]
     1e0:	stp	x21, x8, [sp, #128]
     1e4:	str	d0, [sp, #144]
     1e8:	str	wzr, [sp, #216]
     1ec:	bl	0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE>
     1f0:	ldr	x27, [x22, #80]
     1f4:	add	x8, x22, #0x48
     1f8:	mov	w21, w0
     1fc:	str	x8, [sp, #80]
     200:	cmp	x8, x27
     204:	b.eq	12f4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x117c>  // b.none
     208:	add	x9, sp, #0x120
     20c:	sub	x8, x29, #0x50
     210:	add	x9, x9, #0x8
     214:	str	x9, [sp, #104]
     218:	add	x9, x8, #0x30
     21c:	add	x10, sp, #0x120
     220:	str	x9, [sp, #88]
     224:	add	x9, x8, #0x8
     228:	str	x9, [sp, #96]
     22c:	add	x9, x10, #0x8
     230:	sub	x11, x29, #0x68
     234:	str	x9, [sp, #48]
     238:	add	x9, x8, #0x20
     23c:	sub	x12, x29, #0x80
     240:	str	x9, [sp, #56]
     244:	add	x9, x11, #0x8
     248:	str	x9, [sp, #32]
     24c:	add	x9, x12, #0x8
     250:	str	w21, [sp, #20]
     254:	mov	w21, wzr
     258:	mov	w28, #0x101                 	// #257
     25c:	str	x9, [sp, #24]
     260:	add	x9, x10, #0x18
     264:	add	x8, x8, #0x18
     268:	str	x22, [sp]
     26c:	str	x9, [sp, #40]
     270:	str	x8, [sp, #8]
     274:	b	288 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x110>
     278:	ldr	x27, [x27, #8]
     27c:	ldr	x8, [sp, #80]
     280:	cmp	x8, x27
     284:	b.eq	12a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1128>  // b.none
     288:	ldrb	w8, [x27]
     28c:	tbnz	w8, #2, 1410 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1298>
     290:	ldr	x9, [sp, #72]
     294:	sub	x10, x27, #0x18
     298:	cmp	x27, #0x0
     29c:	csel	x23, xzr, x10, eq  // eq = none
     2a0:	ldr	w8, [x9, #48]
     2a4:	ldr	x9, [x9, #32]
     2a8:	cbz	w8, 304 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x18c>
     2ac:	orr	x10, x23, #0x8
     2b0:	cmn	x10, #0x8
     2b4:	b.eq	13f0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1278>  // b.none
     2b8:	ubfx	x10, x23, #4, #28
     2bc:	eor	w11, w10, w23, lsr #9
     2c0:	sub	w10, w8, #0x1
     2c4:	and	w11, w10, w11
     2c8:	add	x12, x9, w11, uxtw #4
     2cc:	ldr	x13, [x12]
     2d0:	cmp	x13, x23
     2d4:	b.eq	308 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x190>  // b.none
     2d8:	mov	w14, #0x1                   	// #1
     2dc:	cmn	x13, #0x8
     2e0:	b.eq	304 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x18c>  // b.none
     2e4:	add	w11, w11, w14
     2e8:	and	w11, w11, w10
     2ec:	add	x12, x9, w11, uxtw #4
     2f0:	ldr	x13, [x12]
     2f4:	add	w14, w14, #0x1
     2f8:	cmp	x13, x23
     2fc:	b.eq	308 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x190>  // b.none
     300:	b	2dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x164>
     304:	add	x12, x9, x8, lsl #4
     308:	add	x8, x9, x8, lsl #4
     30c:	cmp	x12, x8
     310:	b.eq	278 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x100>  // b.none
     314:	ldr	x8, [x12, #8]
     318:	cbz	x8, 278 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x100>
     31c:	ldr	x8, [x23, #40]!
     320:	and	x24, x8, #0xfffffffffffffff8
     324:	cmp	x23, x24
     328:	b.eq	278 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x100>  // b.none
     32c:	str	x27, [sp, #64]
     330:	b	354 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1dc>
     334:	mov	w22, wzr
     338:	ldr	x8, [x24]
     33c:	orr	w9, w21, w25
     340:	orr	w9, w9, w26
     344:	orr	w21, w9, w22
     348:	and	x24, x8, #0xfffffffffffffff8
     34c:	cmp	x23, x24
     350:	b.eq	278 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x100>  // b.none
     354:	ldrb	w8, [x24]
     358:	tbnz	w8, #2, 1370 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11f8>
     35c:	sub	x8, x24, #0x18
     360:	cmp	x24, #0x0
     364:	csel	x19, xzr, x8, eq  // eq = none
     368:	sub	x0, x29, #0x50
     36c:	mov	x1, x19
     370:	sturb	wzr, [x29, #-78]
     374:	sturh	wzr, [x29, #-80]
     378:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     37c:	tbz	w0, #0, 388 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x210>
     380:	mov	w26, #0x1                   	// #1
     384:	b	3a8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x230>
     388:	sub	x0, x29, #0x50
     38c:	mov	x1, x19
     390:	sturb	wzr, [x29, #-78]
     394:	sturh	wzr, [x29, #-80]
     398:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     39c:	mov	w26, wzr
     3a0:	mov	w25, wzr
     3a4:	tbz	w0, #0, 580 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x408>
     3a8:	ldr	x0, [x19]
     3ac:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     3b0:	str	xzr, [sp, #288]
     3b4:	str	w0, [sp, #304]
     3b8:	cbz	w0, 13b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1238>
     3bc:	cmp	w0, #0x40
     3c0:	b.hi	3cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x254>  // b.pmore
     3c4:	str	xzr, [sp, #296]
     3c8:	b	3dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x264>
     3cc:	ldr	x0, [sp, #104]
     3d0:	mov	x1, xzr
     3d4:	mov	w2, wzr
     3d8:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
     3dc:	strb	w26, [sp, #312]
     3e0:	strb	wzr, [sp, #313]
     3e4:	ldrb	w8, [x19, #16]
     3e8:	sub	w8, w8, #0x25
     3ec:	cmp	w8, #0x12
     3f0:	b.cs	1390 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1218>  // b.hs, b.nlast
     3f4:	cbz	w26, 418 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2a0>
     3f8:	add	x1, sp, #0x120
     3fc:	mov	x0, x19
     400:	bl	18b8 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
     404:	ldrb	w8, [sp, #313]
     408:	mov	w25, wzr
     40c:	cbz	w8, 568 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3f0>
     410:	tbnz	w0, #0, 428 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2b0>
     414:	b	568 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3f0>
     418:	ldur	x0, [x19, #-48]
     41c:	add	x1, sp, #0x120
     420:	bl	18b8 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
     424:	tbz	w0, #0, 4b8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x340>
     428:	mov	x0, x19
     42c:	bl	0 <_ZNK4llvm5Value10getContextEv>
     430:	mov	w8, #0x200                 	// #512
     434:	sturh	w8, [x29, #-36]
     438:	ldr	x8, [sp, #96]
     43c:	stur	xzr, [x29, #-80]
     440:	stp	x0, xzr, [x29, #-56]
     444:	stur	wzr, [x29, #-40]
     448:	sturb	wzr, [x29, #-34]
     44c:	stp	xzr, xzr, [x8]
     450:	ldr	x8, [sp, #88]
     454:	sub	x0, x29, #0x50
     458:	mov	x1, x19
     45c:	stp	xzr, xzr, [x8]
     460:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     464:	ldr	x0, [x19]
     468:	ldr	x1, [sp, #104]
     46c:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
     470:	ldr	x1, [sp, #288]
     474:	mov	x22, x0
     478:	sub	x0, x29, #0x50
     47c:	sub	x3, x29, #0x68
     480:	mov	x2, x22
     484:	stp	xzr, xzr, [x29, #-104]
     488:	sturh	w28, [x29, #-88]
     48c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     490:	mov	x20, x0
     494:	cbz	w26, 4c0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x348>
     498:	stp	xzr, xzr, [x29, #-104]
     49c:	sturh	w28, [x29, #-88]
     4a0:	sub	x0, x29, #0x50
     4a4:	sub	x4, x29, #0x68
     4a8:	mov	w1, #0x20                  	// #32
     4ac:	mov	x2, x20
     4b0:	mov	x3, x22
     4b4:	b	4e4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x36c>
     4b8:	mov	w25, wzr
     4bc:	b	568 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3f0>
     4c0:	stp	xzr, xzr, [x29, #-104]
     4c4:	sturh	w28, [x29, #-88]
     4c8:	ldr	x0, [x20]
     4cc:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
     4d0:	mov	x3, x0
     4d4:	sub	x0, x29, #0x50
     4d8:	sub	x4, x29, #0x68
     4dc:	mov	w1, #0x21                  	// #33
     4e0:	mov	x2, x20
     4e4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     4e8:	ldr	x2, [x19]
     4ec:	stp	xzr, xzr, [x29, #-128]
     4f0:	sturh	w28, [x29, #-112]
     4f4:	ldr	x8, [x0]
     4f8:	mov	x1, x0
     4fc:	cmp	x8, x2
     500:	b.eq	54c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3d4>  // b.none
     504:	ldrb	w8, [x1, #16]
     508:	cmp	w8, #0x10
     50c:	b.ls	53c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3c4>  // b.plast
     510:	sub	x3, x29, #0x68
     514:	mov	w0, #0x27                  	// #39
     518:	mov	x4, xzr
     51c:	stp	xzr, xzr, [x29, #-104]
     520:	sturh	w28, [x29, #-88]
     524:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
     528:	mov	x1, x0
     52c:	sub	x0, x29, #0x50
     530:	sub	x2, x29, #0x80
     534:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     538:	b	548 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3d0>
     53c:	mov	w0, #0x27                  	// #39
     540:	mov	w3, wzr
     544:	bl	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>
     548:	mov	x1, x0
     54c:	mov	x0, x19
     550:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     554:	ldur	x1, [x29, #-80]
     558:	cbz	x1, 564 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3ec>
     55c:	sub	x0, x29, #0x50
     560:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     564:	mov	w25, #0x1                   	// #1
     568:	ldr	w8, [sp, #304]
     56c:	cmp	w8, #0x41
     570:	b.cc	580 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x408>  // b.lo, b.ul, b.last
     574:	ldr	x0, [sp, #296]
     578:	cbz	x0, 580 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x408>
     57c:	bl	0 <_ZdaPv>
     580:	ldrb	w8, [x19, #16]
     584:	cmp	w8, #0x4f
     588:	b.ne	5cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x454>  // b.any
     58c:	ldr	w20, [x19, #20]
     590:	and	w8, w20, #0xfffffff
     594:	cmp	w8, #0x2
     598:	b.ne	5dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x464>  // b.any
     59c:	ldr	x0, [x19]
     5a0:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     5a4:	mov	w8, w0
     5a8:	fmov	d0, x8
     5ac:	cnt	v0.8b, v0.8b
     5b0:	uaddlv	h0, v0.8b
     5b4:	fmov	w8, s0
     5b8:	cmp	w8, #0x1
     5bc:	b.ne	5dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x464>  // b.any
     5c0:	tbnz	w20, #30, 5f0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x478>
     5c4:	sub	x8, x19, #0x30
     5c8:	b	5f4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x47c>
     5cc:	mov	w26, wzr
     5d0:	cmp	w8, #0x32
     5d4:	b.eq	7f0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>  // b.none
     5d8:	b	334 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>
     5dc:	mov	w26, wzr
     5e0:	mov	w8, #0x4f                  	// #79
     5e4:	cmp	w8, #0x32
     5e8:	b.ne	334 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>  // b.any
     5ec:	b	7f0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>
     5f0:	ldur	x8, [x19, #-8]
     5f4:	ldr	x22, [x8]
     5f8:	ldr	x28, [x8, #24]
     5fc:	sub	x1, x29, #0x80
     600:	sub	x2, x29, #0x90
     604:	mov	x0, x22
     608:	bl	1a1c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>
     60c:	cbz	w0, 628 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4b0>
     610:	ldur	x8, [x29, #-128]
     614:	cmp	x8, x28
     618:	b.ne	628 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4b0>  // b.any
     61c:	mov	w20, w0
     620:	mov	x22, x28
     624:	b	65c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4e4>
     628:	sub	x1, x29, #0x80
     62c:	sub	x2, x29, #0x90
     630:	mov	x0, x28
     634:	bl	1a1c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>
     638:	mov	w26, wzr
     63c:	cbz	w0, 7e0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x668>
     640:	ldur	x8, [x29, #-128]
     644:	cmp	x8, x22
     648:	b.ne	7e0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x668>  // b.any
     64c:	orr	w8, w0, #0x1
     650:	mov	w20, w0
     654:	cmp	w8, #0x83
     658:	b.ne	1430 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12b8>  // b.any
     65c:	ldr	w8, [x19, #20]
     660:	mov	w12, #0x18                  	// #24
     664:	tbnz	w8, #30, 678 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x500>
     668:	and	x9, x8, #0xfffffff
     66c:	mneg	x9, x9, x12
     670:	add	x10, x19, x9
     674:	b	67c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x504>
     678:	ldur	x10, [x19, #-8]
     67c:	ldr	w9, [x19, #56]
     680:	cmp	x22, x28
     684:	cset	w11, eq  // eq = none
     688:	madd	x10, x9, x12, x10
     68c:	add	x10, x10, w11, uxtw #3
     690:	ldr	x0, [x10, #8]
     694:	tbnz	w8, #30, 6a8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x530>
     698:	and	w8, w8, #0xfffffff
     69c:	mneg	x8, x8, x12
     6a0:	add	x8, x19, x8
     6a4:	b	6ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x534>
     6a8:	ldur	x8, [x19, #-8]
     6ac:	cmp	x22, x28
     6b0:	cset	w10, ne  // ne = any
     6b4:	madd	x8, x9, x12, x8
     6b8:	add	x8, x8, w10, uxtw #3
     6bc:	ldr	x26, [x8, #8]
     6c0:	bl	0 <_ZNK4llvm10BasicBlock13getTerminatorEv>
     6c4:	ldur	x27, [x29, #-144]
     6c8:	ldr	x28, [x19, #40]
     6cc:	mov	x1, x0
     6d0:	sub	x8, x29, #0xa0
     6d4:	sub	x0, x29, #0x50
     6d8:	stp	x8, x27, [x29, #-80]
     6dc:	stp	x28, x26, [x29, #-56]
     6e0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     6e4:	mov	w26, wzr
     6e8:	tbz	w0, #0, 7dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x664>
     6ec:	ldur	w8, [x29, #-160]
     6f0:	cmp	w8, #0x20
     6f4:	b.ne	7dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x664>  // b.any
     6f8:	mov	x0, x28
     6fc:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
     700:	mov	x26, x0
     704:	mov	x0, x28
     708:	bl	0 <_ZNK4llvm10BasicBlock10getContextEv>
     70c:	mov	w8, #0x200                 	// #512
     710:	sturh	w8, [x29, #-36]
     714:	ldr	x8, [sp, #96]
     718:	stur	xzr, [x29, #-80]
     71c:	stp	x0, xzr, [x29, #-56]
     720:	stur	wzr, [x29, #-40]
     724:	sturb	wzr, [x29, #-34]
     728:	stp	xzr, xzr, [x8]
     72c:	ldr	x8, [sp, #88]
     730:	sub	x0, x29, #0x50
     734:	mov	x1, x28
     738:	mov	x2, x26
     73c:	stp	xzr, xzr, [x8]
     740:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     744:	mov	x0, x19
     748:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
     74c:	ldr	x8, [x19]
     750:	add	x2, sp, #0x120
     754:	mov	w3, #0x1                   	// #1
     758:	mov	w1, w20
     75c:	str	x8, [sp, #288]
     760:	bl	0 <_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE>
     764:	mov	w8, #0x101                 	// #257
     768:	stp	x22, x22, [sp, #288]
     76c:	str	x27, [sp, #304]
     770:	stp	xzr, xzr, [x29, #-104]
     774:	sturh	w8, [x29, #-88]
     778:	ldr	x8, [x0]
     77c:	ldrb	w9, [x8, #8]
     780:	cmp	w9, #0xf
     784:	b.ne	1470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12f8>  // b.any
     788:	ldr	x8, [x8, #16]
     78c:	ldr	x1, [x8]
     790:	cbz	x1, 1490 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1318>
     794:	ldrb	w8, [x1, #8]
     798:	cmp	w8, #0xc
     79c:	b.ne	14b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1338>  // b.any
     7a0:	mov	x2, x0
     7a4:	sub	x0, x29, #0x50
     7a8:	add	x3, sp, #0x120
     7ac:	sub	x5, x29, #0x68
     7b0:	mov	w4, #0x3                   	// #3
     7b4:	mov	x6, xzr
     7b8:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     7bc:	mov	x1, x0
     7c0:	mov	x0, x19
     7c4:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     7c8:	ldur	x1, [x29, #-80]
     7cc:	cbz	x1, 7d8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x660>
     7d0:	sub	x0, x29, #0x50
     7d4:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     7d8:	mov	w26, #0x1                   	// #1
     7dc:	ldr	x27, [sp, #64]
     7e0:	ldrb	w8, [x19, #16]
     7e4:	mov	w28, #0x101                 	// #257
     7e8:	cmp	w8, #0x32
     7ec:	b.ne	334 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>  // b.any
     7f0:	ldr	x0, [x19]
     7f4:	ldrb	w8, [x0, #8]
     7f8:	cmp	w8, #0x10
     7fc:	b.ne	80c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x694>  // b.any
     800:	ldr	x8, [x0, #16]
     804:	ldr	x8, [x8]
     808:	ldrb	w8, [x8, #8]
     80c:	cmp	w8, #0xb
     810:	b.ne	334 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>  // b.any
     814:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     818:	sub	w8, w0, #0x9
     81c:	cmp	w8, #0x77
     820:	mov	w22, wzr
     824:	b.hi	338 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1c0>  // b.pmore
     828:	mov	w20, w0
     82c:	and	w8, w0, #0x7
     830:	cbnz	w8, 338 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1c0>
     834:	mov	w8, #0x55                  	// #85
     838:	mov	w22, #0x8                   	// #8
     83c:	stur	x8, [x29, #-80]
     840:	sub	x8, x29, #0x90
     844:	sub	x1, x29, #0x50
     848:	mov	w0, w20
     84c:	stur	w22, [x29, #-72]
     850:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     854:	ldur	w8, [x29, #-72]
     858:	cmp	w8, #0x41
     85c:	b.cc	86c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6f4>  // b.lo, b.ul, b.last
     860:	ldur	x0, [x29, #-80]
     864:	cbz	x0, 86c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6f4>
     868:	bl	0 <_ZdaPv>
     86c:	mov	w8, #0x33                  	// #51
     870:	stur	x8, [x29, #-80]
     874:	sub	x8, x29, #0xa0
     878:	sub	x1, x29, #0x50
     87c:	mov	w0, w20
     880:	stur	w22, [x29, #-72]
     884:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     888:	ldur	w8, [x29, #-72]
     88c:	cmp	w8, #0x41
     890:	b.cc	8a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x728>  // b.lo, b.ul, b.last
     894:	ldur	x0, [x29, #-80]
     898:	cbz	x0, 8a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x728>
     89c:	bl	0 <_ZdaPv>
     8a0:	mov	w8, #0xf                   	// #15
     8a4:	stur	x8, [x29, #-80]
     8a8:	sub	x8, x29, #0xb0
     8ac:	sub	x1, x29, #0x50
     8b0:	mov	w0, w20
     8b4:	stur	w22, [x29, #-72]
     8b8:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     8bc:	ldur	w8, [x29, #-72]
     8c0:	cmp	w8, #0x41
     8c4:	b.cc	8d4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x75c>  // b.lo, b.ul, b.last
     8c8:	ldur	x0, [x29, #-80]
     8cc:	cbz	x0, 8d4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x75c>
     8d0:	bl	0 <_ZdaPv>
     8d4:	mov	w8, #0x1                   	// #1
     8d8:	stur	x8, [x29, #-80]
     8dc:	sub	x8, x29, #0xc0
     8e0:	sub	x1, x29, #0x50
     8e4:	mov	w0, w20
     8e8:	stur	w22, [x29, #-72]
     8ec:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     8f0:	ldur	w8, [x29, #-72]
     8f4:	cmp	w8, #0x41
     8f8:	b.cc	908 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x790>  // b.lo, b.ul, b.last
     8fc:	ldur	x0, [x29, #-80]
     900:	cbz	x0, 908 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x790>
     904:	bl	0 <_ZdaPv>
     908:	sub	w1, w20, #0x8
     90c:	cmp	w20, #0x40
     910:	stur	w20, [x29, #-200]
     914:	b.hi	930 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7b8>  // b.pmore
     918:	neg	w8, w20
     91c:	mov	x9, #0xffffffffffffffff    	// #-1
     920:	lsr	x8, x9, x8
     924:	and	x8, x8, x1
     928:	stur	x8, [x29, #-208]
     92c:	b	93c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7c4>
     930:	sub	x0, x29, #0xd0
     934:	mov	w2, wzr
     938:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
     93c:	ldr	w9, [x19, #20]
     940:	and	x8, x9, #0xfffffff
     944:	cbz	w8, 13d0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1258>
     948:	tbnz	w9, #30, 95c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7e4>
     94c:	mov	w10, #0x18                  	// #24
     950:	mneg	x10, x8, x10
     954:	add	x10, x19, x10
     958:	b	960 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7e8>
     95c:	ldur	x10, [x19, #-8]
     960:	cmp	w8, #0x1
     964:	b.ls	13d0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1258>  // b.plast
     968:	ldr	x22, [x10]
     96c:	tbnz	w9, #30, 980 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x808>
     970:	mov	w9, #0x18                  	// #24
     974:	mneg	x8, x8, x9
     978:	add	x8, x19, x8
     97c:	b	984 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x80c>
     980:	ldur	x8, [x19, #-8]
     984:	ldur	w9, [x29, #-184]
     988:	ldr	x20, [x8, #24]
     98c:	cmp	w9, #0x40
     990:	stur	w9, [x29, #-224]
     994:	b.hi	9bc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x844>  // b.pmore
     998:	ldur	x8, [x29, #-192]
     99c:	sub	x10, x29, #0xd8
     9a0:	stur	wzr, [x29, #-224]
     9a4:	str	w9, [sp, #296]
     9a8:	stp	x10, x8, [x29, #-80]
     9ac:	stur	x8, [x29, #-232]
     9b0:	str	x8, [sp, #288]
     9b4:	stur	w9, [x29, #-64]
     9b8:	b	a04 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x88c>
     9bc:	sub	x0, x29, #0xe8
     9c0:	sub	x1, x29, #0xc0
     9c4:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     9c8:	ldur	w9, [x29, #-224]
     9cc:	ldur	x8, [x29, #-232]
     9d0:	sub	x10, x29, #0xd8
     9d4:	stur	wzr, [x29, #-224]
     9d8:	cmp	w9, #0x40
     9dc:	stur	x10, [x29, #-80]
     9e0:	str	w9, [sp, #296]
     9e4:	str	x8, [sp, #288]
     9e8:	stur	w9, [x29, #-64]
     9ec:	b.hi	9f8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x880>  // b.pmore
     9f0:	stur	x8, [x29, #-72]
     9f4:	b	a04 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x88c>
     9f8:	ldr	x0, [sp, #96]
     9fc:	add	x1, sp, #0x120
     a00:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     a04:	sub	x0, x29, #0x50
     a08:	mov	x1, x22
     a0c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     a10:	tbz	w0, #0, a30 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8b8>
     a14:	ldur	w8, [x29, #-200]
     a18:	cmp	w8, #0x40
     a1c:	stur	w8, [x29, #-240]
     a20:	b.hi	a38 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8c0>  // b.pmore
     a24:	ldur	x9, [x29, #-208]
     a28:	stur	x9, [x29, #-248]
     a2c:	b	a4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8d4>
     a30:	mov	w28, wzr
     a34:	b	aec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x974>
     a38:	sub	x0, x29, #0xf8
     a3c:	sub	x1, x29, #0xd0
     a40:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     a44:	ldur	w8, [x29, #-240]
     a48:	ldur	x9, [x29, #-248]
     a4c:	stur	wzr, [x29, #-240]
     a50:	stur	w8, [x29, #-96]
     a54:	stur	x9, [x29, #-104]
     a58:	cbz	x20, 1450 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12d8>
     a5c:	ldrb	w8, [x20, #16]
     a60:	cmp	w8, #0xd
     a64:	b.ne	a7c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x904>  // b.any
     a68:	add	x0, x20, #0x18
     a6c:	sub	x1, x29, #0x68
     a70:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     a74:	mov	w28, w0
     a78:	b	abc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x944>
     a7c:	cmp	w8, #0x10
     a80:	mov	w28, wzr
     a84:	b.hi	abc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x944>  // b.pmore
     a88:	ldr	x8, [x20]
     a8c:	ldrb	w8, [x8, #8]
     a90:	cmp	w8, #0x10
     a94:	b.ne	abc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x944>  // b.any
     a98:	mov	x0, x20
     a9c:	mov	w1, wzr
     aa0:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
     aa4:	cbz	x0, ab8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x940>
     aa8:	ldrb	w8, [x0, #16]
     aac:	mov	x20, x0
     ab0:	cmp	w8, #0xd
     ab4:	b.eq	a68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8f0>  // b.none
     ab8:	mov	w28, wzr
     abc:	ldur	w8, [x29, #-96]
     ac0:	cmp	w8, #0x41
     ac4:	b.cc	ad4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x95c>  // b.lo, b.ul, b.last
     ac8:	ldur	x0, [x29, #-104]
     acc:	cbz	x0, ad4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x95c>
     ad0:	bl	0 <_ZdaPv>
     ad4:	ldur	w8, [x29, #-240]
     ad8:	cmp	w8, #0x41
     adc:	b.cc	aec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x974>  // b.lo, b.ul, b.last
     ae0:	ldur	x0, [x29, #-248]
     ae4:	cbz	x0, aec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x974>
     ae8:	bl	0 <_ZdaPv>
     aec:	ldur	w8, [x29, #-64]
     af0:	cmp	w8, #0x41
     af4:	b.cc	b04 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x98c>  // b.lo, b.ul, b.last
     af8:	ldur	x0, [x29, #-72]
     afc:	cbz	x0, b04 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x98c>
     b00:	bl	0 <_ZdaPv>
     b04:	ldr	w8, [sp, #296]
     b08:	cmp	w8, #0x41
     b0c:	b.cc	b1c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9a4>  // b.lo, b.ul, b.last
     b10:	ldr	x0, [sp, #288]
     b14:	cbz	x0, b1c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9a4>
     b18:	bl	0 <_ZdaPv>
     b1c:	ldur	w8, [x29, #-224]
     b20:	cmp	w8, #0x41
     b24:	b.cc	b34 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9bc>  // b.lo, b.ul, b.last
     b28:	ldur	x0, [x29, #-232]
     b2c:	cbz	x0, b34 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9bc>
     b30:	bl	0 <_ZdaPv>
     b34:	tbz	w28, #0, 1124 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfac>
     b38:	ldur	w8, [x29, #-168]
     b3c:	ldur	x20, [x29, #-216]
     b40:	mov	w11, #0x40                  	// #64
     b44:	sub	x10, x29, #0x100
     b48:	mov	w12, #0x4                   	// #4
     b4c:	cmp	w8, #0x40
     b50:	str	w11, [sp, #304]
     b54:	stp	x10, x12, [sp, #288]
     b58:	str	x10, [sp, #312]
     b5c:	str	w8, [sp, #376]
     b60:	b.hi	b84 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa0c>  // b.pmore
     b64:	ldur	x9, [x29, #-176]
     b68:	str	wzr, [sp, #376]
     b6c:	stur	w8, [x29, #-96]
     b70:	stur	w11, [x29, #-64]
     b74:	str	x9, [sp, #368]
     b78:	stur	x9, [x29, #-104]
     b7c:	stp	x10, x12, [x29, #-80]
     b80:	b	bd8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa60>
     b84:	add	x0, sp, #0x170
     b88:	sub	x1, x29, #0xb0
     b8c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     b90:	ldr	w11, [sp, #304]
     b94:	ldr	w8, [sp, #376]
     b98:	ldr	x9, [sp, #368]
     b9c:	ldr	x10, [sp, #288]
     ba0:	cmp	w11, #0x40
     ba4:	str	wzr, [sp, #376]
     ba8:	stur	w8, [x29, #-96]
     bac:	stur	x9, [x29, #-104]
     bb0:	stur	x10, [x29, #-80]
     bb4:	stur	w11, [x29, #-64]
     bb8:	b.hi	bc8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa50>  // b.pmore
     bbc:	ldr	x9, [sp, #296]
     bc0:	stur	x9, [x29, #-72]
     bc4:	b	bd8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa60>
     bc8:	ldr	x0, [sp, #96]
     bcc:	ldr	x1, [sp, #48]
     bd0:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     bd4:	ldur	w8, [x29, #-96]
     bd8:	ldr	x9, [sp, #312]
     bdc:	cmp	w8, #0x40
     be0:	stur	w8, [x29, #-40]
     be4:	stur	x9, [x29, #-56]
     be8:	b.hi	bf8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa80>  // b.pmore
     bec:	ldur	x8, [x29, #-104]
     bf0:	stur	x8, [x29, #-48]
     bf4:	b	c04 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa8c>
     bf8:	ldr	x0, [sp, #56]
     bfc:	sub	x1, x29, #0x68
     c00:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     c04:	sub	x0, x29, #0x50
     c08:	mov	x1, x20
     c0c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     c10:	ldur	w8, [x29, #-40]
     c14:	mov	w20, w0
     c18:	cmp	w8, #0x41
     c1c:	b.cc	c2c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xab4>  // b.lo, b.ul, b.last
     c20:	ldur	x0, [x29, #-48]
     c24:	cbz	x0, c2c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xab4>
     c28:	bl	0 <_ZdaPv>
     c2c:	ldur	w8, [x29, #-64]
     c30:	cmp	w8, #0x41
     c34:	b.cc	c44 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xacc>  // b.lo, b.ul, b.last
     c38:	ldur	x0, [x29, #-72]
     c3c:	cbz	x0, c44 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xacc>
     c40:	bl	0 <_ZdaPv>
     c44:	ldur	w8, [x29, #-96]
     c48:	cmp	w8, #0x41
     c4c:	b.cc	c5c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xae4>  // b.lo, b.ul, b.last
     c50:	ldur	x0, [x29, #-104]
     c54:	cbz	x0, c5c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xae4>
     c58:	bl	0 <_ZdaPv>
     c5c:	ldr	w8, [sp, #376]
     c60:	cmp	w8, #0x41
     c64:	b.cc	c74 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xafc>  // b.lo, b.ul, b.last
     c68:	ldr	x0, [sp, #368]
     c6c:	cbz	x0, c74 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xafc>
     c70:	bl	0 <_ZdaPv>
     c74:	ldr	w8, [sp, #304]
     c78:	cmp	w8, #0x41
     c7c:	b.cc	c8c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb14>  // b.lo, b.ul, b.last
     c80:	ldr	x0, [sp, #296]
     c84:	cbz	x0, c8c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb14>
     c88:	bl	0 <_ZdaPv>
     c8c:	tbz	w20, #0, 1124 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfac>
     c90:	ldur	w9, [x29, #-152]
     c94:	ldur	x28, [x29, #-256]
     c98:	cmp	w9, #0x40
     c9c:	str	w9, [sp, #336]
     ca0:	b.hi	cc8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb50>  // b.pmore
     ca4:	ldur	x8, [x29, #-160]
     ca8:	add	x11, sp, #0x168
     cac:	str	wzr, [sp, #336]
     cb0:	str	w9, [sp, #352]
     cb4:	stp	x11, x8, [x29, #-104]
     cb8:	str	x8, [sp, #328]
     cbc:	str	x8, [sp, #344]
     cc0:	stur	w9, [x29, #-88]
     cc4:	b	d14 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb9c>
     cc8:	add	x0, sp, #0x148
     ccc:	sub	x1, x29, #0xa0
     cd0:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     cd4:	ldr	w9, [sp, #336]
     cd8:	ldr	x8, [sp, #328]
     cdc:	add	x11, sp, #0x168
     ce0:	str	wzr, [sp, #336]
     ce4:	cmp	w9, #0x40
     ce8:	stur	x11, [x29, #-104]
     cec:	str	w9, [sp, #352]
     cf0:	str	x8, [sp, #344]
     cf4:	stur	w9, [x29, #-88]
     cf8:	b.hi	d04 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb8c>  // b.pmore
     cfc:	stur	x8, [x29, #-96]
     d00:	b	d14 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb9c>
     d04:	ldr	x0, [sp, #32]
     d08:	add	x1, sp, #0x158
     d0c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     d10:	add	x11, sp, #0x168
     d14:	ldur	w8, [x29, #-152]
     d18:	mov	w12, #0x2                   	// #2
     d1c:	mov	w10, #0x40                  	// #64
     d20:	stur	w10, [x29, #-112]
     d24:	cmp	w8, #0x40
     d28:	stp	x11, x12, [x29, #-128]
     d2c:	str	w8, [sp, #264]
     d30:	b.hi	d54 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbdc>  // b.pmore
     d34:	ldur	x9, [x29, #-160]
     d38:	str	wzr, [sp, #264]
     d3c:	str	w8, [sp, #280]
     d40:	str	w10, [sp, #304]
     d44:	str	x9, [sp, #256]
     d48:	str	x9, [sp, #272]
     d4c:	stp	x11, x12, [sp, #288]
     d50:	b	da8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc30>
     d54:	add	x0, sp, #0x100
     d58:	sub	x1, x29, #0xa0
     d5c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     d60:	ldur	w11, [x29, #-112]
     d64:	ldr	w8, [sp, #264]
     d68:	ldr	x9, [sp, #256]
     d6c:	ldur	x10, [x29, #-128]
     d70:	cmp	w11, #0x40
     d74:	str	wzr, [sp, #264]
     d78:	str	w8, [sp, #280]
     d7c:	str	x9, [sp, #272]
     d80:	str	x10, [sp, #288]
     d84:	str	w11, [sp, #304]
     d88:	b.hi	d98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc20>  // b.pmore
     d8c:	ldur	x9, [x29, #-120]
     d90:	str	x9, [sp, #296]
     d94:	b	da8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc30>
     d98:	ldr	x0, [sp, #48]
     d9c:	ldr	x1, [sp, #24]
     da0:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     da4:	ldr	w8, [sp, #280]
     da8:	cmp	w8, #0x40
     dac:	str	w8, [sp, #320]
     db0:	b.hi	dc0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc48>  // b.pmore
     db4:	ldr	x8, [sp, #272]
     db8:	str	x8, [sp, #312]
     dbc:	b	dcc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc54>
     dc0:	ldr	x0, [sp, #40]
     dc4:	add	x1, sp, #0x110
     dc8:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     dcc:	ldur	w9, [x29, #-88]
     dd0:	ldur	x8, [x29, #-104]
     dd4:	cmp	w9, #0x40
     dd8:	stur	x8, [x29, #-80]
     ddc:	stur	w9, [x29, #-64]
     de0:	b.hi	df0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc78>  // b.pmore
     de4:	ldur	x8, [x29, #-96]
     de8:	stur	x8, [x29, #-72]
     dec:	b	dfc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc84>
     df0:	ldr	x0, [sp, #96]
     df4:	ldr	x1, [sp, #32]
     df8:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     dfc:	ldr	w9, [sp, #304]
     e00:	ldr	x8, [sp, #288]
     e04:	cmp	w9, #0x40
     e08:	stur	x8, [x29, #-56]
     e0c:	stur	w9, [x29, #-40]
     e10:	b.hi	e20 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xca8>  // b.pmore
     e14:	ldr	x8, [sp, #296]
     e18:	stur	x8, [x29, #-48]
     e1c:	b	e28 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcb0>
     e20:	ldp	x1, x0, [sp, #48]
     e24:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     e28:	ldr	w8, [sp, #320]
     e2c:	cmp	w8, #0x40
     e30:	stur	w8, [x29, #-24]
     e34:	b.hi	e44 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xccc>  // b.pmore
     e38:	ldr	x8, [sp, #312]
     e3c:	stur	x8, [x29, #-32]
     e40:	b	e50 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcd8>
     e44:	ldr	x0, [sp, #88]
     e48:	ldr	x1, [sp, #40]
     e4c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     e50:	sub	x0, x29, #0x50
     e54:	mov	x1, x28
     e58:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     e5c:	ldur	w8, [x29, #-24]
     e60:	mov	w28, w0
     e64:	cmp	w8, #0x41
     e68:	b.cc	e78 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd00>  // b.lo, b.ul, b.last
     e6c:	ldur	x0, [x29, #-32]
     e70:	cbz	x0, e78 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd00>
     e74:	bl	0 <_ZdaPv>
     e78:	ldur	w8, [x29, #-40]
     e7c:	cmp	w8, #0x41
     e80:	b.cc	e90 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd18>  // b.lo, b.ul, b.last
     e84:	ldur	x0, [x29, #-48]
     e88:	cbz	x0, e90 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd18>
     e8c:	bl	0 <_ZdaPv>
     e90:	ldur	w8, [x29, #-64]
     e94:	cmp	w8, #0x41
     e98:	b.cc	ea8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd30>  // b.lo, b.ul, b.last
     e9c:	ldur	x0, [x29, #-72]
     ea0:	cbz	x0, ea8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd30>
     ea4:	bl	0 <_ZdaPv>
     ea8:	ldr	w8, [sp, #320]
     eac:	cmp	w8, #0x41
     eb0:	b.cc	ec0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd48>  // b.lo, b.ul, b.last
     eb4:	ldr	x0, [sp, #312]
     eb8:	cbz	x0, ec0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd48>
     ebc:	bl	0 <_ZdaPv>
     ec0:	ldr	w8, [sp, #304]
     ec4:	cmp	w8, #0x41
     ec8:	b.cc	ed8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd60>  // b.lo, b.ul, b.last
     ecc:	ldr	x0, [sp, #296]
     ed0:	cbz	x0, ed8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd60>
     ed4:	bl	0 <_ZdaPv>
     ed8:	ldr	w8, [sp, #280]
     edc:	cmp	w8, #0x41
     ee0:	b.cc	ef0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd78>  // b.lo, b.ul, b.last
     ee4:	ldr	x0, [sp, #272]
     ee8:	cbz	x0, ef0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd78>
     eec:	bl	0 <_ZdaPv>
     ef0:	ldr	w8, [sp, #264]
     ef4:	cmp	w8, #0x41
     ef8:	b.cc	f08 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd90>  // b.lo, b.ul, b.last
     efc:	ldr	x0, [sp, #256]
     f00:	cbz	x0, f08 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd90>
     f04:	bl	0 <_ZdaPv>
     f08:	ldur	w8, [x29, #-112]
     f0c:	cmp	w8, #0x41
     f10:	b.cc	f20 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xda8>  // b.lo, b.ul, b.last
     f14:	ldur	x0, [x29, #-120]
     f18:	cbz	x0, f20 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xda8>
     f1c:	bl	0 <_ZdaPv>
     f20:	ldur	w8, [x29, #-88]
     f24:	cmp	w8, #0x41
     f28:	b.cc	f38 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdc0>  // b.lo, b.ul, b.last
     f2c:	ldur	x0, [x29, #-96]
     f30:	cbz	x0, f38 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdc0>
     f34:	bl	0 <_ZdaPv>
     f38:	ldr	w8, [sp, #352]
     f3c:	cmp	w8, #0x41
     f40:	b.cc	f50 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdd8>  // b.lo, b.ul, b.last
     f44:	ldr	x0, [sp, #344]
     f48:	cbz	x0, f50 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdd8>
     f4c:	bl	0 <_ZdaPv>
     f50:	ldr	w8, [sp, #336]
     f54:	cmp	w8, #0x41
     f58:	b.cc	f68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdf0>  // b.lo, b.ul, b.last
     f5c:	ldr	x0, [sp, #328]
     f60:	cbz	x0, f68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdf0>
     f64:	bl	0 <_ZdaPv>
     f68:	tbz	w28, #0, 1124 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfac>
     f6c:	ldr	x1, [sp, #360]
     f70:	add	x8, sp, #0x110
     f74:	stur	x8, [x29, #-104]
     f78:	add	x8, sp, #0xf8
     f7c:	sub	x0, x29, #0x68
     f80:	stur	x8, [x29, #-96]
     f84:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f88:	tbz	w0, #0, 1124 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfac>
     f8c:	ldur	w8, [x29, #-136]
     f90:	ldr	x9, [sp, #272]
     f94:	ldr	x20, [sp, #248]
     f98:	mov	w12, #0x40                  	// #64
     f9c:	mov	w11, #0x1                   	// #1
     fa0:	cmp	w8, #0x40
     fa4:	str	w12, [sp, #304]
     fa8:	stp	x9, x11, [sp, #288]
     fac:	str	w8, [sp, #352]
     fb0:	b.hi	fd4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe5c>  // b.pmore
     fb4:	ldur	x10, [x29, #-144]
     fb8:	str	wzr, [sp, #352]
     fbc:	stur	w8, [x29, #-120]
     fc0:	stur	w12, [x29, #-64]
     fc4:	str	x10, [sp, #344]
     fc8:	stur	x10, [x29, #-128]
     fcc:	stp	x9, x11, [x29, #-80]
     fd0:	b	1028 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xeb0>
     fd4:	add	x0, sp, #0x158
     fd8:	sub	x1, x29, #0x90
     fdc:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     fe0:	ldr	w11, [sp, #304]
     fe4:	ldr	w8, [sp, #352]
     fe8:	ldr	x9, [sp, #344]
     fec:	ldr	x10, [sp, #288]
     ff0:	cmp	w11, #0x40
     ff4:	str	wzr, [sp, #352]
     ff8:	stur	w8, [x29, #-120]
     ffc:	stur	x9, [x29, #-128]
    1000:	stur	x10, [x29, #-80]
    1004:	stur	w11, [x29, #-64]
    1008:	b.hi	1018 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xea0>  // b.pmore
    100c:	ldr	x9, [sp, #296]
    1010:	stur	x9, [x29, #-72]
    1014:	b	1028 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xeb0>
    1018:	ldr	x0, [sp, #96]
    101c:	ldr	x1, [sp, #48]
    1020:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1024:	ldur	w8, [x29, #-120]
    1028:	cmp	w8, #0x40
    102c:	stur	w8, [x29, #-48]
    1030:	b.hi	1040 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xec8>  // b.pmore
    1034:	ldur	x8, [x29, #-128]
    1038:	stur	x8, [x29, #-56]
    103c:	b	104c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xed4>
    1040:	ldr	x0, [sp, #8]
    1044:	sub	x1, x29, #0x80
    1048:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    104c:	sub	x0, x29, #0x50
    1050:	mov	x1, x20
    1054:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1058:	ldur	w8, [x29, #-48]
    105c:	mov	w20, w0
    1060:	cmp	w8, #0x41
    1064:	b.cc	1074 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xefc>  // b.lo, b.ul, b.last
    1068:	ldur	x0, [x29, #-56]
    106c:	cbz	x0, 1074 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xefc>
    1070:	bl	0 <_ZdaPv>
    1074:	ldur	w8, [x29, #-64]
    1078:	cmp	w8, #0x41
    107c:	b.cc	108c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf14>  // b.lo, b.ul, b.last
    1080:	ldur	x0, [x29, #-72]
    1084:	cbz	x0, 108c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf14>
    1088:	bl	0 <_ZdaPv>
    108c:	ldur	w8, [x29, #-120]
    1090:	cmp	w8, #0x41
    1094:	b.cc	10a4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf2c>  // b.lo, b.ul, b.last
    1098:	ldur	x0, [x29, #-128]
    109c:	cbz	x0, 10a4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf2c>
    10a0:	bl	0 <_ZdaPv>
    10a4:	ldr	w8, [sp, #352]
    10a8:	cmp	w8, #0x41
    10ac:	b.cc	10bc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf44>  // b.lo, b.ul, b.last
    10b0:	ldr	x0, [sp, #344]
    10b4:	cbz	x0, 10bc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf44>
    10b8:	bl	0 <_ZdaPv>
    10bc:	ldr	w8, [sp, #304]
    10c0:	cmp	w8, #0x41
    10c4:	b.cc	10d4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf5c>  // b.lo, b.ul, b.last
    10c8:	ldr	x0, [sp, #296]
    10cc:	cbz	x0, 10d4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf5c>
    10d0:	bl	0 <_ZdaPv>
    10d4:	tbz	w20, #0, 1124 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfac>
    10d8:	adrp	x8, 0 <_ZN4llvm9DebugFlagE>
    10dc:	ldr	x8, [x8]
    10e0:	mov	w20, #0x101                 	// #257
    10e4:	ldrb	w8, [x8]
    10e8:	cbz	w8, 11cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1054>
    10ec:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10f0:	add	x0, x0, #0x0
    10f4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    10f8:	tbz	w0, #0, 11cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1054>
    10fc:	bl	0 <_ZN4llvm4dbgsEv>
    1100:	ldp	x9, x8, [x0, #16]
    1104:	sub	x9, x9, x8
    1108:	cmp	x9, #0x1d
    110c:	b.hi	11a8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1030>  // b.pmore
    1110:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1114:	mov	w2, #0x1e                  	// #30
    1118:	add	x1, x1, #0x0
    111c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1120:	b	11cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1054>
    1124:	mov	w22, wzr
    1128:	ldur	w8, [x29, #-200]
    112c:	cmp	w8, #0x41
    1130:	b.cc	1140 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfc8>  // b.lo, b.ul, b.last
    1134:	ldur	x0, [x29, #-208]
    1138:	cbz	x0, 1140 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfc8>
    113c:	bl	0 <_ZdaPv>
    1140:	ldur	w8, [x29, #-184]
    1144:	mov	w28, #0x101                 	// #257
    1148:	cmp	w8, #0x41
    114c:	b.cc	115c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfe4>  // b.lo, b.ul, b.last
    1150:	ldur	x0, [x29, #-192]
    1154:	cbz	x0, 115c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfe4>
    1158:	bl	0 <_ZdaPv>
    115c:	ldur	w8, [x29, #-168]
    1160:	cmp	w8, #0x41
    1164:	b.cc	1174 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xffc>  // b.lo, b.ul, b.last
    1168:	ldur	x0, [x29, #-176]
    116c:	cbz	x0, 1174 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xffc>
    1170:	bl	0 <_ZdaPv>
    1174:	ldur	w8, [x29, #-152]
    1178:	cmp	w8, #0x41
    117c:	b.cc	118c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1014>  // b.lo, b.ul, b.last
    1180:	ldur	x0, [x29, #-160]
    1184:	cbz	x0, 118c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1014>
    1188:	bl	0 <_ZdaPv>
    118c:	ldur	w8, [x29, #-136]
    1190:	cmp	w8, #0x41
    1194:	b.cc	338 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1c0>  // b.lo, b.ul, b.last
    1198:	ldur	x0, [x29, #-144]
    119c:	cbz	x0, 338 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1c0>
    11a0:	bl	0 <_ZdaPv>
    11a4:	b	338 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1c0>
    11a8:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    11ac:	add	x9, x9, #0x0
    11b0:	ldur	q0, [x9, #14]
    11b4:	ldr	q1, [x9]
    11b8:	stur	q0, [x8, #14]
    11bc:	str	q1, [x8]
    11c0:	ldr	x8, [x0, #24]
    11c4:	add	x8, x8, #0x1e
    11c8:	str	x8, [x0, #24]
    11cc:	mov	x0, x19
    11d0:	bl	0 <_ZNK4llvm5Value10getContextEv>
    11d4:	mov	w8, #0x200                 	// #512
    11d8:	sturh	w8, [x29, #-36]
    11dc:	ldr	x8, [sp, #96]
    11e0:	stur	xzr, [x29, #-80]
    11e4:	stp	x0, xzr, [x29, #-56]
    11e8:	stur	wzr, [x29, #-40]
    11ec:	sturb	wzr, [x29, #-34]
    11f0:	stp	xzr, xzr, [x8]
    11f4:	ldr	x8, [sp, #88]
    11f8:	sub	x0, x29, #0x50
    11fc:	mov	x1, x19
    1200:	stp	xzr, xzr, [x8]
    1204:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1208:	mov	x0, x19
    120c:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
    1210:	ldr	x8, [x19]
    1214:	add	x2, sp, #0x120
    1218:	mov	w1, #0x27                  	// #39
    121c:	mov	w3, #0x1                   	// #1
    1220:	str	x8, [sp, #288]
    1224:	bl	0 <_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE>
    1228:	ldr	x8, [sp, #272]
    122c:	stp	xzr, xzr, [sp, #288]
    1230:	strh	w20, [sp, #304]
    1234:	stur	x8, [x29, #-104]
    1238:	ldr	x8, [x0]
    123c:	ldrb	w9, [x8, #8]
    1240:	cmp	w9, #0xf
    1244:	b.ne	1470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12f8>  // b.any
    1248:	ldr	x8, [x8, #16]
    124c:	ldr	x1, [x8]
    1250:	cbz	x1, 1490 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1318>
    1254:	ldrb	w8, [x1, #8]
    1258:	cmp	w8, #0xc
    125c:	b.ne	14b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1338>  // b.any
    1260:	mov	x2, x0
    1264:	sub	x0, x29, #0x50
    1268:	sub	x3, x29, #0x68
    126c:	add	x5, sp, #0x120
    1270:	mov	w4, #0x1                   	// #1
    1274:	mov	x6, xzr
    1278:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    127c:	mov	x1, x0
    1280:	mov	x0, x19
    1284:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
    1288:	ldur	x1, [x29, #-80]
    128c:	cbz	x1, 1298 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1120>
    1290:	sub	x0, x29, #0x50
    1294:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
    1298:	mov	w22, #0x1                   	// #1
    129c:	b	1128 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfb0>
    12a0:	tbz	w21, #0, 12fc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1184>
    12a4:	ldr	x8, [sp]
    12a8:	ldr	x19, [x8, #80]
    12ac:	ldr	x8, [sp, #80]
    12b0:	cmp	x8, x19
    12b4:	b.eq	1304 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x118c>  // b.none
    12b8:	ldr	w21, [sp, #20]
    12bc:	add	x20, sp, #0x70
    12c0:	ldrb	w8, [x19]
    12c4:	tbnz	w8, #2, 1410 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1298>
    12c8:	sub	x8, x19, #0x18
    12cc:	cmp	x19, #0x0
    12d0:	csel	x0, xzr, x8, eq  // eq = none
    12d4:	mov	x1, xzr
    12d8:	bl	0 <_ZN4llvm27SimplifyInstructionsInBlockEPNS_10BasicBlockEPKNS_17TargetLibraryInfoE>
    12dc:	ldr	x19, [x19, #8]
    12e0:	ldr	x8, [sp, #80]
    12e4:	cmp	x8, x19
    12e8:	b.ne	12c0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1148>  // b.any
    12ec:	mov	w19, #0x1                   	// #1
    12f0:	b	1310 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1198>
    12f4:	mov	w19, wzr
    12f8:	b	1310 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1198>
    12fc:	mov	w19, wzr
    1300:	b	1308 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1190>
    1304:	mov	w19, #0x1                   	// #1
    1308:	ldr	w21, [sp, #20]
    130c:	add	x20, sp, #0x70
    1310:	ldr	x0, [sp, #224]
    1314:	add	x20, x20, #0x18
    1318:	cbz	x0, 1320 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11a8>
    131c:	bl	0 <_ZdlPv>
    1320:	ldr	x0, [sp, #200]
    1324:	orr	w19, w21, w19
    1328:	bl	0 <_ZdlPv>
    132c:	ldr	x8, [sp, #192]
    1330:	ldr	x0, [sp, #136]
    1334:	add	x9, x20, #0x10
    1338:	add	x8, x8, #0x1
    133c:	cmp	x0, x9
    1340:	str	x8, [sp, #192]
    1344:	b.eq	134c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11d4>  // b.none
    1348:	bl	0 <free>
    134c:	and	w0, w19, #0x1
    1350:	add	sp, sp, #0x280
    1354:	ldp	x20, x19, [sp, #80]
    1358:	ldp	x22, x21, [sp, #64]
    135c:	ldp	x24, x23, [sp, #48]
    1360:	ldp	x26, x25, [sp, #32]
    1364:	ldp	x28, x27, [sp, #16]
    1368:	ldp	x29, x30, [sp], #96
    136c:	ret
    1370:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1374:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1378:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    137c:	add	x0, x0, #0x0
    1380:	add	x1, x1, #0x0
    1384:	add	x3, x3, #0x0
    1388:	mov	w2, #0x8b                  	// #139
    138c:	bl	0 <__assert_fail>
    1390:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1394:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1398:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    139c:	add	x0, x0, #0x0
    13a0:	add	x1, x1, #0x0
    13a4:	add	x3, x3, #0x0
    13a8:	mov	w2, #0x108                 	// #264
    13ac:	bl	0 <__assert_fail>
    13b0:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13b4:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13b8:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13bc:	add	x0, x0, #0x0
    13c0:	add	x1, x1, #0x0
    13c4:	add	x3, x3, #0x0
    13c8:	mov	w2, #0x117                 	// #279
    13cc:	bl	0 <__assert_fail>
    13d0:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13d4:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13d8:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13dc:	add	x0, x0, #0x0
    13e0:	add	x1, x1, #0x0
    13e4:	add	x3, x3, #0x0
    13e8:	mov	w2, #0xaa                  	// #170
    13ec:	bl	0 <__assert_fail>
    13f0:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13f4:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13f8:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13fc:	add	x0, x0, #0x0
    1400:	add	x1, x1, #0x0
    1404:	add	x3, x3, #0x0
    1408:	mov	w2, #0x252                 	// #594
    140c:	bl	0 <__assert_fail>
    1410:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1414:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1418:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    141c:	add	x0, x0, #0x0
    1420:	add	x1, x1, #0x0
    1424:	add	x3, x3, #0x0
    1428:	mov	w2, #0x8b                  	// #139
    142c:	bl	0 <__assert_fail>
    1430:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1434:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1438:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    143c:	add	x0, x0, #0x0
    1440:	add	x1, x1, #0x0
    1444:	add	x3, x3, #0x0
    1448:	mov	w2, #0x74                  	// #116
    144c:	bl	0 <__assert_fail>
    1450:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1454:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1458:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    145c:	add	x0, x0, #0x0
    1460:	add	x1, x1, #0x0
    1464:	add	x3, x3, #0x0
    1468:	mov	w2, #0x69                  	// #105
    146c:	bl	0 <__assert_fail>
    1470:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1474:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1478:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    147c:	add	x0, x0, #0x0
    1480:	add	x1, x1, #0x0
    1484:	add	x3, x3, #0x0
    1488:	mov	w2, #0x17e                 	// #382
    148c:	bl	0 <__assert_fail>
    1490:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1494:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1498:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    149c:	add	x0, x0, #0x0
    14a0:	add	x1, x1, #0x0
    14a4:	add	x3, x3, #0x0
    14a8:	mov	w2, #0x69                  	// #105
    14ac:	bl	0 <__assert_fail>
    14b0:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    14b4:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    14b8:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    14bc:	add	x0, x0, #0x0
    14c0:	add	x1, x1, #0x0
    14c4:	add	x3, x3, #0x0
    14c8:	mov	w2, #0x108                 	// #264
    14cc:	bl	0 <__assert_fail>

00000000000014d0 <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE>:
    14d0:	sub	sp, sp, #0x30
    14d4:	stp	x29, x30, [sp, #32]
    14d8:	add	x29, sp, #0x20
    14dc:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    14e0:	add	x8, x8, #0x0
    14e4:	add	x9, sp, #0x8
    14e8:	stp	x0, x8, [sp, #8]
    14ec:	str	x9, [sp, #24]
    14f0:	adrp	x0, 0 <_ZSt15__once_callable>
    14f4:	ldr	x1, [x0]
    14f8:	add	x0, x0, #0x0
    14fc:	blr	x1
    1500:	mrs	x8, tpidr_el0
    1504:	add	x9, sp, #0x10
    1508:	str	x9, [x8, x0]
    150c:	adrp	x0, 0 <_ZSt11__once_call>
    1510:	ldr	x1, [x0]
    1514:	add	x0, x0, #0x0
    1518:	blr	x1
    151c:	adrp	x10, 0 <__pthread_key_create>
    1520:	ldr	x10, [x10]
    1524:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1528:	add	x9, x9, #0x0
    152c:	str	x9, [x8, x0]
    1530:	cbz	x10, 1558 <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE+0x88>
    1534:	adrp	x1, 0 <__once_proxy>
    1538:	ldr	x1, [x1]
    153c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1540:	add	x0, x0, #0x0
    1544:	bl	0 <pthread_once>
    1548:	cbnz	w0, 155c <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE+0x8c>
    154c:	ldp	x29, x30, [sp, #32]
    1550:	add	sp, sp, #0x30
    1554:	ret
    1558:	mov	w0, #0xffffffff            	// #-1
    155c:	bl	0 <_ZSt20__throw_system_errori>

0000000000001560 <_ZL50initializeAggressiveInstCombinerLegacyPassPassOnceRN4llvm12PassRegistryE>:
    1560:	stp	x29, x30, [sp, #-32]!
    1564:	stp	x20, x19, [sp, #16]
    1568:	mov	x29, sp
    156c:	mov	x19, x0
    1570:	bl	0 <_ZN4llvm38initializeDominatorTreeWrapperPassPassERNS_12PassRegistryE>
    1574:	mov	x0, x19
    1578:	bl	0 <_ZN4llvm42initializeTargetLibraryInfoWrapperPassPassERNS_12PassRegistryE>
    157c:	mov	w0, #0x50                  	// #80
    1580:	bl	0 <_Znwm>
    1584:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1588:	add	x8, x8, #0x0
    158c:	mov	w9, #0x21                  	// #33
    1590:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1594:	add	x10, x10, #0x0
    1598:	stp	x8, x9, [x0]
    159c:	mov	w8, #0x16                  	// #22
    15a0:	stp	x10, x8, [x0, #16]
    15a4:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15a8:	add	x8, x8, #0x0
    15ac:	str	x8, [x0, #32]
    15b0:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15b4:	mov	x20, x0
    15b8:	add	x8, x8, #0x0
    15bc:	strh	wzr, [x0, #40]
    15c0:	strb	wzr, [x0, #42]
    15c4:	stp	xzr, xzr, [x0, #48]
    15c8:	stp	xzr, x8, [x0, #64]
    15cc:	mov	w2, #0x1                   	// #1
    15d0:	mov	x0, x19
    15d4:	mov	x1, x20
    15d8:	bl	0 <_ZN4llvm12PassRegistry12registerPassERKNS_8PassInfoEb>
    15dc:	mov	x0, x20
    15e0:	ldp	x20, x19, [sp, #16]
    15e4:	ldp	x29, x30, [sp], #32
    15e8:	ret

00000000000015ec <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE>:
    15ec:	sub	sp, sp, #0x30
    15f0:	stp	x29, x30, [sp, #32]
    15f4:	add	x29, sp, #0x20
    15f8:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15fc:	add	x8, x8, #0x0
    1600:	add	x9, sp, #0x8
    1604:	stp	x0, x8, [sp, #8]
    1608:	str	x9, [sp, #24]
    160c:	adrp	x0, 0 <_ZSt15__once_callable>
    1610:	ldr	x1, [x0]
    1614:	add	x0, x0, #0x0
    1618:	blr	x1
    161c:	mrs	x8, tpidr_el0
    1620:	add	x9, sp, #0x10
    1624:	str	x9, [x8, x0]
    1628:	adrp	x0, 0 <_ZSt11__once_call>
    162c:	ldr	x1, [x0]
    1630:	add	x0, x0, #0x0
    1634:	blr	x1
    1638:	adrp	x10, 0 <__pthread_key_create>
    163c:	ldr	x10, [x10]
    1640:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1644:	add	x9, x9, #0x0
    1648:	str	x9, [x8, x0]
    164c:	cbz	x10, 1674 <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE+0x88>
    1650:	adrp	x1, 0 <__once_proxy>
    1654:	ldr	x1, [x1]
    1658:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    165c:	add	x0, x0, #0x0
    1660:	bl	0 <pthread_once>
    1664:	cbnz	w0, 1678 <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE+0x8c>
    1668:	ldp	x29, x30, [sp, #32]
    166c:	add	sp, sp, #0x30
    1670:	ret
    1674:	mov	w0, #0xffffffff            	// #-1
    1678:	bl	0 <_ZSt20__throw_system_errori>

000000000000167c <LLVMInitializeAggressiveInstCombiner>:
    167c:	sub	sp, sp, #0x30
    1680:	stp	x29, x30, [sp, #32]
    1684:	add	x29, sp, #0x20
    1688:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    168c:	add	x8, x8, #0x0
    1690:	add	x9, sp, #0x8
    1694:	stp	x0, x8, [sp, #8]
    1698:	str	x9, [sp, #24]
    169c:	adrp	x0, 0 <_ZSt15__once_callable>
    16a0:	ldr	x1, [x0]
    16a4:	add	x0, x0, #0x0
    16a8:	blr	x1
    16ac:	mrs	x8, tpidr_el0
    16b0:	add	x9, sp, #0x10
    16b4:	str	x9, [x8, x0]
    16b8:	adrp	x0, 0 <_ZSt11__once_call>
    16bc:	ldr	x1, [x0]
    16c0:	add	x0, x0, #0x0
    16c4:	blr	x1
    16c8:	adrp	x10, 0 <__pthread_key_create>
    16cc:	ldr	x10, [x10]
    16d0:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    16d4:	add	x9, x9, #0x0
    16d8:	str	x9, [x8, x0]
    16dc:	cbz	x10, 1704 <LLVMInitializeAggressiveInstCombiner+0x88>
    16e0:	adrp	x1, 0 <__once_proxy>
    16e4:	ldr	x1, [x1]
    16e8:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    16ec:	add	x0, x0, #0x0
    16f0:	bl	0 <pthread_once>
    16f4:	cbnz	w0, 1708 <LLVMInitializeAggressiveInstCombiner+0x8c>
    16f8:	ldp	x29, x30, [sp, #32]
    16fc:	add	sp, sp, #0x30
    1700:	ret
    1704:	mov	w0, #0xffffffff            	// #-1
    1708:	bl	0 <_ZSt20__throw_system_errori>

000000000000170c <_ZN4llvm32createAggressiveInstCombinerPassEv>:
    170c:	sub	sp, sp, #0x30
    1710:	stp	x29, x30, [sp, #16]
    1714:	str	x19, [sp, #32]
    1718:	add	x29, sp, #0x10
    171c:	mov	w0, #0x20                  	// #32
    1720:	bl	0 <_Znwm>
    1724:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1728:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    172c:	add	x8, x8, #0x0
    1730:	mov	w9, #0x2                   	// #2
    1734:	add	x10, x10, #0x0
    1738:	mov	x19, x0
    173c:	stp	xzr, x8, [x0, #8]
    1740:	str	w9, [x0, #24]
    1744:	str	x10, [x0]
    1748:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    174c:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1750:	add	x8, x8, #0x0
    1754:	add	x9, x29, #0x18
    1758:	str	x0, [x29, #24]
    175c:	stp	x8, x9, [sp]
    1760:	adrp	x0, 0 <_ZSt15__once_callable>
    1764:	ldr	x1, [x0]
    1768:	add	x0, x0, #0x0
    176c:	blr	x1
    1770:	mrs	x8, tpidr_el0
    1774:	mov	x9, sp
    1778:	str	x9, [x8, x0]
    177c:	adrp	x0, 0 <_ZSt11__once_call>
    1780:	ldr	x1, [x0]
    1784:	add	x0, x0, #0x0
    1788:	blr	x1
    178c:	adrp	x10, 0 <__pthread_key_create>
    1790:	ldr	x10, [x10]
    1794:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1798:	add	x9, x9, #0x0
    179c:	str	x9, [x8, x0]
    17a0:	cbz	x10, 17d0 <_ZN4llvm32createAggressiveInstCombinerPassEv+0xc4>
    17a4:	adrp	x1, 0 <__once_proxy>
    17a8:	ldr	x1, [x1]
    17ac:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    17b0:	add	x0, x0, #0x0
    17b4:	bl	0 <pthread_once>
    17b8:	cbnz	w0, 17d4 <_ZN4llvm32createAggressiveInstCombinerPassEv+0xc8>
    17bc:	mov	x0, x19
    17c0:	ldr	x19, [sp, #32]
    17c4:	ldp	x29, x30, [sp, #16]
    17c8:	add	sp, sp, #0x30
    17cc:	ret
    17d0:	mov	w0, #0xffffffff            	// #-1
    17d4:	bl	0 <_ZSt20__throw_system_errori>

00000000000017d8 <LLVMAddAggressiveInstCombinerPass>:
    17d8:	sub	sp, sp, #0x40
    17dc:	stp	x29, x30, [sp, #32]
    17e0:	stp	x20, x19, [sp, #48]
    17e4:	add	x29, sp, #0x20
    17e8:	mov	x19, x0
    17ec:	mov	w0, #0x20                  	// #32
    17f0:	bl	0 <_Znwm>
    17f4:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    17f8:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    17fc:	add	x8, x8, #0x0
    1800:	mov	w9, #0x2                   	// #2
    1804:	add	x10, x10, #0x0
    1808:	mov	x20, x0
    180c:	stp	xzr, x8, [x0, #8]
    1810:	str	w9, [x0, #24]
    1814:	str	x10, [x0]
    1818:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    181c:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1820:	add	x8, x8, #0x0
    1824:	add	x9, sp, #0x8
    1828:	stp	x0, x8, [sp, #8]
    182c:	str	x9, [sp, #24]
    1830:	adrp	x0, 0 <_ZSt15__once_callable>
    1834:	ldr	x1, [x0]
    1838:	add	x0, x0, #0x0
    183c:	blr	x1
    1840:	mrs	x8, tpidr_el0
    1844:	add	x9, sp, #0x10
    1848:	str	x9, [x8, x0]
    184c:	adrp	x0, 0 <_ZSt11__once_call>
    1850:	ldr	x1, [x0]
    1854:	add	x0, x0, #0x0
    1858:	blr	x1
    185c:	adrp	x10, 0 <__pthread_key_create>
    1860:	ldr	x10, [x10]
    1864:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1868:	add	x9, x9, #0x0
    186c:	str	x9, [x8, x0]
    1870:	cbz	x10, 18b0 <LLVMAddAggressiveInstCombinerPass+0xd8>
    1874:	adrp	x1, 0 <__once_proxy>
    1878:	ldr	x1, [x1]
    187c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1880:	add	x0, x0, #0x0
    1884:	bl	0 <pthread_once>
    1888:	cbnz	w0, 18b4 <LLVMAddAggressiveInstCombinerPass+0xdc>
    188c:	ldr	x8, [x19]
    1890:	mov	x0, x19
    1894:	mov	x1, x20
    1898:	ldr	x8, [x8, #16]
    189c:	blr	x8
    18a0:	ldp	x20, x19, [sp, #48]
    18a4:	ldp	x29, x30, [sp, #32]
    18a8:	add	sp, sp, #0x40
    18ac:	ret
    18b0:	mov	w0, #0xffffffff            	// #-1
    18b4:	bl	0 <_ZSt20__throw_system_errori>

00000000000018b8 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>:
    18b8:	sub	sp, sp, #0x60
    18bc:	stp	x29, x30, [sp, #48]
    18c0:	str	x21, [sp, #64]
    18c4:	stp	x20, x19, [sp, #80]
    18c8:	add	x29, sp, #0x30
    18cc:	ldrb	w8, [x1, #24]
    18d0:	mov	x19, x1
    18d4:	mov	x20, x0
    18d8:	cbz	w8, 1904 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x4c>
    18dc:	add	x21, x29, #0x18
    18e0:	add	x0, sp, #0x18
    18e4:	mov	x1, x20
    18e8:	str	x21, [sp, #24]
    18ec:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    18f0:	tbz	w0, #0, 1940 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x88>
    18f4:	mov	w8, #0x1                   	// #1
    18f8:	strb	w8, [x19, #25]
    18fc:	ldr	x0, [x29, #24]
    1900:	b	1934 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x7c>
    1904:	add	x8, x29, #0x18
    1908:	sub	x9, x29, #0x8
    190c:	add	x0, sp, #0x18
    1910:	mov	x1, x20
    1914:	stp	x8, x9, [sp, #24]
    1918:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    191c:	tbz	w0, #0, 1958 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xa0>
    1920:	ldr	x0, [x29, #24]
    1924:	mov	x1, x19
    1928:	bl	18b8 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
    192c:	tbz	w0, #0, 19e0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x128>
    1930:	ldur	x0, [x29, #-8]
    1934:	mov	x1, x19
    1938:	bl	18b8 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
    193c:	b	19e4 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x12c>
    1940:	sub	x8, x29, #0x8
    1944:	add	x0, sp, #0x18
    1948:	mov	x1, x20
    194c:	stp	x21, x8, [sp, #24]
    1950:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1954:	tbnz	w0, #0, 1920 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x68>
    1958:	add	x8, sp, #0x10
    195c:	add	x9, sp, #0x8
    1960:	add	x0, sp, #0x18
    1964:	mov	x1, x20
    1968:	str	xzr, [sp, #8]
    196c:	stp	x8, x9, [sp, #24]
    1970:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1974:	tbnz	w0, #0, 197c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xc4>
    1978:	str	x20, [sp, #16]
    197c:	ldr	x8, [x19]
    1980:	cbnz	x8, 198c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xd4>
    1984:	ldr	x8, [sp, #16]
    1988:	str	x8, [x19]
    198c:	ldr	x9, [sp, #8]
    1990:	ldr	w11, [x19, #16]
    1994:	cmp	x9, x11
    1998:	b.cs	19e0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x128>  // b.hs, b.nlast
    199c:	cmp	w11, w9
    19a0:	b.ls	19fc <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x144>  // b.plast
    19a4:	mov	w12, #0x1                   	// #1
    19a8:	add	x10, x19, #0x8
    19ac:	cmp	w11, #0x40
    19b0:	lsl	x11, x12, x9
    19b4:	b.ls	19c4 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x10c>  // b.plast
    19b8:	ldr	x10, [x10]
    19bc:	ubfx	x9, x9, #6, #26
    19c0:	add	x10, x10, x9, lsl #3
    19c4:	ldr	x9, [x10]
    19c8:	orr	x9, x9, x11
    19cc:	str	x9, [x10]
    19d0:	ldr	x9, [sp, #16]
    19d4:	cmp	x8, x9
    19d8:	cset	w0, eq  // eq = none
    19dc:	b	19e4 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x12c>
    19e0:	mov	w0, wzr
    19e4:	ldp	x20, x19, [sp, #80]
    19e8:	ldr	x21, [sp, #64]
    19ec:	ldp	x29, x30, [sp, #48]
    19f0:	and	w0, w0, #0x1
    19f4:	add	sp, sp, #0x60
    19f8:	ret
    19fc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1a00:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1a04:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1a08:	add	x0, x0, #0x0
    1a0c:	add	x1, x1, #0x0
    1a10:	add	x3, x3, #0x0
    1a14:	mov	w2, #0x59d                 	// #1437
    1a18:	bl	0 <__assert_fail>

0000000000001a1c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>:
    1a1c:	sub	sp, sp, #0x130
    1a20:	stp	x29, x30, [sp, #240]
    1a24:	stp	x28, x23, [sp, #256]
    1a28:	stp	x22, x21, [sp, #272]
    1a2c:	stp	x20, x19, [sp, #288]
    1a30:	add	x29, sp, #0xf0
    1a34:	mov	x21, x0
    1a38:	ldr	x0, [x0]
    1a3c:	mov	x19, x2
    1a40:	mov	x20, x1
    1a44:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
    1a48:	sub	x11, x29, #0x8
    1a4c:	sub	x12, x29, #0x10
    1a50:	stp	x11, x12, [sp, #80]
    1a54:	ldr	q0, [sp, #80]
    1a58:	mov	w8, w0
    1a5c:	mov	w9, #0x40                  	// #64
    1a60:	sub	x10, x29, #0x20
    1a64:	sub	x22, x29, #0x18
    1a68:	mov	x0, x21
    1a6c:	stur	w9, [x29, #-48]
    1a70:	stur	x8, [x29, #-56]
    1a74:	stur	x10, [x29, #-40]
    1a78:	stur	w9, [x29, #-80]
    1a7c:	stp	x22, x8, [x29, #-96]
    1a80:	stur	q0, [x29, #-112]
    1a84:	stur	x10, [x29, #-72]
    1a88:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
    1a8c:	ldr	x8, [x21, #8]
    1a90:	cbz	x8, 1acc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>
    1a94:	ldr	x8, [x8, #8]
    1a98:	cbnz	x8, 1acc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>
    1a9c:	sub	x0, x29, #0x70
    1aa0:	mov	x1, x21
    1aa4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1aa8:	tbz	w0, #0, 1acc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>
    1aac:	ldur	x8, [x29, #-8]
    1ab0:	ldur	x9, [x29, #-24]
    1ab4:	cmp	x8, x9
    1ab8:	b.ne	1acc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>  // b.any
    1abc:	ldur	x9, [x29, #-16]
    1ac0:	ldur	x10, [x29, #-32]
    1ac4:	cmp	x9, x10
    1ac8:	b.eq	1c7c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x260>  // b.none
    1acc:	ldur	w8, [x29, #-48]
    1ad0:	mov	x9, sp
    1ad4:	str	x22, [sp]
    1ad8:	add	x22, x9, #0x8
    1adc:	cmp	w8, #0x40
    1ae0:	str	w8, [sp, #16]
    1ae4:	b.hi	1af8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xdc>  // b.pmore
    1ae8:	ldur	x10, [x29, #-56]
    1aec:	sub	x9, x29, #0x18
    1af0:	str	x10, [sp, #8]
    1af4:	b	1b0c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xf0>
    1af8:	sub	x1, x29, #0x38
    1afc:	mov	x0, x22
    1b00:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1b04:	ldr	x9, [sp]
    1b08:	ldr	w8, [sp, #16]
    1b0c:	ldur	x10, [x29, #-40]
    1b10:	add	x13, sp, #0x20
    1b14:	sub	x11, x29, #0x8
    1b18:	sub	x12, x29, #0x10
    1b1c:	cmp	w8, #0x40
    1b20:	add	x23, x13, #0x18
    1b24:	stp	x12, x9, [sp, #40]
    1b28:	stp	x10, x11, [sp, #24]
    1b2c:	str	w8, [sp, #64]
    1b30:	b.hi	1b40 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x124>  // b.pmore
    1b34:	ldr	x11, [sp, #8]
    1b38:	str	x11, [sp, #56]
    1b3c:	b	1b58 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x13c>
    1b40:	mov	x0, x23
    1b44:	mov	x1, x22
    1b48:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1b4c:	ldr	x10, [sp, #24]
    1b50:	ldr	x9, [sp, #48]
    1b54:	ldr	w8, [sp, #64]
    1b58:	ldr	q0, [sp, #32]
    1b5c:	cmp	w8, #0x40
    1b60:	str	x10, [sp, #72]
    1b64:	str	x9, [sp, #96]
    1b68:	str	q0, [sp, #80]
    1b6c:	str	w8, [sp, #112]
    1b70:	b.hi	1b84 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x168>  // b.pmore
    1b74:	ldr	x8, [sp, #56]
    1b78:	str	x10, [sp, #120]
    1b7c:	str	x8, [sp, #104]
    1b80:	b	1bb4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x198>
    1b84:	add	x8, sp, #0x50
    1b88:	add	x0, x8, #0x18
    1b8c:	mov	x1, x23
    1b90:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1b94:	ldr	w8, [sp, #64]
    1b98:	ldr	x9, [sp, #72]
    1b9c:	cmp	w8, #0x41
    1ba0:	str	x9, [sp, #120]
    1ba4:	b.cc	1bb4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x198>  // b.lo, b.ul, b.last
    1ba8:	ldr	x0, [sp, #56]
    1bac:	cbz	x0, 1bb4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x198>
    1bb0:	bl	0 <_ZdaPv>
    1bb4:	ldr	w8, [sp, #16]
    1bb8:	cmp	w8, #0x41
    1bbc:	b.cc	1bcc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b0>  // b.lo, b.ul, b.last
    1bc0:	ldr	x0, [sp, #8]
    1bc4:	cbz	x0, 1bcc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b0>
    1bc8:	bl	0 <_ZdaPv>
    1bcc:	mov	x0, x21
    1bd0:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
    1bd4:	ldr	x8, [x21, #8]
    1bd8:	cbz	x8, 1c14 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>
    1bdc:	ldr	x8, [x8, #8]
    1be0:	cbnz	x8, 1c14 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>
    1be4:	add	x0, sp, #0x50
    1be8:	mov	x1, x21
    1bec:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1bf0:	tbz	w0, #0, 1c14 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>
    1bf4:	ldur	x8, [x29, #-8]
    1bf8:	ldur	x9, [x29, #-24]
    1bfc:	cmp	x8, x9
    1c00:	b.ne	1c14 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>  // b.any
    1c04:	ldur	x9, [x29, #-16]
    1c08:	ldur	x10, [x29, #-32]
    1c0c:	cmp	x9, x10
    1c10:	b.eq	1c8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x270>  // b.none
    1c14:	mov	w19, wzr
    1c18:	ldr	w8, [sp, #112]
    1c1c:	cmp	w8, #0x41
    1c20:	b.cc	1c30 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x214>  // b.lo, b.ul, b.last
    1c24:	ldr	x0, [sp, #104]
    1c28:	cbz	x0, 1c30 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x214>
    1c2c:	bl	0 <_ZdaPv>
    1c30:	ldur	w8, [x29, #-80]
    1c34:	cmp	w8, #0x41
    1c38:	b.cc	1c48 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x22c>  // b.lo, b.ul, b.last
    1c3c:	ldur	x0, [x29, #-88]
    1c40:	cbz	x0, 1c48 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x22c>
    1c44:	bl	0 <_ZdaPv>
    1c48:	ldur	w8, [x29, #-48]
    1c4c:	cmp	w8, #0x41
    1c50:	b.cc	1c60 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x244>  // b.lo, b.ul, b.last
    1c54:	ldur	x0, [x29, #-56]
    1c58:	cbz	x0, 1c60 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x244>
    1c5c:	bl	0 <_ZdaPv>
    1c60:	mov	w0, w19
    1c64:	ldp	x20, x19, [sp, #288]
    1c68:	ldp	x22, x21, [sp, #272]
    1c6c:	ldp	x28, x23, [sp, #256]
    1c70:	ldp	x29, x30, [sp, #240]
    1c74:	add	sp, sp, #0x130
    1c78:	ret
    1c7c:	str	x8, [x20]
    1c80:	str	x9, [x19]
    1c84:	mov	w19, #0x82                  	// #130
    1c88:	b	1c30 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x214>
    1c8c:	str	x8, [x20]
    1c90:	str	x9, [x19]
    1c94:	mov	w19, #0x83                  	// #131
    1c98:	b	1c18 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1fc>

0000000000001c9c <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv>:
    1c9c:	sub	sp, sp, #0x30
    1ca0:	stp	x29, x30, [sp, #16]
    1ca4:	str	x19, [sp, #32]
    1ca8:	add	x29, sp, #0x10
    1cac:	mov	w0, #0x20                  	// #32
    1cb0:	bl	0 <_Znwm>
    1cb4:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1cb8:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1cbc:	add	x8, x8, #0x0
    1cc0:	mov	w9, #0x2                   	// #2
    1cc4:	add	x10, x10, #0x0
    1cc8:	mov	x19, x0
    1ccc:	stp	xzr, x8, [x0, #8]
    1cd0:	str	w9, [x0, #24]
    1cd4:	str	x10, [x0]
    1cd8:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    1cdc:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1ce0:	add	x8, x8, #0x0
    1ce4:	add	x9, x29, #0x18
    1ce8:	str	x0, [x29, #24]
    1cec:	stp	x8, x9, [sp]
    1cf0:	adrp	x0, 0 <_ZSt15__once_callable>
    1cf4:	ldr	x1, [x0]
    1cf8:	add	x0, x0, #0x0
    1cfc:	blr	x1
    1d00:	mrs	x8, tpidr_el0
    1d04:	mov	x9, sp
    1d08:	str	x9, [x8, x0]
    1d0c:	adrp	x0, 0 <_ZSt11__once_call>
    1d10:	ldr	x1, [x0]
    1d14:	add	x0, x0, #0x0
    1d18:	blr	x1
    1d1c:	adrp	x10, 0 <__pthread_key_create>
    1d20:	ldr	x10, [x10]
    1d24:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1d28:	add	x9, x9, #0x0
    1d2c:	str	x9, [x8, x0]
    1d30:	cbz	x10, 1d60 <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv+0xc4>
    1d34:	adrp	x1, 0 <__once_proxy>
    1d38:	ldr	x1, [x1]
    1d3c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1d40:	add	x0, x0, #0x0
    1d44:	bl	0 <pthread_once>
    1d48:	cbnz	w0, 1d64 <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv+0xc8>
    1d4c:	mov	x0, x19
    1d50:	ldr	x19, [sp, #32]
    1d54:	ldp	x29, x30, [sp, #16]
    1d58:	add	sp, sp, #0x30
    1d5c:	ret
    1d60:	mov	w0, #0xffffffff            	// #-1
    1d64:	bl	0 <_ZSt20__throw_system_errori>

0000000000001d68 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassD0Ev>:
    1d68:	stp	x29, x30, [sp, #-32]!
    1d6c:	str	x19, [sp, #16]
    1d70:	mov	x29, sp
    1d74:	mov	x19, x0
    1d78:	bl	0 <_ZN4llvm4PassD2Ev>
    1d7c:	mov	x0, x19
    1d80:	ldr	x19, [sp, #16]
    1d84:	ldp	x29, x30, [sp], #32
    1d88:	b	0 <_ZdlPv>

0000000000001d8c <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE>:
    1d8c:	stp	x29, x30, [sp, #-48]!
    1d90:	str	x21, [sp, #16]
    1d94:	stp	x20, x19, [sp, #32]
    1d98:	mov	x29, sp
    1d9c:	mov	x0, x1
    1da0:	mov	x19, x1
    1da4:	bl	0 <_ZN4llvm13AnalysisUsage15setPreservesCFGEv>
    1da8:	adrp	x21, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    1dac:	ldr	x21, [x21]
    1db0:	mov	x0, x19
    1db4:	mov	x1, x21
    1db8:	bl	0 <_ZN4llvm13AnalysisUsage13addRequiredIDERc>
    1dbc:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    1dc0:	ldr	x1, [x1]
    1dc4:	mov	x0, x19
    1dc8:	bl	0 <_ZN4llvm13AnalysisUsage13addRequiredIDERc>
    1dcc:	ldp	w8, w9, [x19, #120]
    1dd0:	add	x20, x19, #0x70
    1dd4:	cmp	w8, w9
    1dd8:	b.cs	1e8c <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x100>  // b.hs, b.nlast
    1ddc:	adrp	x10, 0 <_ZN4llvm20AAResultsWrapperPass2IDE>
    1de0:	ldr	x9, [x19, #112]
    1de4:	ldr	x10, [x10]
    1de8:	str	x10, [x9, w8, uxtw #3]
    1dec:	ldp	w8, w9, [x19, #120]
    1df0:	cmp	w8, w9
    1df4:	b.cs	1efc <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    1df8:	add	w8, w8, #0x1
    1dfc:	cmp	w8, w9
    1e00:	str	w8, [x19, #120]
    1e04:	b.cs	1ea8 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x11c>  // b.hs, b.nlast
    1e08:	adrp	x10, 0 <_ZN4llvm18BasicAAWrapperPass2IDE>
    1e0c:	ldr	x9, [x19, #112]
    1e10:	ldr	x10, [x10]
    1e14:	str	x10, [x9, w8, uxtw #3]
    1e18:	ldp	w8, w9, [x19, #120]
    1e1c:	cmp	w8, w9
    1e20:	b.cs	1efc <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    1e24:	add	w8, w8, #0x1
    1e28:	cmp	w8, w9
    1e2c:	str	w8, [x19, #120]
    1e30:	b.cs	1ec4 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x138>  // b.hs, b.nlast
    1e34:	ldr	x9, [x19, #112]
    1e38:	str	x21, [x9, w8, uxtw #3]
    1e3c:	ldp	w8, w9, [x19, #120]
    1e40:	cmp	w8, w9
    1e44:	b.cs	1efc <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    1e48:	add	w8, w8, #0x1
    1e4c:	cmp	w8, w9
    1e50:	str	w8, [x19, #120]
    1e54:	b.cs	1ee0 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x154>  // b.hs, b.nlast
    1e58:	adrp	x10, 0 <_ZN4llvm20GlobalsAAWrapperPass2IDE>
    1e5c:	ldr	x9, [x19, #112]
    1e60:	ldr	x10, [x10]
    1e64:	str	x10, [x9, w8, uxtw #3]
    1e68:	ldp	w8, w9, [x19, #120]
    1e6c:	cmp	w8, w9
    1e70:	b.cs	1efc <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    1e74:	add	w8, w8, #0x1
    1e78:	str	w8, [x19, #120]
    1e7c:	ldp	x20, x19, [sp, #32]
    1e80:	ldr	x21, [sp, #16]
    1e84:	ldp	x29, x30, [sp], #48
    1e88:	ret
    1e8c:	add	x1, x20, #0x10
    1e90:	mov	w3, #0x8                   	// #8
    1e94:	mov	x0, x20
    1e98:	mov	x2, xzr
    1e9c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1ea0:	ldr	w8, [x19, #120]
    1ea4:	b	1ddc <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x50>
    1ea8:	add	x1, x20, #0x10
    1eac:	mov	w3, #0x8                   	// #8
    1eb0:	mov	x0, x20
    1eb4:	mov	x2, xzr
    1eb8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1ebc:	ldr	w8, [x19, #120]
    1ec0:	b	1e08 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x7c>
    1ec4:	add	x1, x20, #0x10
    1ec8:	mov	w3, #0x8                   	// #8
    1ecc:	mov	x0, x20
    1ed0:	mov	x2, xzr
    1ed4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1ed8:	ldr	w8, [x19, #120]
    1edc:	b	1e34 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0xa8>
    1ee0:	add	x1, x20, #0x10
    1ee4:	mov	w3, #0x8                   	// #8
    1ee8:	mov	x0, x20
    1eec:	mov	x2, xzr
    1ef0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1ef4:	ldr	w8, [x19, #120]
    1ef8:	b	1e58 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0xcc>
    1efc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1f00:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1f04:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1f08:	add	x0, x0, #0x0
    1f0c:	add	x1, x1, #0x0
    1f10:	add	x3, x3, #0x0
    1f14:	mov	w2, #0x43                  	// #67
    1f18:	bl	0 <__assert_fail>

0000000000001f1c <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE>:
    1f1c:	stp	x29, x30, [sp, #-32]!
    1f20:	stp	x20, x19, [sp, #16]
    1f24:	mov	x29, sp
    1f28:	ldr	x9, [x0, #8]
    1f2c:	cbz	x9, 2044 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x128>
    1f30:	ldr	x8, [x9]
    1f34:	ldr	x9, [x9, #8]
    1f38:	cmp	x8, x9
    1f3c:	b.eq	2004 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0xe8>  // b.none
    1f40:	adrp	x10, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    1f44:	ldr	x10, [x10]
    1f48:	mov	x20, x0
    1f4c:	mov	x19, x1
    1f50:	mov	x0, xzr
    1f54:	ldp	x11, x12, [x8]
    1f58:	cmp	x11, x10
    1f5c:	csel	x0, x12, x0, eq  // eq = none
    1f60:	b.eq	1f70 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x54>  // b.none
    1f64:	add	x8, x8, #0x10
    1f68:	cmp	x8, x9
    1f6c:	b.ne	1f54 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x38>  // b.any
    1f70:	cbz	x0, 2004 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0xe8>
    1f74:	ldr	x8, [x0]
    1f78:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    1f7c:	ldr	x8, [x8, #96]
    1f80:	ldr	x1, [x1]
    1f84:	blr	x8
    1f88:	mov	x1, x19
    1f8c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1f90:	ldr	x9, [x20, #8]
    1f94:	cbz	x9, 2064 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x148>
    1f98:	ldr	x8, [x9]
    1f9c:	ldr	x9, [x9, #8]
    1fa0:	cmp	x8, x9
    1fa4:	b.eq	2024 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x108>  // b.none
    1fa8:	adrp	x10, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    1fac:	ldr	x10, [x10]
    1fb0:	mov	x20, x0
    1fb4:	mov	x0, xzr
    1fb8:	ldp	x11, x12, [x8]
    1fbc:	cmp	x11, x10
    1fc0:	csel	x0, x12, x0, eq  // eq = none
    1fc4:	b.eq	1fd4 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0xb8>  // b.none
    1fc8:	add	x8, x8, #0x10
    1fcc:	cmp	x8, x9
    1fd0:	b.ne	1fb8 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x9c>  // b.any
    1fd4:	cbz	x0, 2024 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x108>
    1fd8:	ldr	x8, [x0]
    1fdc:	adrp	x1, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    1fe0:	ldr	x8, [x8, #96]
    1fe4:	ldr	x1, [x1]
    1fe8:	blr	x8
    1fec:	add	x2, x0, #0x20
    1ff0:	mov	x0, x19
    1ff4:	mov	x1, x20
    1ff8:	ldp	x20, x19, [sp, #16]
    1ffc:	ldp	x29, x30, [sp], #32
    2000:	b	178 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>
    2004:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2008:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    200c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2010:	add	x0, x0, #0x0
    2014:	add	x1, x1, #0x0
    2018:	add	x3, x3, #0x0
    201c:	mov	w2, #0xeb                  	// #235
    2020:	bl	0 <__assert_fail>
    2024:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2028:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    202c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2030:	add	x0, x0, #0x0
    2034:	add	x1, x1, #0x0
    2038:	add	x3, x3, #0x0
    203c:	mov	w2, #0xeb                  	// #235
    2040:	bl	0 <__assert_fail>
    2044:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2048:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    204c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2050:	add	x0, x0, #0x0
    2054:	add	x1, x1, #0x0
    2058:	add	x3, x3, #0x0
    205c:	mov	w2, #0xdd                  	// #221
    2060:	bl	0 <__assert_fail>
    2064:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2068:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    206c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2070:	add	x0, x0, #0x0
    2074:	add	x1, x1, #0x0
    2078:	add	x3, x3, #0x0
    207c:	mov	w2, #0xdd                  	// #221
    2080:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_:

0000000000000000 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w10, [x0, #24]
   c:	cbz	w10, b0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0xb0>
  10:	adrp	x8, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
  14:	ldr	x8, [x8]
  18:	orr	x9, x8, #0x8
  1c:	cmn	x9, #0x8
  20:	b.eq	90 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0x90>  // b.none
  24:	ldr	x9, [x0, #8]
  28:	ubfx	x11, x8, #4, #28
  2c:	sub	w10, w10, #0x1
  30:	eor	w11, w11, w8, lsr #9
  34:	and	w11, w10, w11
  38:	lsl	x12, x11, #4
  3c:	ldr	x12, [x9, x12]
  40:	mov	x2, x1
  44:	cmp	x12, x8
  48:	b.ne	64 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0x64>  // b.any
  4c:	adrp	x1, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
  50:	ldr	x1, [x1]
  54:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE13getResultImplEPNS_11AnalysisKeyERS1_>
  58:	add	x0, x0, #0x8
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	mov	w13, #0x1                   	// #1
  68:	cmn	x12, #0x8
  6c:	b.eq	b0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0xb0>  // b.none
  70:	add	w11, w11, w13
  74:	and	w11, w11, w10
  78:	lsl	x12, x11, #4
  7c:	ldr	x12, [x9, x12]
  80:	add	w13, w13, #0x1
  84:	cmp	x12, x8
  88:	b.eq	4c <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0x4c>  // b.none
  8c:	b	68 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0x68>
  90:	adrp	x0, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  94:	adrp	x1, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  98:	adrp	x3, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x252                 	// #594
  ac:	bl	0 <__assert_fail>
  b0:	adrp	x0, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  b4:	adrp	x1, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  b8:	adrp	x3, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x30b                 	// #779
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_:

0000000000000000 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w10, [x0, #24]
   c:	cbz	w10, b0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0xb0>
  10:	adrp	x8, 0 <_ZN4llvm21DominatorTreeAnalysis3KeyE>
  14:	ldr	x8, [x8]
  18:	orr	x9, x8, #0x8
  1c:	cmn	x9, #0x8
  20:	b.eq	90 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0x90>  // b.none
  24:	ldr	x9, [x0, #8]
  28:	ubfx	x11, x8, #4, #28
  2c:	sub	w10, w10, #0x1
  30:	eor	w11, w11, w8, lsr #9
  34:	and	w11, w10, w11
  38:	lsl	x12, x11, #4
  3c:	ldr	x12, [x9, x12]
  40:	mov	x2, x1
  44:	cmp	x12, x8
  48:	b.ne	64 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0x64>  // b.any
  4c:	adrp	x1, 0 <_ZN4llvm21DominatorTreeAnalysis3KeyE>
  50:	ldr	x1, [x1]
  54:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE13getResultImplEPNS_11AnalysisKeyERS1_>
  58:	add	x0, x0, #0x8
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	mov	w13, #0x1                   	// #1
  68:	cmn	x12, #0x8
  6c:	b.eq	b0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0xb0>  // b.none
  70:	add	w11, w11, w13
  74:	and	w11, w11, w10
  78:	lsl	x12, x11, #4
  7c:	ldr	x12, [x9, x12]
  80:	add	w13, w13, #0x1
  84:	cmp	x12, x8
  88:	b.eq	4c <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0x4c>  // b.none
  8c:	b	68 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0x68>
  90:	adrp	x0, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  94:	adrp	x1, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  98:	adrp	x3, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x252                 	// #594
  ac:	bl	0 <__assert_fail>
  b0:	adrp	x0, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  b4:	adrp	x1, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  b8:	adrp	x3, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x30b                 	// #779
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, fc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xfc>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x20, x3
  24:	mov	x22, x2
  28:	mov	x19, x1
  2c:	mov	x21, x0
  30:	cmp	w8, #0x10
  34:	b.hi	88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x88>  // b.pmore
  38:	cmp	w8, #0xd
  3c:	b.ne	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x78>  // b.any
  40:	ldr	w23, [x22, #32]
  44:	add	x0, x22, #0x18
  48:	cmp	w23, #0x40
  4c:	b.hi	6c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x6c>  // b.pmore
  50:	ldr	x8, [x0]
  54:	neg	x9, x23
  58:	mov	x10, #0xffffffffffffffff    	// #-1
  5c:	lsr	x9, x10, x9
  60:	cmp	x8, x9
  64:	b.ne	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x78>  // b.any
  68:	b	c0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xc0>
  6c:	bl	0 <_ZNK4llvm5APInt25countTrailingOnesSlowCaseEv>
  70:	cmp	w0, w23
  74:	b.eq	c0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xc0>  // b.none
  78:	cbz	x19, fc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xfc>
  7c:	ldrb	w8, [x19, #16]
  80:	cmp	w8, #0x10
  84:	b.ls	dc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xdc>  // b.plast
  88:	mov	w8, #0x101                 	// #257
  8c:	add	x3, sp, #0x8
  90:	mov	w0, #0x1c                  	// #28
  94:	mov	x1, x19
  98:	mov	x2, x22
  9c:	mov	x4, xzr
  a0:	stp	xzr, xzr, [sp, #8]
  a4:	strh	w8, [sp, #24]
  a8:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
  ac:	mov	x1, x0
  b0:	mov	x0, x21
  b4:	mov	x2, x20
  b8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
  bc:	mov	x19, x0
  c0:	mov	x0, x19
  c4:	ldp	x20, x19, [sp, #80]
  c8:	ldp	x22, x21, [sp, #64]
  cc:	ldr	x23, [sp, #48]
  d0:	ldp	x29, x30, [sp, #32]
  d4:	add	sp, sp, #0x60
  d8:	ret
  dc:	mov	x0, x19
  e0:	mov	x1, x22
  e4:	ldp	x20, x19, [sp, #80]
  e8:	ldp	x22, x21, [sp, #64]
  ec:	ldr	x23, [sp, #48]
  f0:	ldp	x29, x30, [sp, #32]
  f4:	add	sp, sp, #0x60
  f8:	b	0 <_ZN4llvm12ConstantExpr6getAndEPNS_8ConstantES2_>
  fc:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 100:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 104:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x69                  	// #105
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldrb	w8, [x1, #16]
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	cmp	w8, #0x34
  20:	b.ne	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x5c>  // b.any
  24:	ldur	x21, [x19, #-48]
  28:	mov	x0, x21
  2c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  30:	ldr	x8, [x21, #8]
  34:	cbz	x8, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf4>
  38:	ldr	x8, [x8, #8]
  3c:	cbnz	x8, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf4>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  4c:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf4>
  50:	ldur	x8, [x19, #-24]
  54:	cbnz	x8, 128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x128>
  58:	b	218 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x218>
  5c:	cmp	w8, #0x5
  60:	b.ne	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>  // b.any
  64:	ldrh	w8, [x19, #18]
  68:	cmp	w8, #0x1c
  6c:	b.ne	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>  // b.any
  70:	ldr	w8, [x19, #20]
  74:	and	x8, x8, #0xfffffff
  78:	cbz	w8, 1d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d8>
  7c:	mov	w9, #0x18                  	// #24
  80:	mneg	x8, x8, x9
  84:	ldr	x21, [x19, x8]
  88:	cbz	x21, 98 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x98>
  8c:	ldrb	w8, [x21, #16]
  90:	cmp	w8, #0x11
  94:	b.cs	1f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1f8>  // b.hs, b.nlast
  98:	mov	x0, x21
  9c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  a0:	ldr	x8, [x21, #8]
  a4:	cbz	x8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x130>
  a8:	ldr	x8, [x8, #8]
  ac:	cbnz	x8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x130>
  b0:	mov	x0, x20
  b4:	mov	x1, x21
  b8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  bc:	tbz	w0, #0, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x130>
  c0:	ldr	w8, [x19, #20]
  c4:	and	x8, x8, #0xfffffff
  c8:	cmp	w8, #0x1
  cc:	b.ls	1d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d8>  // b.plast
  d0:	mov	w9, #0x18                  	// #24
  d4:	mneg	x8, x8, x9
  d8:	add	x8, x19, x8
  dc:	ldr	x8, [x8, #24]
  e0:	cbz	x8, 1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1a4>
  e4:	ldrb	w8, [x8, #16]
  e8:	cmp	w8, #0x11
  ec:	b.cc	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x128>  // b.lo, b.ul, b.last
  f0:	b	1f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1f8>
  f4:	ldur	x21, [x19, #-24]
  f8:	mov	x0, x21
  fc:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
 100:	ldr	x8, [x21, #8]
 104:	cbz	x8, 1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>
 108:	ldr	x8, [x8, #8]
 10c:	cbnz	x8, 1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>
 110:	mov	x0, x20
 114:	mov	x1, x21
 118:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 11c:	tbz	w0, #0, 1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>
 120:	ldur	x8, [x19, #-48]
 124:	cbz	x8, 218 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x218>
 128:	mov	w0, #0x1                   	// #1
 12c:	b	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c8>
 130:	ldr	w8, [x19, #20]
 134:	and	x8, x8, #0xfffffff
 138:	cmp	w8, #0x1
 13c:	b.ls	1d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d8>  // b.plast
 140:	mov	w9, #0x18                  	// #24
 144:	mneg	x8, x8, x9
 148:	add	x8, x19, x8
 14c:	ldr	x21, [x8, #24]
 150:	cbz	x21, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x160>
 154:	ldrb	w8, [x21, #16]
 158:	cmp	w8, #0x11
 15c:	b.cs	1f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1f8>  // b.hs, b.nlast
 160:	mov	x0, x21
 164:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
 168:	ldr	x8, [x21, #8]
 16c:	cbz	x8, 1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>
 170:	ldr	x8, [x8, #8]
 174:	cbnz	x8, 1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>
 178:	mov	x0, x20
 17c:	mov	x1, x21
 180:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 184:	tbz	w0, #0, 1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1c4>
 188:	ldr	w8, [x19, #20]
 18c:	and	x8, x8, #0xfffffff
 190:	cbz	w8, 1d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d8>
 194:	mov	w9, #0x18                  	// #24
 198:	mneg	x8, x8, x9
 19c:	ldr	x8, [x19, x8]
 1a0:	cbnz	x8, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xe4>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x69                  	// #105
 1c0:	bl	0 <__assert_fail>
 1c4:	mov	w0, wzr
 1c8:	ldp	x20, x19, [sp, #32]
 1cc:	ldr	x21, [sp, #16]
 1d0:	ldp	x29, x30, [sp], #48
 1d4:	ret
 1d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1e4:	add	x0, x0, #0x0
 1e8:	add	x1, x1, #0x0
 1ec:	add	x3, x3, #0x0
 1f0:	mov	w2, #0x4fa                 	// #1274
 1f4:	bl	0 <__assert_fail>
 1f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 200:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 204:	add	x0, x0, #0x0
 208:	add	x1, x1, #0x0
 20c:	add	x3, x3, #0x0
 210:	mov	w2, #0x134                 	// #308
 214:	bl	0 <__assert_fail>
 218:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 21c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 220:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 224:	add	x0, x0, #0x0
 228:	add	x1, x1, #0x0
 22c:	add	x3, x3, #0x0
 230:	mov	w2, #0x69                  	// #105
 234:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1c
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1c
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x34
  20:	b.ne	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x68>  // b.any
  24:	ldur	x21, [x20, #-48]
  28:	mov	x0, x21
  2c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  30:	ldr	x8, [x21, #8]
  34:	cbz	x8, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  38:	ldr	x8, [x8, #8]
  3c:	cbnz	x8, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  40:	mov	x0, x19
  44:	mov	x1, x21
  48:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  4c:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  50:	ldur	x1, [x20, #-24]
  54:	add	x0, x19, #0x2
  58:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  5c:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  60:	mov	w0, #0x1                   	// #1
  64:	b	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x10c>
  68:	cmp	w8, #0x5
  6c:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>  // b.any
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x1c
  78:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 11c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x11c>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x21, [x20, x8]
  94:	cbz	x21, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xa4>
  98:	ldrb	w8, [x21, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x13c>  // b.hs, b.nlast
  a4:	mov	x0, x21
  a8:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  ac:	ldr	x8, [x21, #8]
  b0:	cbz	x8, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  b4:	ldr	x8, [x8, #8]
  b8:	cbnz	x8, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  bc:	mov	x0, x19
  c0:	mov	x1, x21
  c4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  c8:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  cc:	ldr	w8, [x20, #20]
  d0:	and	x8, x8, #0xfffffff
  d4:	cmp	w8, #0x1
  d8:	b.ls	11c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x11c>  // b.plast
  dc:	mov	w9, #0x18                  	// #24
  e0:	mneg	x8, x8, x9
  e4:	add	x8, x20, x8
  e8:	ldr	x1, [x8, #24]
  ec:	cbz	x1, fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xfc>
  f0:	ldrb	w8, [x1, #16]
  f4:	cmp	w8, #0x11
  f8:	b.cs	13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x13c>  // b.hs, b.nlast
  fc:	add	x0, x19, #0x2
 100:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 104:	tbnz	w0, #0, 60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x60>
 108:	mov	w0, wzr
 10c:	ldp	x20, x19, [sp, #32]
 110:	ldr	x21, [sp, #16]
 114:	ldp	x29, x30, [sp], #48
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 120:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 124:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x4fa                 	// #1274
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 140:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 144:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x134                 	// #308
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 148 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x148>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x19, x1
  1c:	cmp	w8, #0xd
  20:	b.ne	40 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x40>  // b.any
  24:	ldr	w20, [x19, #32]
  28:	add	x0, x19, #0x18
  2c:	cmp	w20, #0x40
  30:	b.hi	60 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x60>  // b.pmore
  34:	ldr	x8, [x0]
  38:	cmp	x8, #0x1
  3c:	b	6c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x6c>
  40:	ldr	x9, [x19]
  44:	ldrb	w9, [x9, #8]
  48:	cmp	w9, #0x10
  4c:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
  50:	cmp	w8, #0x10
  54:	b.ls	84 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x84>  // b.plast
  58:	mov	w22, wzr
  5c:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x70>
  60:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  64:	sub	w8, w20, #0x1
  68:	cmp	w0, w8
  6c:	cset	w22, eq  // eq = none
  70:	and	w0, w22, #0x1
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x22, x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	mov	x0, x19
  88:	mov	w1, wzr
  8c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  90:	cbz	x0, bc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xbc>
  94:	ldrb	w8, [x0, #16]
  98:	cmp	w8, #0xd
  9c:	b.ne	bc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xbc>  // b.any
  a0:	ldr	w19, [x0, #32]
  a4:	add	x0, x0, #0x18
  a8:	cmp	w19, #0x40
  ac:	b.ls	34 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x34>  // b.plast
  b0:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  b4:	sub	w8, w19, #0x1
  b8:	b	68 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x68>
  bc:	ldr	x8, [x19]
  c0:	cbz	x8, 168 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x168>
  c4:	ldrb	w9, [x8, #8]
  c8:	cmp	w9, #0x10
  cc:	b.ne	188 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x188>  // b.any
  d0:	ldr	w21, [x8, #32]
  d4:	cbz	w21, 1a8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x1a8>
  d8:	mov	w20, wzr
  dc:	mov	w22, wzr
  e0:	b	104 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x104>
  e4:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  e8:	sub	w8, w22, #0x1
  ec:	cmp	w0, w8
  f0:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
  f4:	mov	w22, #0x1                   	// #1
  f8:	add	w20, w20, #0x1
  fc:	cmp	w21, w20
 100:	b.eq	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x70>  // b.none
 104:	mov	x0, x19
 108:	mov	w1, w20
 10c:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
 110:	cbz	x0, 58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>
 114:	ldrb	w8, [x0, #16]
 118:	cmp	w8, #0x9
 11c:	b.eq	f8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xf8>  // b.none
 120:	cmp	w8, #0xd
 124:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
 128:	ldr	w22, [x0, #32]
 12c:	add	x0, x0, #0x18
 130:	cmp	w22, #0x40
 134:	b.hi	e4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xe4>  // b.pmore
 138:	ldr	x8, [x0]
 13c:	cmp	x8, #0x1
 140:	b.eq	f4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xf4>  // b.none
 144:	b	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>
 148:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 14c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 150:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 154:	add	x0, x0, #0x0
 158:	add	x1, x1, #0x0
 15c:	add	x3, x3, #0x0
 160:	mov	w2, #0x69                  	// #105
 164:	bl	0 <__assert_fail>
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x108                 	// #264
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0xeb                  	// #235
 1c4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	x1, 158 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x158>
  18:	ldrb	w8, [x1, #16]
  1c:	mov	x19, x1
  20:	cmp	w8, #0xd
  24:	b.ne	48 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x48>  // b.any
  28:	ldr	w20, [x19, #32]
  2c:	add	x0, x19, #0x18
  30:	cmp	w20, #0x40
  34:	b.hi	90 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x90>  // b.pmore
  38:	ldr	x8, [x0]
  3c:	cmp	x8, #0x1
  40:	cset	w0, eq  // eq = none
  44:	b	144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x144>
  48:	ldr	x8, [x19]
  4c:	ldrb	w8, [x8, #8]
  50:	cmp	w8, #0x10
  54:	b.ne	a4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xa4>  // b.any
  58:	mov	x0, x19
  5c:	mov	w1, wzr
  60:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  64:	cbz	x0, ac <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xac>
  68:	ldrb	w8, [x0, #16]
  6c:	cmp	w8, #0xd
  70:	b.ne	ac <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  74:	ldr	w19, [x0, #32]
  78:	add	x0, x0, #0x18
  7c:	cmp	w19, #0x40
  80:	b.ls	38 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x38>  // b.plast
  84:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  88:	sub	w8, w19, #0x1
  8c:	b	98 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x98>
  90:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  94:	sub	w8, w20, #0x1
  98:	cmp	w0, w8
  9c:	cset	w0, eq  // eq = none
  a0:	b	144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x144>
  a4:	mov	w0, wzr
  a8:	b	144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x144>
  ac:	ldr	x8, [x19]
  b0:	cbz	x8, 178 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x178>
  b4:	ldrb	w9, [x8, #8]
  b8:	cmp	w9, #0x10
  bc:	b.ne	198 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x198>  // b.any
  c0:	ldr	w22, [x8, #32]
  c4:	cbz	w22, 1b8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x1b8>
  c8:	mov	w20, wzr
  cc:	mov	w21, wzr
  d0:	b	f4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xf4>
  d4:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  d8:	sub	w8, w23, #0x1
  dc:	cmp	w0, w8
  e0:	b.ne	134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x134>  // b.any
  e4:	mov	w21, #0x1                   	// #1
  e8:	add	w20, w20, #0x1
  ec:	cmp	w22, w20
  f0:	b.eq	13c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x13c>  // b.none
  f4:	mov	x0, x19
  f8:	mov	w1, w20
  fc:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
 100:	cbz	x0, 134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x134>
 104:	ldrb	w8, [x0, #16]
 108:	cmp	w8, #0x9
 10c:	b.eq	e8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xe8>  // b.none
 110:	cmp	w8, #0xd
 114:	b.ne	134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x134>  // b.any
 118:	ldr	w23, [x0, #32]
 11c:	add	x0, x0, #0x18
 120:	cmp	w23, #0x40
 124:	b.hi	d4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xd4>  // b.pmore
 128:	ldr	x8, [x0]
 12c:	cmp	x8, #0x1
 130:	b.eq	e4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xe4>  // b.none
 134:	mov	w8, wzr
 138:	b	140 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x140>
 13c:	mov	w8, #0x1                   	// #1
 140:	and	w0, w21, w8
 144:	ldp	x20, x19, [sp, #48]
 148:	ldp	x22, x21, [sp, #32]
 14c:	ldr	x23, [sp, #16]
 150:	ldp	x29, x30, [sp], #64
 154:	ret
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x69                  	// #105
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x69                  	// #105
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x108                 	// #264
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0xeb                  	// #235
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x35
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1d
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x35
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1d
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x1c
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1c
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x35
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1d
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldrb	w8, [x1, #16]
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	50 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x50>  // b.none
  20:	cmp	w8, #0x32
  24:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  28:	ldur	x8, [x1, #-48]
  2c:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x114>
  30:	ldr	x9, [x19]
  34:	str	x8, [x9]
  38:	ldur	x8, [x1, #-24]
  3c:	cbz	x8, 134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x134>
  40:	ldrb	w9, [x8, #16]
  44:	cmp	w9, #0xd
  48:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  4c:	b	c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xc4>
  50:	ldrh	w8, [x1, #18]
  54:	cmp	w8, #0x1a
  58:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  5c:	ldr	w8, [x1, #20]
  60:	and	x8, x8, #0xfffffff
  64:	cbz	w8, 154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x154>
  68:	mov	w9, #0x18                  	// #24
  6c:	mneg	x8, x8, x9
  70:	ldr	x8, [x1, x8]
  74:	cbz	x8, 194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x194>
  78:	ldrb	w9, [x8, #16]
  7c:	cmp	w9, #0x11
  80:	b.cs	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x174>  // b.hs, b.nlast
  84:	ldr	x9, [x19]
  88:	str	x8, [x9]
  8c:	ldr	w8, [x1, #20]
  90:	and	x8, x8, #0xfffffff
  94:	cmp	w8, #0x1
  98:	b.ls	154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x154>  // b.plast
  9c:	mov	w9, #0x18                  	// #24
  a0:	mneg	x8, x8, x9
  a4:	add	x8, x1, x8
  a8:	ldr	x8, [x8, #24]
  ac:	cbz	x8, 1b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x1b4>
  b0:	ldrb	w9, [x8, #16]
  b4:	cmp	w9, #0x11
  b8:	b.cs	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x174>  // b.hs, b.nlast
  bc:	cmp	w9, #0xd
  c0:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  c4:	ldr	w21, [x8, #32]
  c8:	add	x20, x8, #0x18
  cc:	cmp	w21, #0x41
  d0:	b.cc	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x100>  // b.lo, b.ul, b.last
  d4:	mov	x0, x20
  d8:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  dc:	sub	w8, w21, w0
  e0:	cmp	w8, #0x40
  e4:	b.ls	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xfc>  // b.plast
  e8:	mov	w0, wzr
  ec:	ldp	x20, x19, [sp, #32]
  f0:	ldr	x21, [sp, #16]
  f4:	ldp	x29, x30, [sp], #48
  f8:	ret
  fc:	ldr	x20, [x20]
 100:	ldr	x8, [x20]
 104:	ldr	x9, [x19, #8]
 108:	mov	w0, #0x1                   	// #1
 10c:	str	x8, [x9]
 110:	b	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xec>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	mov	w2, #0x69                  	// #105
 130:	bl	0 <__assert_fail>
 134:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 140:	add	x0, x0, #0x0
 144:	add	x1, x1, #0x0
 148:	add	x3, x3, #0x0
 14c:	mov	w2, #0x69                  	// #105
 150:	bl	0 <__assert_fail>
 154:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 15c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 160:	add	x0, x0, #0x0
 164:	add	x1, x1, #0x0
 168:	add	x3, x3, #0x0
 16c:	mov	w2, #0x4fa                 	// #1274
 170:	bl	0 <__assert_fail>
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x134                 	// #308
 190:	bl	0 <__assert_fail>
 194:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 198:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 19c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x69                  	// #105
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1b8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1bc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x69                  	// #105
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x98>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x8, x29, #0x18
  44:	cmp	x19, x8
  48:	b.eq	7c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x7c>  // b.none
  4c:	ldr	x1, [x19]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x1, [x29, #24]
  60:	str	x1, [x19]
  64:	cbz	x1, 80 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x80>
  68:	add	x0, x29, #0x18
  6c:	mov	x2, x19
  70:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  74:	str	xzr, [x29, #24]
  78:	b	8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x8c>
  7c:	ldr	x1, [x29, #24]
  80:	cbz	x1, 8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x8c>
  84:	add	x0, x29, #0x18
  88:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  8c:	ldr	x19, [sp, #16]
  90:	ldp	x29, x30, [sp], #32
  94:	ret
  98:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  9c:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a0:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x8e                  	// #142
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, cc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xcc>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x19, x4
  24:	mov	x20, x3
  28:	mov	x21, x2
  2c:	mov	w23, w1
  30:	mov	x22, x0
  34:	cmp	w8, #0x10
  38:	b.hi	4c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0x4c>  // b.pmore
  3c:	cbz	x20, cc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xcc>
  40:	ldrb	w8, [x20, #16]
  44:	cmp	w8, #0x10
  48:	b.ls	a4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xa4>  // b.plast
  4c:	mov	w0, #0x38                  	// #56
  50:	mov	w1, #0x2                   	// #2
  54:	bl	0 <_ZN4llvm4UsernwEmj>
  58:	mov	w8, #0x101                 	// #257
  5c:	add	x4, sp, #0x8
  60:	mov	w1, w23
  64:	mov	x2, x21
  68:	mov	x3, x20
  6c:	mov	x24, x0
  70:	stp	xzr, xzr, [sp, #8]
  74:	strh	w8, [sp, #24]
  78:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  7c:	mov	x0, x22
  80:	mov	x1, x24
  84:	mov	x2, x19
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  8c:	ldp	x20, x19, [sp, #80]
  90:	ldp	x22, x21, [sp, #64]
  94:	ldp	x24, x23, [sp, #48]
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x60
  a0:	ret
  a4:	mov	w0, w23
  a8:	mov	x1, x21
  ac:	mov	x2, x20
  b0:	ldp	x20, x19, [sp, #80]
  b4:	ldp	x22, x21, [sp, #64]
  b8:	ldp	x24, x23, [sp, #48]
  bc:	ldp	x29, x30, [sp, #32]
  c0:	mov	w3, wzr
  c4:	add	sp, sp, #0x60
  c8:	b	0 <_ZN4llvm12ConstantExpr10getCompareEtPNS_8ConstantES2_b>
  cc:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  d0:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  d4:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x69                  	// #105
  e8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE:

0000000000000000 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x24, [x2]
  20:	cbz	x24, b8 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE+0xb8>
  24:	mov	x20, x0
  28:	ldr	x0, [x24]
  2c:	ldrb	w25, [x24, #8]
  30:	mov	x19, x4
  34:	mov	x21, x3
  38:	mov	x22, x2
  3c:	mov	w23, w1
  40:	bl	0 <_ZN4llvm4Type9getInt1TyERNS_11LLVMContextE>
  44:	cmp	w25, #0x10
  48:	mov	x3, x0
  4c:	b.ne	70 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE+0x70>  // b.any
  50:	ldr	x8, [x24, #32]
  54:	lsr	x9, x8, #32
  58:	cbnz	x9, d8 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE+0xd8>
  5c:	ldrb	w9, [x24, #40]
  60:	mov	x0, x3
  64:	orr	x1, x8, x9, lsl #32
  68:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
  6c:	mov	x3, x0
  70:	mov	w2, #0x35                  	// #53
  74:	mov	x0, x20
  78:	mov	x1, x3
  7c:	mov	w3, w23
  80:	mov	x4, x22
  84:	mov	x5, x21
  88:	mov	x6, x19
  8c:	mov	x7, xzr
  90:	str	xzr, [sp]
  94:	bl	0 <_ZN4llvm7CmpInstC2EPNS_4TypeENS_11Instruction8OtherOpsENS0_9PredicateEPNS_5ValueES7_RKNS_5TwineEPS3_SB_>
  98:	mov	x0, x20
  9c:	ldp	x20, x19, [sp, #80]
  a0:	ldp	x22, x21, [sp, #64]
  a4:	ldp	x24, x23, [sp, #48]
  a8:	ldr	x25, [sp, #32]
  ac:	ldp	x29, x30, [sp, #16]
  b0:	add	sp, sp, #0x60
  b4:	b	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  b8:	adrp	x0, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  bc:	adrp	x1, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  c0:	adrp	x3, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  dc:	adrp	x1, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  e0:	adrp	x3, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x220                 	// #544
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ICmpInst8AssertOKEv:

0000000000000000 <_ZN4llvm8ICmpInst8AssertOKEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrh	w8, [x0, #18]
   c:	and	w8, w8, #0x7fff
  10:	sub	w8, w8, #0x20
  14:	cmp	w8, #0xa
  18:	b.cs	7c <_ZN4llvm8ICmpInst8AssertOKEv+0x7c>  // b.hs, b.nlast
  1c:	ldur	x8, [x0, #-48]
  20:	ldur	x9, [x0, #-24]
  24:	ldr	x8, [x8]
  28:	ldr	x9, [x9]
  2c:	cmp	x8, x9
  30:	b.ne	9c <_ZN4llvm8ICmpInst8AssertOKEv+0x9c>  // b.any
  34:	ldrb	w9, [x8, #8]
  38:	cmp	w9, #0x10
  3c:	mov	w10, w9
  40:	b.ne	50 <_ZN4llvm8ICmpInst8AssertOKEv+0x50>  // b.any
  44:	ldr	x10, [x8, #16]
  48:	ldr	x10, [x10]
  4c:	ldrb	w10, [x10, #8]
  50:	cmp	w10, #0xb
  54:	b.eq	74 <_ZN4llvm8ICmpInst8AssertOKEv+0x74>  // b.none
  58:	cmp	w9, #0x10
  5c:	b.ne	6c <_ZN4llvm8ICmpInst8AssertOKEv+0x6c>  // b.any
  60:	ldr	x8, [x8, #16]
  64:	ldr	x8, [x8]
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0xf
  70:	b.ne	bc <_ZN4llvm8ICmpInst8AssertOKEv+0xbc>  // b.any
  74:	ldp	x29, x30, [sp], #16
  78:	ret
  7c:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  80:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  84:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x489                 	// #1161
  98:	bl	0 <__assert_fail>
  9c:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a0:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a4:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x48b                 	// #1163
  b8:	bl	0 <__assert_fail>
  bc:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c0:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c4:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x48f                 	// #1167
  d8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x35
  24:	b.ne	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x48>
  38:	ldur	x1, [x20, #-24]
  3c:	add	x0, x19, #0x10
  40:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  44:	tbnz	w0, #0, e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xe8>
  48:	ldur	x1, [x20, #-24]
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>
  58:	ldur	x1, [x20, #-48]
  5c:	add	x0, x19, #0x10
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0x1d
  74:	b.ne	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  a8:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xf0>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x1, [x8, #24]
  cc:	cbz	x1, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xdc>
  d0:	ldrb	w8, [x1, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
  dc:	add	x0, x19, #0x10
  e0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  e4:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xf0>
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x168>
  f0:	ldr	w8, [x20, #20]
  f4:	and	x8, x8, #0xfffffff
  f8:	cmp	w8, #0x1
  fc:	b.ls	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>  // b.plast
 100:	mov	w9, #0x18                  	// #24
 104:	mneg	x8, x8, x9
 108:	add	x8, x20, x8
 10c:	ldr	x1, [x8, #24]
 110:	cbz	x1, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x120>
 114:	ldrb	w8, [x1, #16]
 118:	cmp	w8, #0x11
 11c:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 128:	tbz	w0, #0, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>
 12c:	ldr	w8, [x20, #20]
 130:	and	x8, x8, #0xfffffff
 134:	cbz	w8, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>
 138:	mov	w9, #0x18                  	// #24
 13c:	mneg	x8, x8, x9
 140:	ldr	x1, [x20, x8]
 144:	cbz	x1, 154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x154>
 148:	ldrb	w8, [x1, #16]
 14c:	cmp	w8, #0x11
 150:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
 154:	add	x0, x19, #0x10
 158:	ldp	x20, x19, [sp, #16]
 15c:	ldp	x29, x30, [sp], #32
 160:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 164:	mov	w0, wzr
 168:	ldp	x20, x19, [sp, #16]
 16c:	ldp	x29, x30, [sp], #32
 170:	ret
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x4fa                 	// #1274
 190:	bl	0 <__assert_fail>
 194:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 198:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 19c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x134                 	// #308
 1b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x19
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x1a
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x19
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x1a
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	74 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x74>  // b.none
  20:	cmp	w8, #0x27
  24:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>  // b.any
  28:	ldur	x8, [x20, #-48]
  2c:	cbz	x8, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x178>
  30:	ldrb	w9, [x8, #16]
  34:	cmp	w9, #0xd
  38:	b.ne	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x100>  // b.any
  3c:	add	x0, x8, #0x18
  40:	mov	x1, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  48:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf0>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x69                  	// #105
  70:	bl	0 <__assert_fail>
  74:	ldrh	w8, [x20, #18]
  78:	cmp	w8, #0xf
  7c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>  // b.any
  80:	ldr	w8, [x20, #20]
  84:	and	x8, x8, #0xfffffff
  88:	cbz	w8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x198>
  8c:	mov	w9, #0x18                  	// #24
  90:	mneg	x8, x8, x9
  94:	ldr	x0, [x20, x8]
  98:	cbz	x0, 1d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1d8>
  9c:	ldrb	w8, [x0, #16]
  a0:	cmp	w8, #0x11
  a4:	b.cs	1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1b8>  // b.hs, b.nlast
  a8:	cmp	w8, #0xd
  ac:	b.ne	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x140>  // b.any
  b0:	add	x0, x0, #0x18
  b4:	mov	x1, x19
  b8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  bc:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>
  c0:	ldr	w8, [x20, #20]
  c4:	and	x8, x8, #0xfffffff
  c8:	cmp	w8, #0x1
  cc:	b.ls	198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x198>  // b.plast
  d0:	mov	w9, #0x18                  	// #24
  d4:	mneg	x8, x8, x9
  d8:	add	x8, x20, x8
  dc:	ldr	x8, [x8, #24]
  e0:	cbz	x8, 1f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1f8>
  e4:	ldrb	w9, [x8, #16]
  e8:	cmp	w9, #0x11
  ec:	b.cs	1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1b8>  // b.hs, b.nlast
  f0:	ldr	x9, [x19, #16]
  f4:	mov	w0, #0x1                   	// #1
  f8:	str	x8, [x9]
  fc:	b	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x16c>
 100:	cmp	w9, #0x10
 104:	mov	w0, wzr
 108:	b.hi	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x16c>  // b.pmore
 10c:	ldr	x9, [x8]
 110:	ldrb	w9, [x9, #8]
 114:	cmp	w9, #0x10
 118:	b.ne	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x16c>  // b.any
 11c:	mov	x0, x8
 120:	mov	w1, wzr
 124:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 128:	cbz	x0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x16c>
 12c:	ldrb	w9, [x0, #16]
 130:	mov	x8, x0
 134:	cmp	w9, #0xd
 138:	b.eq	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x3c>  // b.none
 13c:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>
 140:	ldr	x8, [x0]
 144:	ldrb	w8, [x8, #8]
 148:	cmp	w8, #0x10
 14c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>  // b.any
 150:	mov	w1, wzr
 154:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 158:	cbz	x0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x16c>
 15c:	ldrb	w8, [x0, #16]
 160:	cmp	w8, #0xd
 164:	b.eq	b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xb0>  // b.none
 168:	mov	w0, wzr
 16c:	ldp	x20, x19, [sp, #16]
 170:	ldp	x29, x30, [sp], #32
 174:	ret
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x69                  	// #105
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x4fa                 	// #1274
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x134                 	// #308
 1d4:	bl	0 <__assert_fail>
 1d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1e4:	add	x0, x0, #0x0
 1e8:	add	x1, x1, #0x0
 1ec:	add	x3, x3, #0x0
 1f0:	mov	w2, #0x69                  	// #105
 1f4:	bl	0 <__assert_fail>
 1f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 200:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 204:	add	x0, x0, #0x0
 208:	add	x1, x1, #0x0
 20c:	add	x3, x3, #0x0
 210:	mov	w2, #0x69                  	// #105
 214:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	74 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x74>  // b.none
  20:	cmp	w8, #0x27
  24:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.any
  28:	ldur	x8, [x20, #-48]
  2c:	cbz	x8, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x178>
  30:	ldrb	w9, [x8, #16]
  34:	cmp	w9, #0xd
  38:	b.ne	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x100>  // b.any
  3c:	add	x0, x8, #0x18
  40:	mov	x1, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  48:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x69                  	// #105
  70:	bl	0 <__assert_fail>
  74:	ldrh	w8, [x20, #18]
  78:	cmp	w8, #0xf
  7c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.any
  80:	ldr	w8, [x20, #20]
  84:	and	x8, x8, #0xfffffff
  88:	cbz	w8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x198>
  8c:	mov	w9, #0x18                  	// #24
  90:	mneg	x8, x8, x9
  94:	ldr	x0, [x20, x8]
  98:	cbz	x0, 1d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1d8>
  9c:	ldrb	w8, [x0, #16]
  a0:	cmp	w8, #0x11
  a4:	b.cs	1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1b8>  // b.hs, b.nlast
  a8:	cmp	w8, #0xd
  ac:	b.ne	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x140>  // b.any
  b0:	add	x0, x0, #0x18
  b4:	mov	x1, x19
  b8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  c0:	ldr	w8, [x20, #20]
  c4:	and	x8, x8, #0xfffffff
  c8:	cmp	w8, #0x1
  cc:	b.ls	198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x198>  // b.plast
  d0:	mov	w9, #0x18                  	// #24
  d4:	mneg	x8, x8, x9
  d8:	add	x8, x20, x8
  dc:	ldr	x8, [x8, #24]
  e0:	cbz	x8, 1f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1f8>
  e4:	ldrb	w9, [x8, #16]
  e8:	cmp	w9, #0x11
  ec:	b.cs	1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1b8>  // b.hs, b.nlast
  f0:	ldr	x9, [x19, #16]
  f4:	mov	w0, #0x1                   	// #1
  f8:	str	x8, [x9]
  fc:	b	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x16c>
 100:	cmp	w9, #0x10
 104:	mov	w0, wzr
 108:	b.hi	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x16c>  // b.pmore
 10c:	ldr	x9, [x8]
 110:	ldrb	w9, [x9, #8]
 114:	cmp	w9, #0x10
 118:	b.ne	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x16c>  // b.any
 11c:	mov	x0, x8
 120:	mov	w1, wzr
 124:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 128:	cbz	x0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x16c>
 12c:	ldrb	w9, [x0, #16]
 130:	mov	x8, x0
 134:	cmp	w9, #0xd
 138:	b.eq	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x3c>  // b.none
 13c:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
 140:	ldr	x8, [x0]
 144:	ldrb	w8, [x8, #8]
 148:	cmp	w8, #0x10
 14c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.any
 150:	mov	w1, wzr
 154:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 158:	cbz	x0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x16c>
 15c:	ldrb	w8, [x0, #16]
 160:	cmp	w8, #0xd
 164:	b.eq	b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xb0>  // b.none
 168:	mov	w0, wzr
 16c:	ldp	x20, x19, [sp, #16]
 170:	ldp	x29, x30, [sp], #32
 174:	ret
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x69                  	// #105
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x4fa                 	// #1274
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x134                 	// #308
 1d4:	bl	0 <__assert_fail>
 1d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1e4:	add	x0, x0, #0x0
 1e8:	add	x1, x1, #0x0
 1ec:	add	x3, x3, #0x0
 1f0:	mov	w2, #0x69                  	// #105
 1f4:	bl	0 <__assert_fail>
 1f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 200:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 204:	add	x0, x0, #0x0
 208:	add	x1, x1, #0x0
 20c:	add	x3, x3, #0x0
 210:	mov	w2, #0x69                  	// #105
 214:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APInt11isSameValueERKS0_S2_:

0000000000000000 <_ZN4llvm5APInt11isSameValueERKS0_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x1
  14:	ldr	w1, [x0, #8]
  18:	ldr	w9, [x19, #8]
  1c:	mov	x20, x0
  20:	cmp	w1, w9
  24:	b.ne	38 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x38>  // b.any
  28:	cmp	w1, #0x40
  2c:	b.hi	6c <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x6c>  // b.pmore
  30:	ldr	x8, [x20]
  34:	b	ac <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xac>
  38:	mov	x8, sp
  3c:	b.ls	84 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x84>  // b.plast
  40:	mov	x0, x19
  44:	bl	0 <_ZNK4llvm5APInt4zextEj>
  48:	ldr	w8, [x20, #8]
  4c:	ldr	w9, [sp, #8]
  50:	cmp	w8, w9
  54:	b.ne	fc <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xfc>  // b.any
  58:	cmp	w8, #0x40
  5c:	b.hi	bc <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xbc>  // b.pmore
  60:	ldr	x8, [x20]
  64:	ldr	x9, [sp]
  68:	b	b0 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xb0>
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x30
  80:	b	0 <_ZNK4llvm5APInt13EqualSlowCaseERKS0_>
  84:	mov	x0, x20
  88:	mov	w1, w9
  8c:	bl	0 <_ZNK4llvm5APInt4zextEj>
  90:	ldr	w8, [sp, #8]
  94:	ldr	w9, [x19, #8]
  98:	cmp	w8, w9
  9c:	b.ne	fc <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xfc>  // b.any
  a0:	cmp	w8, #0x40
  a4:	b.hi	c8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xc8>  // b.pmore
  a8:	ldr	x8, [sp]
  ac:	ldr	x9, [x19]
  b0:	cmp	x8, x9
  b4:	cset	w19, eq  // eq = none
  b8:	b	e8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xe8>
  bc:	mov	x1, sp
  c0:	mov	x0, x20
  c4:	b	d0 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xd0>
  c8:	mov	x0, sp
  cc:	mov	x1, x19
  d0:	bl	0 <_ZNK4llvm5APInt13EqualSlowCaseERKS0_>
  d4:	ldr	x8, [sp]
  d8:	mov	w19, w0
  dc:	cbz	x8, e8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xe8>
  e0:	mov	x0, x8
  e4:	bl	0 <_ZdaPv>
  e8:	and	w0, w19, #0x1
  ec:	ldp	x20, x19, [sp, #32]
  f0:	ldp	x29, x30, [sp, #16]
  f4:	add	sp, sp, #0x30
  f8:	ret
  fc:	adrp	x0, 0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
 100:	adrp	x1, 0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
 104:	adrp	x3, 0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x47f                 	// #1151
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x35
  24:	b.ne	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x48>
  38:	ldur	x1, [x20, #-24]
  3c:	add	x0, x19, #0x10
  40:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  44:	tbnz	w0, #0, e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xe8>
  48:	ldur	x1, [x20, #-24]
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>
  58:	ldur	x1, [x20, #-48]
  5c:	add	x0, x19, #0x10
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0x1d
  74:	b.ne	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  a8:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xf0>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x1, [x8, #24]
  cc:	cbz	x1, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xdc>
  d0:	ldrb	w8, [x1, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
  dc:	add	x0, x19, #0x10
  e0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  e4:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xf0>
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x168>
  f0:	ldr	w8, [x20, #20]
  f4:	and	x8, x8, #0xfffffff
  f8:	cmp	w8, #0x1
  fc:	b.ls	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>  // b.plast
 100:	mov	w9, #0x18                  	// #24
 104:	mneg	x8, x8, x9
 108:	add	x8, x20, x8
 10c:	ldr	x1, [x8, #24]
 110:	cbz	x1, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x120>
 114:	ldrb	w8, [x1, #16]
 118:	cmp	w8, #0x11
 11c:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 128:	tbz	w0, #0, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>
 12c:	ldr	w8, [x20, #20]
 130:	and	x8, x8, #0xfffffff
 134:	cbz	w8, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x174>
 138:	mov	w9, #0x18                  	// #24
 13c:	mneg	x8, x8, x9
 140:	ldr	x1, [x20, x8]
 144:	cbz	x1, 154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x154>
 148:	ldrb	w8, [x1, #16]
 14c:	cmp	w8, #0x11
 150:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
 154:	add	x0, x19, #0x10
 158:	ldp	x20, x19, [sp, #16]
 15c:	ldp	x29, x30, [sp], #32
 160:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 164:	mov	w0, wzr
 168:	ldp	x20, x19, [sp, #16]
 16c:	ldp	x29, x30, [sp], #32
 170:	ret
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x4fa                 	// #1274
 190:	bl	0 <__assert_fail>
 194:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 198:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 19c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x134                 	// #308
 1b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x19
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x19
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, e4 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xe4>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x20, x1
  1c:	cmp	w8, #0x1a
  20:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  24:	ldr	w8, [x20, #20]
  28:	and	w8, w8, #0xfffffff
  2c:	cmp	w8, #0x3
  30:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  34:	ldur	x21, [x20, #-72]
  38:	cbz	x21, 104 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x104>
  3c:	ldrb	w8, [x21, #16]
  40:	cmp	w8, #0x4d
  44:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  48:	ldur	x8, [x21, #-48]
  4c:	ldr	x9, [x0, #8]
  50:	mov	x19, x0
  54:	cmp	x9, x8
  58:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  5c:	ldur	x1, [x21, #-24]
  60:	add	x0, x19, #0x10
  64:	bl	0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  68:	tbz	w0, #0, 9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>
  6c:	ldrh	w8, [x21, #18]
  70:	ldr	x9, [x19]
  74:	and	w8, w8, #0x7fff
  78:	str	w8, [x9]
  7c:	ldur	x8, [x20, #-24]
  80:	cbz	x8, 124 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x124>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x12
  8c:	b.ne	144 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x144>  // b.any
  90:	ldr	x9, [x19, #24]
  94:	cmp	x9, x8
  98:	b.eq	b0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xb0>  // b.none
  9c:	mov	w0, wzr
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldr	x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret
  b0:	ldr	w8, [x20, #20]
  b4:	and	w8, w8, #0xfffffff
  b8:	cmp	w8, #0x3
  bc:	b.ne	164 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x164>  // b.any
  c0:	ldur	x8, [x20, #-48]
  c4:	cbz	x8, 124 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x124>
  c8:	ldrb	w9, [x8, #16]
  cc:	cmp	w9, #0x12
  d0:	b.ne	144 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x144>  // b.any
  d4:	ldr	x9, [x19, #32]
  d8:	cmp	x9, x8
  dc:	cset	w0, eq  // eq = none
  e0:	b	a0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xa0>
  e4:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  e8:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  ec:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x69                  	// #105
 100:	bl	0 <__assert_fail>
 104:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 108:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 10c:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 110:	add	x0, x0, #0x0
 114:	add	x1, x1, #0x0
 118:	add	x3, x3, #0x0
 11c:	mov	w2, #0x69                  	// #105
 120:	bl	0 <__assert_fail>
 124:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 128:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 12c:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 130:	add	x0, x0, #0x0
 134:	add	x1, x1, #0x0
 138:	add	x3, x3, #0x0
 13c:	mov	w2, #0x69                  	// #105
 140:	bl	0 <__assert_fail>
 144:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 148:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 14c:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x134                 	// #308
 160:	bl	0 <__assert_fail>
 164:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 168:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 16c:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 170:	add	x0, x0, #0x0
 174:	add	x1, x1, #0x0
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0xc03                 	// #3075
 180:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x144>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x19, x1
  1c:	cmp	w8, #0xd
  20:	b.ne	44 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x44>  // b.any
  24:	ldr	w20, [x19, #32]
  28:	add	x0, x19, #0x18
  2c:	cmp	w20, #0x40
  30:	b.hi	64 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x64>  // b.pmore
  34:	ldr	x8, [x0]
  38:	cmp	x8, #0x0
  3c:	cset	w22, eq  // eq = none
  40:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>
  44:	ldr	x9, [x19]
  48:	ldrb	w9, [x9, #8]
  4c:	cmp	w9, #0x10
  50:	b.ne	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
  54:	cmp	w8, #0x10
  58:	b.ls	84 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x84>  // b.plast
  5c:	mov	w22, wzr
  60:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>
  64:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  68:	cmp	w0, w20
  6c:	cset	w22, eq  // eq = none
  70:	and	w0, w22, #0x1
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x22, x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	mov	x0, x19
  88:	mov	w1, wzr
  8c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  90:	cbz	x0, c0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xc0>
  94:	ldrb	w8, [x0, #16]
  98:	cmp	w8, #0xd
  9c:	b.ne	c0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xc0>  // b.any
  a0:	ldr	w19, [x0, #32]
  a4:	add	x0, x0, #0x18
  a8:	cmp	w19, #0x40
  ac:	b.ls	34 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x34>  // b.plast
  b0:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  b4:	cmp	w0, w19
  b8:	cset	w22, eq  // eq = none
  bc:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>
  c0:	ldr	x8, [x19]
  c4:	cbz	x8, 164 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x164>
  c8:	ldrb	w9, [x8, #8]
  cc:	cmp	w9, #0x10
  d0:	b.ne	184 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x184>  // b.any
  d4:	ldr	w21, [x8, #32]
  d8:	cbz	w21, 1a4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x1a4>
  dc:	mov	w20, wzr
  e0:	mov	w22, wzr
  e4:	b	104 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x104>
  e8:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  ec:	cmp	w0, w22
  f0:	b.ne	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
  f4:	mov	w22, #0x1                   	// #1
  f8:	add	w20, w20, #0x1
  fc:	cmp	w21, w20
 100:	b.eq	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>  // b.none
 104:	mov	x0, x19
 108:	mov	w1, w20
 10c:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
 110:	cbz	x0, 5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>
 114:	ldrb	w8, [x0, #16]
 118:	cmp	w8, #0x9
 11c:	b.eq	f8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xf8>  // b.none
 120:	cmp	w8, #0xd
 124:	b.ne	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
 128:	ldr	w22, [x0, #32]
 12c:	add	x0, x0, #0x18
 130:	cmp	w22, #0x40
 134:	b.hi	e8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xe8>  // b.pmore
 138:	ldr	x8, [x0]
 13c:	cbz	x8, f4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xf4>
 140:	b	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>
 144:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 148:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 14c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x69                  	// #105
 160:	bl	0 <__assert_fail>
 164:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 168:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 16c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 170:	add	x0, x0, #0x0
 174:	add	x1, x1, #0x0
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x69                  	// #105
 180:	bl	0 <__assert_fail>
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x108                 	// #264
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0xeb                  	// #235
 1c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	add	x8, x1, #0x28
  10:	cmp	x8, x2
  14:	stp	x1, x2, [x0, #8]
  18:	b.eq	98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x98>  // b.none
  1c:	ldrb	w8, [x2]
  20:	tbnz	w8, #2, a4 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0xa4>
  24:	sub	x8, x2, #0x18
  28:	cmp	x2, #0x0
  2c:	csel	x8, xzr, x8, eq  // eq = none
  30:	ldr	x1, [x8, #48]
  34:	mov	x19, x0
  38:	str	x1, [x29, #24]
  3c:	cbz	x1, 4c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x4c>
  40:	add	x0, x29, #0x18
  44:	mov	w2, #0x2                   	// #2
  48:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  4c:	add	x8, x29, #0x18
  50:	cmp	x19, x8
  54:	b.eq	88 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x88>  // b.none
  58:	ldr	x1, [x19]
  5c:	cbz	x1, 68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x68>
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  68:	ldr	x1, [x29, #24]
  6c:	str	x1, [x19]
  70:	cbz	x1, 8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x8c>
  74:	add	x0, x29, #0x18
  78:	mov	x2, x19
  7c:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  80:	str	xzr, [x29, #24]
  84:	b	98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x98>
  88:	ldr	x1, [x29, #24]
  8c:	cbz	x1, 98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x98>
  90:	add	x0, x29, #0x18
  94:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	ret
  a4:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  a8:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  ac:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x8b                  	// #139
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x5
  1c:	mov	x8, x4
  20:	ldp	x4, x5, [x0, #48]
  24:	mov	x21, x6
  28:	mov	x20, x0
  2c:	mov	w9, #0x101                 	// #257
  30:	add	x6, sp, #0x8
  34:	mov	x0, x1
  38:	mov	x1, x2
  3c:	mov	x2, x3
  40:	mov	x3, x8
  44:	mov	x7, xzr
  48:	stp	xzr, xzr, [sp, #8]
  4c:	strh	w9, [sp, #24]
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  54:	ldrb	w8, [x20, #44]
  58:	mov	x22, x0
  5c:	cbz	w8, 84 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x84>
  60:	add	x0, x22, #0x38
  64:	mov	w1, #0xffffffff            	// #-1
  68:	mov	w2, #0x39                  	// #57
  6c:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  70:	tbnz	w0, #0, 84 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x84>
  74:	mov	w1, #0x39                  	// #57
  78:	mov	x0, x22
  7c:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>
  80:	tbz	w0, #0, 188 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x188>
  84:	cbz	x22, 1b4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x1b4>
  88:	ldrb	w9, [x22, #16]
  8c:	subs	w8, w9, #0x18
  90:	b.cs	a0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xa0>  // b.hs, b.nlast
  94:	cmp	w9, #0x5
  98:	b.ne	f0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xf0>  // b.any
  9c:	ldrh	w8, [x22, #18]
  a0:	cmp	w8, #0x39
  a4:	b.hi	f0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xf0>  // b.pmore
  a8:	mov	x10, #0x5000                	// #20480
  ac:	mov	w9, #0x1                   	// #1
  b0:	movk	x10, #0x125, lsl #16
  b4:	lsl	x9, x9, x8
  b8:	movk	x10, #0x40, lsl #48
  bc:	tst	x9, x10
  c0:	b.eq	118 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x118>  // b.none
  c4:	ldr	w23, [x20, #40]
  c8:	cbnz	x21, d4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xd4>
  cc:	ldr	x21, [x20, #32]
  d0:	cbz	x21, e4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xe4>
  d4:	mov	w1, #0x3                   	// #3
  d8:	mov	x0, x22
  dc:	mov	x2, x21
  e0:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  e4:	mov	x0, x22
  e8:	mov	x1, x23
  ec:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  f0:	mov	x0, x20
  f4:	mov	x1, x22
  f8:	mov	x2, x19
  fc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 100:	ldp	x20, x19, [sp, #80]
 104:	ldp	x22, x21, [sp, #64]
 108:	ldr	x23, [sp, #48]
 10c:	ldp	x29, x30, [sp, #32]
 110:	add	sp, sp, #0x60
 114:	ret
 118:	mov	w9, #0x1                   	// #1
 11c:	lsl	x8, x9, x8
 120:	tst	x8, #0x380000000000000
 124:	b.eq	f0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xf0>  // b.none
 128:	ldr	x8, [x22]
 12c:	cbz	x8, 144 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x144>
 130:	ldrb	w9, [x8, #8]
 134:	cmp	w9, #0xe
 138:	b.ne	164 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x164>  // b.any
 13c:	ldr	x8, [x8, #24]
 140:	cbnz	x8, 130 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x130>
 144:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 148:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 14c:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x69                  	// #105
 160:	bl	0 <__assert_fail>
 164:	cmp	w9, #0x10
 168:	b.ne	178 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x178>  // b.any
 16c:	ldr	x8, [x8, #16]
 170:	ldr	x8, [x8]
 174:	ldrb	w9, [x8, #8]
 178:	sub	w8, w9, #0x1
 17c:	cmp	w8, #0x5
 180:	b.ls	c4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xc4>  // b.plast
 184:	b	f0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xf0>
 188:	ldr	x8, [x22, #56]
 18c:	mov	x0, x22
 190:	str	x8, [sp, #8]
 194:	bl	0 <_ZNK4llvm5Value10getContextEv>
 198:	mov	x1, x0
 19c:	add	x0, sp, #0x8
 1a0:	mov	w2, #0xffffffff            	// #-1
 1a4:	mov	w3, #0x39                  	// #57
 1a8:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
 1ac:	str	x0, [x22, #56]
 1b0:	b	88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x88>
 1b4:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 1b8:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 1bc:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x69                  	// #105
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	mov	w8, #0x38                  	// #56
  24:	mov	x26, x7
  28:	mov	x20, x5
  2c:	mov	x21, x4
  30:	mov	x22, x3
  34:	mov	x23, x2
  38:	mov	x24, x1
  3c:	mov	x25, x0
  40:	madd	x28, x5, x8, x4
  44:	str	x6, [sp, #8]
  48:	cbz	x5, 6c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x6c>
  4c:	mov	w8, #0x38                  	// #56
  50:	mul	x8, x20, x8
  54:	sub	x8, x8, #0x38
  58:	cmp	x8, #0x70
  5c:	b.cs	74 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x74>  // b.hs, b.nlast
  60:	mov	w9, wzr
  64:	mov	x8, x21
  68:	b	e4 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xe4>
  6c:	mov	w9, wzr
  70:	b	100 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x100>
  74:	mov	x11, #0x2493                	// #9363
  78:	movk	x11, #0x9249, lsl #16
  7c:	movk	x11, #0x4924, lsl #32
  80:	lsr	x8, x8, #3
  84:	movk	x11, #0x2492, lsl #48
  88:	umulh	x8, x8, x11
  8c:	add	x11, x8, #0x1
  90:	mov	w13, #0x38                  	// #56
  94:	and	x12, x11, #0xffffffffffffffe
  98:	mov	w9, wzr
  9c:	mov	w10, wzr
  a0:	madd	x8, x12, x13, x21
  a4:	add	x13, x21, #0x60
  a8:	mov	x14, x12
  ac:	ldp	x18, x15, [x13, #-8]
  b0:	ldp	x17, x16, [x13, #-64]
  b4:	subs	x14, x14, #0x2
  b8:	add	x13, x13, #0x70
  bc:	sub	x15, x15, x18
  c0:	sub	x16, x16, x17
  c4:	lsr	x16, x16, #3
  c8:	lsr	x15, x15, #3
  cc:	add	w9, w9, w16
  d0:	add	w10, w10, w15
  d4:	b.ne	ac <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xac>  // b.any
  d8:	cmp	x11, x12
  dc:	add	w9, w10, w9
  e0:	b.eq	100 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x100>  // b.none
  e4:	ldp	x11, x10, [x8, #32]
  e8:	add	x8, x8, #0x38
  ec:	cmp	x28, x8
  f0:	sub	x10, x10, x11
  f4:	lsr	x10, x10, #3
  f8:	add	w9, w9, w10
  fc:	b.ne	e4 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xe4>  // b.any
 100:	add	w19, w22, #0x1
 104:	add	w1, w9, w19
 108:	lsl	w2, w20, #4
 10c:	mov	w0, #0x48                  	// #72
 110:	bl	0 <_ZN4llvm4UsernwEmjj>
 114:	ldr	x8, [x25, #16]
 118:	mov	x27, x0
 11c:	ldr	x1, [x8]
 120:	cbz	x20, 144 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x144>
 124:	mov	w8, #0x38                  	// #56
 128:	mul	x8, x20, x8
 12c:	sub	x8, x8, #0x38
 130:	cmp	x8, #0x70
 134:	b.cs	150 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x150>  // b.hs, b.nlast
 138:	mov	w9, wzr
 13c:	mov	x8, x21
 140:	b	1c0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x1c0>
 144:	mov	w10, wzr
 148:	mov	x8, x22
 14c:	b	28c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x28c>
 150:	mov	x11, #0x2493                	// #9363
 154:	movk	x11, #0x9249, lsl #16
 158:	movk	x11, #0x4924, lsl #32
 15c:	lsr	x8, x8, #3
 160:	movk	x11, #0x2492, lsl #48
 164:	umulh	x8, x8, x11
 168:	add	x11, x8, #0x1
 16c:	mov	w13, #0x38                  	// #56
 170:	and	x12, x11, #0xffffffffffffffe
 174:	mov	w9, wzr
 178:	mov	w10, wzr
 17c:	madd	x8, x12, x13, x21
 180:	add	x13, x21, #0x60
 184:	mov	x14, x12
 188:	ldp	x18, x15, [x13, #-8]
 18c:	ldp	x17, x16, [x13, #-64]
 190:	subs	x14, x14, #0x2
 194:	add	x13, x13, #0x70
 198:	sub	x15, x15, x18
 19c:	sub	x16, x16, x17
 1a0:	lsr	x16, x16, #3
 1a4:	lsr	x15, x15, #3
 1a8:	add	w9, w9, w16
 1ac:	add	w10, w10, w15
 1b0:	b.ne	188 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x188>  // b.any
 1b4:	cmp	x11, x12
 1b8:	add	w9, w10, w9
 1bc:	b.eq	1dc <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x1dc>  // b.none
 1c0:	ldp	x11, x10, [x8, #32]
 1c4:	add	x8, x8, #0x38
 1c8:	cmp	x28, x8
 1cc:	sub	x10, x10, x11
 1d0:	lsr	x10, x10, #3
 1d4:	add	w9, w9, w10
 1d8:	b.ne	1c0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x1c0>  // b.any
 1dc:	mov	w8, #0x38                  	// #56
 1e0:	mul	x8, x20, x8
 1e4:	sub	x12, x8, #0x38
 1e8:	cmp	x12, #0x70
 1ec:	mov	w8, w9
 1f0:	mov	w10, wzr
 1f4:	b.cs	200 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x200>  // b.hs, b.nlast
 1f8:	mov	x9, x21
 1fc:	b	26c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x26c>
 200:	lsr	x9, x12, #3
 204:	mov	x12, #0x2493                	// #9363
 208:	movk	x12, #0x9249, lsl #16
 20c:	movk	x12, #0x4924, lsl #32
 210:	movk	x12, #0x2492, lsl #48
 214:	umulh	x9, x9, x12
 218:	add	x12, x9, #0x1
 21c:	mov	w14, #0x38                  	// #56
 220:	and	x13, x12, #0xffffffffffffffe
 224:	mov	w11, wzr
 228:	madd	x9, x13, x14, x21
 22c:	add	x14, x21, #0x60
 230:	mov	x15, x13
 234:	ldp	x0, x16, [x14, #-8]
 238:	ldp	x18, x17, [x14, #-64]
 23c:	subs	x15, x15, #0x2
 240:	add	x14, x14, #0x70
 244:	sub	x16, x16, x0
 248:	sub	x17, x17, x18
 24c:	lsr	x17, x17, #3
 250:	lsr	x16, x16, #3
 254:	add	w10, w10, w17
 258:	add	w11, w11, w16
 25c:	b.ne	234 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x234>  // b.any
 260:	cmp	x12, x13
 264:	add	w10, w11, w10
 268:	b.eq	288 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x288>  // b.none
 26c:	ldp	x12, x11, [x9, #32]
 270:	add	x9, x9, #0x38
 274:	cmp	x28, x9
 278:	sub	x11, x11, x12
 27c:	lsr	x11, x11, #3
 280:	add	w10, w10, w11
 284:	b.ne	26c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x26c>  // b.any
 288:	add	x8, x22, x8
 28c:	mvn	x8, x8
 290:	mov	w9, #0x18                  	// #24
 294:	madd	x3, x8, x9, x27
 298:	add	w4, w10, w19
 29c:	mov	w2, #0x38                  	// #56
 2a0:	mov	x0, x27
 2a4:	mov	x5, x26
 2a8:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
 2ac:	ldr	x7, [sp, #8]
 2b0:	mov	x0, x27
 2b4:	mov	x1, x25
 2b8:	mov	x2, x24
 2bc:	mov	x3, x23
 2c0:	mov	x4, x22
 2c4:	mov	x5, x21
 2c8:	mov	x6, x20
 2cc:	str	xzr, [x27, #56]
 2d0:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
 2d4:	mov	x0, x27
 2d8:	ldp	x20, x19, [sp, #96]
 2dc:	ldp	x22, x21, [sp, #80]
 2e0:	ldp	x24, x23, [sp, #64]
 2e4:	ldp	x26, x25, [sp, #48]
 2e8:	ldp	x28, x27, [sp, #32]
 2ec:	ldp	x29, x30, [sp, #16]
 2f0:	add	sp, sp, #0x70
 2f4:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x29
  20:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x118>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x138>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xf0>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xc8>  // b.plast
  50:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x11
  5c:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x198>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x178>  // b.hs, b.nlast
  88:	ldr	x9, [x19]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x0, [x8, #24]
  b0:	cbz	x0, 1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x1b8>
  b4:	ldrb	w8, [x0, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x178>  // b.hs, b.nlast
  c0:	cmp	w8, #0xd
  c4:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xf0>  // b.none
  c8:	ldr	x8, [x0]
  cc:	ldrb	w8, [x8, #8]
  d0:	cmp	w8, #0x10
  d4:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  d8:	mov	w1, wzr
  dc:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e0:	cbz	x0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>
  e4:	ldrb	w8, [x0, #16]
  e8:	cmp	w8, #0xd
  ec:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  f0:	add	x0, x0, #0x18
  f4:	add	x1, x19, #0x8
  f8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  fc:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x108>
 100:	mov	w0, #0x1                   	// #1
 104:	b	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x10c>
 108:	mov	w0, wzr
 10c:	ldr	x19, [sp, #16]
 110:	ldp	x29, x30, [sp], #32
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x69                  	// #105
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x4fa                 	// #1274
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x134                 	// #308
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x69                  	// #105
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x69                  	// #105
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.none
  4c:	cmp	w8, #0x10
  50:	b.ls	d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xd0>  // b.plast
  54:	b	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0x1c
  60:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x120>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x140>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  94:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x0, [x8, #24]
  b8:	cbz	x0, 180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x180>
  bc:	ldrb	w8, [x0, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x140>  // b.hs, b.nlast
  c8:	cmp	w8, #0xd
  cc:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.none
  d0:	ldr	x8, [x0]
  d4:	ldrb	w8, [x8, #8]
  d8:	cmp	w8, #0x10
  dc:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  e0:	mov	w1, wzr
  e4:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e8:	cbz	x0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  ec:	ldrb	w8, [x0, #16]
  f0:	cmp	w8, #0xd
  f4:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  f8:	add	x0, x0, #0x18
  fc:	add	x1, x19, #0x20
 100:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
 108:	mov	w0, #0x1                   	// #1
 10c:	b	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x114>
 110:	mov	w0, wzr
 114:	ldp	x20, x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #32
 11c:	ret
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x134                 	// #308
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x69                  	// #105
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x69                  	// #105
 19c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x68>  // b.none
  20:	cmp	w8, #0x25
  24:	b.ne	15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x15c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  34:	ldur	x1, [x20, #-24]
  38:	tbz	w0, #0, 4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x4c>
  3c:	ldr	x8, [x19, #24]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x1
  48:	b.eq	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xe8>  // b.none
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x15c>
  58:	ldr	x8, [x19, #24]
  5c:	ldur	x9, [x20, #-48]
  60:	ldr	x8, [x8]
  64:	b	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x150>
  68:	ldrh	w8, [x20, #18]
  6c:	cmp	w8, #0xd
  70:	b.ne	15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x15c>  // b.any
  74:	ldr	w8, [x20, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x1, [x20, x8]
  8c:	cbz	x1, 9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x9c>
  90:	ldrb	w8, [x1, #16]
  94:	cmp	w8, #0x11
  98:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x18c>  // b.hs, b.nlast
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  a4:	ldr	w8, [x20, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xf0>
  b4:	b.ls	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>  // b.plast
  b8:	mov	w9, #0x18                  	// #24
  bc:	mneg	x9, x8, x9
  c0:	add	x9, x20, x9
  c4:	ldr	x9, [x9, #24]
  c8:	cbz	x9, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xd8>
  cc:	ldrb	w10, [x9, #16]
  d0:	cmp	w10, #0x11
  d4:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x18c>  // b.hs, b.nlast
  d8:	ldr	x10, [x19, #24]
  dc:	ldr	x10, [x10]
  e0:	cmp	x9, x10
  e4:	b.ne	f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xf4>  // b.any
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x160>
  f0:	b.ls	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>  // b.plast
  f4:	mov	w9, #0x18                  	// #24
  f8:	mneg	x8, x8, x9
  fc:	add	x8, x20, x8
 100:	ldr	x1, [x8, #24]
 104:	cbz	x1, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x114>
 108:	ldrb	w8, [x1, #16]
 10c:	cmp	w8, #0x11
 110:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x18c>  // b.hs, b.nlast
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 11c:	tbz	w0, #0, 15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x15c>
 120:	ldr	w8, [x20, #20]
 124:	and	x8, x8, #0xfffffff
 128:	cbz	w8, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>
 12c:	mov	w9, #0x18                  	// #24
 130:	mneg	x8, x8, x9
 134:	ldr	x8, [x20, x8]
 138:	cbz	x8, 148 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x148>
 13c:	ldrb	w9, [x8, #16]
 140:	cmp	w9, #0x11
 144:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x18c>  // b.hs, b.nlast
 148:	ldr	x9, [x19, #24]
 14c:	ldr	x9, [x9]
 150:	cmp	x8, x9
 154:	cset	w0, eq  // eq = none
 158:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x160>
 15c:	mov	w0, wzr
 160:	ldp	x20, x19, [sp, #16]
 164:	ldp	x29, x30, [sp], #32
 168:	ret
 16c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 170:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 174:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x4fa                 	// #1274
 188:	bl	0 <__assert_fail>
 18c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 190:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x134                 	// #308
 1a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x68>  // b.none
  20:	cmp	w8, #0x25
  24:	b.ne	15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x15c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  34:	ldur	x1, [x20, #-24]
  38:	tbz	w0, #0, 4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x4c>
  3c:	ldr	x8, [x19, #24]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x1
  48:	b.eq	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xe8>  // b.none
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  54:	tbz	w0, #0, 15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x15c>
  58:	ldr	x8, [x19, #24]
  5c:	ldur	x9, [x20, #-48]
  60:	ldr	x8, [x8]
  64:	b	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x150>
  68:	ldrh	w8, [x20, #18]
  6c:	cmp	w8, #0xd
  70:	b.ne	15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x15c>  // b.any
  74:	ldr	w8, [x20, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x1, [x20, x8]
  8c:	cbz	x1, 9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x9c>
  90:	ldrb	w8, [x1, #16]
  94:	cmp	w8, #0x11
  98:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x18c>  // b.hs, b.nlast
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  a4:	ldr	w8, [x20, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xf0>
  b4:	b.ls	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>  // b.plast
  b8:	mov	w9, #0x18                  	// #24
  bc:	mneg	x9, x8, x9
  c0:	add	x9, x20, x9
  c4:	ldr	x9, [x9, #24]
  c8:	cbz	x9, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xd8>
  cc:	ldrb	w10, [x9, #16]
  d0:	cmp	w10, #0x11
  d4:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x18c>  // b.hs, b.nlast
  d8:	ldr	x10, [x19, #24]
  dc:	ldr	x10, [x10]
  e0:	cmp	x9, x10
  e4:	b.ne	f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xf4>  // b.any
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x160>
  f0:	b.ls	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>  // b.plast
  f4:	mov	w9, #0x18                  	// #24
  f8:	mneg	x8, x8, x9
  fc:	add	x8, x20, x8
 100:	ldr	x1, [x8, #24]
 104:	cbz	x1, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x114>
 108:	ldrb	w8, [x1, #16]
 10c:	cmp	w8, #0x11
 110:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x18c>  // b.hs, b.nlast
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 11c:	tbz	w0, #0, 15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x15c>
 120:	ldr	w8, [x20, #20]
 124:	and	x8, x8, #0xfffffff
 128:	cbz	w8, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>
 12c:	mov	w9, #0x18                  	// #24
 130:	mneg	x8, x8, x9
 134:	ldr	x8, [x20, x8]
 138:	cbz	x8, 148 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x148>
 13c:	ldrb	w9, [x8, #16]
 140:	cmp	w9, #0x11
 144:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x18c>  // b.hs, b.nlast
 148:	ldr	x9, [x19, #24]
 14c:	ldr	x9, [x9]
 150:	cmp	x8, x9
 154:	cset	w0, eq  // eq = none
 158:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x160>
 15c:	mov	w0, wzr
 160:	ldp	x20, x19, [sp, #16]
 164:	ldp	x29, x30, [sp], #32
 168:	ret
 16c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 170:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x4fa                 	// #1274
 188:	bl	0 <__assert_fail>
 18c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 190:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 194:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x134                 	// #308
 1a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x118>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x138>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xf0>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xc8>  // b.plast
  50:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x198>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x178>  // b.hs, b.nlast
  88:	ldr	x9, [x19]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x0, [x8, #24]
  b0:	cbz	x0, 1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1b8>
  b4:	ldrb	w8, [x0, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x178>  // b.hs, b.nlast
  c0:	cmp	w8, #0xd
  c4:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xf0>  // b.none
  c8:	ldr	x8, [x0]
  cc:	ldrb	w8, [x8, #8]
  d0:	cmp	w8, #0x10
  d4:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  d8:	mov	w1, wzr
  dc:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e0:	cbz	x0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>
  e4:	ldrb	w8, [x0, #16]
  e8:	cmp	w8, #0xd
  ec:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  f0:	add	x0, x0, #0x18
  f4:	add	x1, x19, #0x8
  f8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  fc:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>
 100:	mov	w0, #0x1                   	// #1
 104:	b	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x10c>
 108:	mov	w0, wzr
 10c:	ldr	x19, [sp, #16]
 110:	ldp	x29, x30, [sp], #32
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x69                  	// #105
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x4fa                 	// #1274
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x134                 	// #308
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x69                  	// #105
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x69                  	// #105
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x138>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>  // b.plast
  50:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x198>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x178>  // b.hs, b.nlast
  88:	ldr	x9, [x19]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x0, [x8, #24]
  b0:	cbz	x0, 1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1b8>
  b4:	ldrb	w8, [x0, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x178>  // b.hs, b.nlast
  c0:	cmp	w8, #0xd
  c4:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.none
  c8:	ldr	x8, [x0]
  cc:	ldrb	w8, [x8, #8]
  d0:	cmp	w8, #0x10
  d4:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  d8:	mov	w1, wzr
  dc:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e0:	cbz	x0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
  e4:	ldrb	w8, [x0, #16]
  e8:	cmp	w8, #0xd
  ec:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  f0:	add	x0, x0, #0x18
  f4:	add	x1, x19, #0x8
  f8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
 100:	mov	w0, #0x1                   	// #1
 104:	b	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
 108:	mov	w0, wzr
 10c:	ldr	x19, [sp, #16]
 110:	ldp	x29, x30, [sp], #32
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x69                  	// #105
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x4fa                 	// #1274
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x134                 	// #308
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x69                  	// #105
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x69                  	// #105
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x25
  24:	b.ne	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x164>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x48>
  38:	ldur	x1, [x20, #-24]
  3c:	add	x0, x19, #0x18
  40:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  44:	tbnz	w0, #0, e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xe8>
  48:	ldur	x1, [x20, #-24]
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x164>
  58:	ldur	x1, [x20, #-48]
  5c:	add	x0, x19, #0x18
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0xd
  74:	b.ne	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x164>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x174>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  a8:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xf0>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x174>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x1, [x8, #24]
  cc:	cbz	x1, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xdc>
  d0:	ldrb	w8, [x1, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
  dc:	add	x0, x19, #0x18
  e0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  e4:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xf0>
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x168>
  f0:	ldr	w8, [x20, #20]
  f4:	and	x8, x8, #0xfffffff
  f8:	cmp	w8, #0x1
  fc:	b.ls	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x174>  // b.plast
 100:	mov	w9, #0x18                  	// #24
 104:	mneg	x8, x8, x9
 108:	add	x8, x20, x8
 10c:	ldr	x1, [x8, #24]
 110:	cbz	x1, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x120>
 114:	ldrb	w8, [x1, #16]
 118:	cmp	w8, #0x11
 11c:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 128:	tbz	w0, #0, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x164>
 12c:	ldr	w8, [x20, #20]
 130:	and	x8, x8, #0xfffffff
 134:	cbz	w8, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x174>
 138:	mov	w9, #0x18                  	// #24
 13c:	mneg	x8, x8, x9
 140:	ldr	x1, [x20, x8]
 144:	cbz	x1, 154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x154>
 148:	ldrb	w8, [x1, #16]
 14c:	cmp	w8, #0x11
 150:	b.cs	194 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x194>  // b.hs, b.nlast
 154:	add	x0, x19, #0x18
 158:	ldp	x20, x19, [sp, #16]
 15c:	ldp	x29, x30, [sp], #32
 160:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 164:	mov	w0, wzr
 168:	ldp	x20, x19, [sp, #16]
 16c:	ldp	x29, x30, [sp], #32
 170:	ret
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x4fa                 	// #1274
 190:	bl	0 <__assert_fail>
 194:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 198:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 19c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x134                 	// #308
 1b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x34
  20:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x118>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x138>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xf0>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xc8>  // b.plast
  50:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1c
  5c:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x198>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x178>  // b.hs, b.nlast
  88:	ldr	x9, [x19]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x0, [x8, #24]
  b0:	cbz	x0, 1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x1b8>
  b4:	ldrb	w8, [x0, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x178>  // b.hs, b.nlast
  c0:	cmp	w8, #0xd
  c4:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xf0>  // b.none
  c8:	ldr	x8, [x0]
  cc:	ldrb	w8, [x8, #8]
  d0:	cmp	w8, #0x10
  d4:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  d8:	mov	w1, wzr
  dc:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e0:	cbz	x0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>
  e4:	ldrb	w8, [x0, #16]
  e8:	cmp	w8, #0xd
  ec:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>  // b.any
  f0:	add	x0, x0, #0x18
  f4:	add	x1, x19, #0x8
  f8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  fc:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x108>
 100:	mov	w0, #0x1                   	// #1
 104:	b	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x10c>
 108:	mov	w0, wzr
 10c:	ldr	x19, [sp, #16]
 110:	ldp	x29, x30, [sp], #32
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x69                  	// #105
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x4fa                 	// #1274
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x134                 	// #308
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x69                  	// #105
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x69                  	// #105
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.none
  4c:	cmp	w8, #0x10
  50:	b.ls	d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xd0>  // b.plast
  54:	b	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0x1c
  60:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x120>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x140>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  94:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x0, [x8, #24]
  b8:	cbz	x0, 180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x180>
  bc:	ldrb	w8, [x0, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x140>  // b.hs, b.nlast
  c8:	cmp	w8, #0xd
  cc:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.none
  d0:	ldr	x8, [x0]
  d4:	ldrb	w8, [x8, #8]
  d8:	cmp	w8, #0x10
  dc:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  e0:	mov	w1, wzr
  e4:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e8:	cbz	x0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
  ec:	ldrb	w8, [x0, #16]
  f0:	cmp	w8, #0xd
  f4:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>  // b.any
  f8:	add	x0, x0, #0x18
  fc:	add	x1, x19, #0x18
 100:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x110>
 108:	mov	w0, #0x1                   	// #1
 10c:	b	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x114>
 110:	mov	w0, wzr
 114:	ldp	x20, x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #32
 11c:	ret
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x134                 	// #308
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x69                  	// #105
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x69                  	// #105
 19c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x34
  20:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x138>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>  // b.plast
  50:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1c
  5c:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 198 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x198>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x178>  // b.hs, b.nlast
  88:	ldr	x9, [x19]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x0, [x8, #24]
  b0:	cbz	x0, 1b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1b8>
  b4:	ldrb	w8, [x0, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x178>  // b.hs, b.nlast
  c0:	cmp	w8, #0xd
  c4:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.none
  c8:	ldr	x8, [x0]
  cc:	ldrb	w8, [x8, #8]
  d0:	cmp	w8, #0x10
  d4:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  d8:	mov	w1, wzr
  dc:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e0:	cbz	x0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
  e4:	ldrb	w8, [x0, #16]
  e8:	cmp	w8, #0xd
  ec:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  f0:	add	x0, x0, #0x18
  f4:	add	x1, x19, #0x8
  f8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
 100:	mov	w0, #0x1                   	// #1
 104:	b	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
 108:	mov	w0, wzr
 10c:	ldr	x19, [sp, #16]
 110:	ldp	x29, x30, [sp], #32
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x69                  	// #105
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x4fa                 	// #1274
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x134                 	// #308
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x69                  	// #105
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x69                  	// #105
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  34:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.none
  4c:	cmp	w8, #0x10
  50:	b.ls	d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xd0>  // b.plast
  54:	b	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0x1c
  60:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x120>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x140>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  94:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x0, [x8, #24]
  b8:	cbz	x0, 180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x180>
  bc:	ldrb	w8, [x0, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x140>  // b.hs, b.nlast
  c8:	cmp	w8, #0xd
  cc:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.none
  d0:	ldr	x8, [x0]
  d4:	ldrb	w8, [x8, #8]
  d8:	cmp	w8, #0x10
  dc:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>  // b.any
  e0:	mov	w1, wzr
  e4:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e8:	cbz	x0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>
  ec:	ldrb	w8, [x0, #16]
  f0:	cmp	w8, #0xd
  f4:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>  // b.any
  f8:	add	x0, x0, #0x18
  fc:	add	x1, x19, #0x18
 100:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x110>
 108:	mov	w0, #0x1                   	// #1
 10c:	b	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
 110:	mov	w0, wzr
 114:	ldp	x20, x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #32
 11c:	ret
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x134                 	// #308
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x69                  	// #105
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x69                  	// #105
 19c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x58>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  24:	ldr	x8, [x19]
  28:	ldur	x9, [x1, #-48]
  2c:	ldr	x8, [x8]
  30:	cmp	x8, x9
  34:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  38:	ldur	x0, [x1, #-24]
  3c:	cbz	x0, 154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x154>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.eq	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xec>  // b.none
  4c:	cmp	w8, #0x10
  50:	b.ls	c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xc4>  // b.plast
  54:	b	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>
  58:	ldrh	w8, [x1, #18]
  5c:	cmp	w8, #0x1a
  60:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  64:	ldr	w8, [x1, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x114>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x9, x8, x9
  78:	add	x9, x1, x9
  7c:	ldr	x10, [x9]
  80:	cbz	x10, 90 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x90>
  84:	ldrb	w11, [x10, #16]
  88:	cmp	w11, #0x11
  8c:	b.cs	134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x134>  // b.hs, b.nlast
  90:	ldr	x11, [x19]
  94:	ldr	x11, [x11]
  98:	cmp	x10, x11
  9c:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  a0:	cmp	w8, #0x1
  a4:	b.ls	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x114>  // b.plast
  a8:	ldr	x0, [x9, #24]
  ac:	cbz	x0, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x174>
  b0:	ldrb	w8, [x0, #16]
  b4:	cmp	w8, #0x11
  b8:	b.cs	134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x134>  // b.hs, b.nlast
  bc:	cmp	w8, #0xd
  c0:	b.eq	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xec>  // b.none
  c4:	ldr	x8, [x0]
  c8:	ldrb	w8, [x8, #8]
  cc:	cmp	w8, #0x10
  d0:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  d4:	mov	w1, wzr
  d8:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  dc:	cbz	x0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>
  e0:	ldrb	w8, [x0, #16]
  e4:	cmp	w8, #0xd
  e8:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  ec:	add	x0, x0, #0x18
  f0:	add	x1, x19, #0x8
  f4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  f8:	tbz	w0, #0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x104>
  fc:	mov	w0, #0x1                   	// #1
 100:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x108>
 104:	mov	w0, wzr
 108:	ldr	x19, [sp, #16]
 10c:	ldp	x29, x30, [sp], #32
 110:	ret
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	mov	w2, #0x4fa                 	// #1274
 130:	bl	0 <__assert_fail>
 134:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 140:	add	x0, x0, #0x0
 144:	add	x1, x1, #0x0
 148:	add	x3, x3, #0x0
 14c:	mov	w2, #0x134                 	// #308
 150:	bl	0 <__assert_fail>
 154:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 15c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 160:	add	x0, x0, #0x0
 164:	add	x1, x1, #0x0
 168:	add	x3, x3, #0x0
 16c:	mov	w2, #0x69                  	// #105
 170:	bl	0 <__assert_fail>
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x69                  	// #105
 190:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x58>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  24:	ldr	x8, [x19]
  28:	ldur	x9, [x1, #-48]
  2c:	ldr	x8, [x8]
  30:	cmp	x8, x9
  34:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  38:	ldur	x0, [x1, #-24]
  3c:	cbz	x0, 154 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x154>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.eq	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.none
  4c:	cmp	w8, #0x10
  50:	b.ls	c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc4>  // b.plast
  54:	b	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>
  58:	ldrh	w8, [x1, #18]
  5c:	cmp	w8, #0x1a
  60:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  64:	ldr	w8, [x1, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x9, x8, x9
  78:	add	x9, x1, x9
  7c:	ldr	x10, [x9]
  80:	cbz	x10, 90 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x90>
  84:	ldrb	w11, [x10, #16]
  88:	cmp	w11, #0x11
  8c:	b.cs	134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x134>  // b.hs, b.nlast
  90:	ldr	x11, [x19]
  94:	ldr	x11, [x11]
  98:	cmp	x10, x11
  9c:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  a0:	cmp	w8, #0x1
  a4:	b.ls	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x114>  // b.plast
  a8:	ldr	x0, [x9, #24]
  ac:	cbz	x0, 174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x174>
  b0:	ldrb	w8, [x0, #16]
  b4:	cmp	w8, #0x11
  b8:	b.cs	134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x134>  // b.hs, b.nlast
  bc:	cmp	w8, #0xd
  c0:	b.eq	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.none
  c4:	ldr	x8, [x0]
  c8:	ldrb	w8, [x8, #8]
  cc:	cmp	w8, #0x10
  d0:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  d4:	mov	w1, wzr
  d8:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  dc:	cbz	x0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>
  e0:	ldrb	w8, [x0, #16]
  e4:	cmp	w8, #0xd
  e8:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  ec:	add	x0, x0, #0x18
  f0:	add	x1, x19, #0x8
  f4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	tbz	w0, #0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x104>
  fc:	mov	w0, #0x1                   	// #1
 100:	b	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
 104:	mov	w0, wzr
 108:	ldr	x19, [sp, #16]
 10c:	ldp	x29, x30, [sp], #32
 110:	ret
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	mov	w2, #0x4fa                 	// #1274
 130:	bl	0 <__assert_fail>
 134:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 140:	add	x0, x0, #0x0
 144:	add	x1, x1, #0x0
 148:	add	x3, x3, #0x0
 14c:	mov	w2, #0x134                 	// #308
 150:	bl	0 <__assert_fail>
 154:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 158:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 160:	add	x0, x0, #0x0
 164:	add	x1, x1, #0x0
 168:	add	x3, x3, #0x0
 16c:	mov	w2, #0x69                  	// #105
 170:	bl	0 <__assert_fail>
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x69                  	// #105
 190:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x27
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0xf
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  34:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xf8>  // b.none
  4c:	cmp	w8, #0x10
  50:	b.ls	d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xd0>  // b.plast
  54:	b	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0x1c
  60:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x120>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x140>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  94:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x120>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x0, [x8, #24]
  b8:	cbz	x0, 180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x180>
  bc:	ldrb	w8, [x0, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x140>  // b.hs, b.nlast
  c8:	cmp	w8, #0xd
  cc:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xf8>  // b.none
  d0:	ldr	x8, [x0]
  d4:	ldrb	w8, [x8, #8]
  d8:	cmp	w8, #0x10
  dc:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>  // b.any
  e0:	mov	w1, wzr
  e4:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e8:	cbz	x0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>
  ec:	ldrb	w8, [x0, #16]
  f0:	cmp	w8, #0xd
  f4:	b.ne	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>  // b.any
  f8:	add	x0, x0, #0x18
  fc:	add	x1, x19, #0x18
 100:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 104:	tbz	w0, #0, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x110>
 108:	mov	w0, #0x1                   	// #1
 10c:	b	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x114>
 110:	mov	w0, wzr
 114:	ldp	x20, x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #32
 11c:	ret
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x134                 	// #308
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x69                  	// #105
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x69                  	// #105
 19c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	ldr	x9, [x19]
  2c:	cmp	x9, x8
  30:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>  // b.any
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 14c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x14c>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xe4>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xbc>  // b.plast
  50:	b	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x10c>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x9, x8, x9
  74:	add	x9, x1, x9
  78:	ldr	x10, [x9]
  7c:	cbz	x10, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x8c>
  80:	ldrb	w11, [x10, #16]
  84:	cmp	w11, #0x11
  88:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x12c>  // b.hs, b.nlast
  8c:	ldr	x11, [x19]
  90:	cmp	x10, x11
  94:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>  // b.any
  98:	cmp	w8, #0x1
  9c:	b.ls	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x10c>  // b.plast
  a0:	ldr	x0, [x9, #24]
  a4:	cbz	x0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x16c>
  a8:	ldrb	w8, [x0, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x12c>  // b.hs, b.nlast
  b4:	cmp	w8, #0xd
  b8:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xe4>  // b.none
  bc:	ldr	x8, [x0]
  c0:	ldrb	w8, [x8, #8]
  c4:	cmp	w8, #0x10
  c8:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>  // b.any
  cc:	mov	w1, wzr
  d0:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  d4:	cbz	x0, fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>
  d8:	ldrb	w8, [x0, #16]
  dc:	cmp	w8, #0xd
  e0:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>  // b.any
  e4:	add	x0, x0, #0x18
  e8:	add	x1, x19, #0x8
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  f0:	tbz	w0, #0, fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xfc>
  f4:	mov	w0, #0x1                   	// #1
  f8:	b	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x100>
  fc:	mov	w0, wzr
 100:	ldr	x19, [sp, #16]
 104:	ldp	x29, x30, [sp], #32
 108:	ret
 10c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 110:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 114:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x4fa                 	// #1274
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 130:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 134:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x134                 	// #308
 148:	bl	0 <__assert_fail>
 14c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 150:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 154:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 158:	add	x0, x0, #0x0
 15c:	add	x1, x1, #0x0
 160:	add	x3, x3, #0x0
 164:	mov	w2, #0x69                  	// #105
 168:	bl	0 <__assert_fail>
 16c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 170:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 174:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x69                  	// #105
 188:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	ldr	x9, [x19]
  2c:	cmp	x9, x8
  30:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 14c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x14c>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>  // b.none
  48:	cmp	w8, #0x10
  4c:	b.ls	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xbc>  // b.plast
  50:	b	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x9, x8, x9
  74:	add	x9, x1, x9
  78:	ldr	x10, [x9]
  7c:	cbz	x10, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x8c>
  80:	ldrb	w11, [x10, #16]
  84:	cmp	w11, #0x11
  88:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x12c>  // b.hs, b.nlast
  8c:	ldr	x11, [x19]
  90:	cmp	x10, x11
  94:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  98:	cmp	w8, #0x1
  9c:	b.ls	10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>  // b.plast
  a0:	ldr	x0, [x9, #24]
  a4:	cbz	x0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x16c>
  a8:	ldrb	w8, [x0, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x12c>  // b.hs, b.nlast
  b4:	cmp	w8, #0xd
  b8:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>  // b.none
  bc:	ldr	x8, [x0]
  c0:	ldrb	w8, [x8, #8]
  c4:	cmp	w8, #0x10
  c8:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  cc:	mov	w1, wzr
  d0:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  d4:	cbz	x0, fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>
  d8:	ldrb	w8, [x0, #16]
  dc:	cmp	w8, #0xd
  e0:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  e4:	add	x0, x0, #0x18
  e8:	add	x1, x19, #0x8
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f0:	tbz	w0, #0, fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>
  f4:	mov	w0, #0x1                   	// #1
  f8:	b	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  fc:	mov	w0, wzr
 100:	ldr	x19, [sp, #16]
 104:	ldp	x29, x30, [sp], #32
 108:	ret
 10c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 110:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 114:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x4fa                 	// #1274
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 130:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x134                 	// #308
 148:	bl	0 <__assert_fail>
 14c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 150:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 154:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 158:	add	x0, x0, #0x0
 15c:	add	x1, x1, #0x0
 160:	add	x3, x3, #0x0
 164:	mov	w2, #0x69                  	// #105
 168:	bl	0 <__assert_fail>
 16c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 170:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x69                  	// #105
 188:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPvE6insertES1_:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x8
  18:	cmp	x9, x10
  1c:	b.eq	88 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x88>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm19SmallPtrSetImplBase14insert_imp_bigEPKv>
  28:	ldp	x9, x8, [x19, #8]
  2c:	mov	w10, #0x18                  	// #24
  30:	cmp	x8, x9
  34:	mov	w9, #0x1c                  	// #28
  38:	csel	x9, x9, x10, eq  // eq = none
  3c:	ldr	w9, [x19, x9]
  40:	add	x8, x8, x9, lsl #3
  44:	cmp	x8, x0
  48:	b.cc	11c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x11c>  // b.lo, b.ul, b.last
  4c:	b.eq	6c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x6c>  // b.none
  50:	ldr	x9, [x0]
  54:	cmn	x9, #0x2
  58:	b.cc	6c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x6c>  // b.lo, b.ul, b.last
  5c:	add	x0, x0, #0x8
  60:	cmp	x8, x0
  64:	b.ne	50 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x50>  // b.any
  68:	mov	x0, x8
  6c:	ldr	x9, [x19]
  70:	stp	x0, x8, [x20]
  74:	strb	w1, [x20, #32]
  78:	stp	x19, x9, [x20, #16]
  7c:	ldp	x20, x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #32
  84:	ret
  88:	ldr	w8, [x19, #28]
  8c:	cbz	w8, dc <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0xdc>
  90:	mov	x0, xzr
  94:	lsl	x10, x8, #3
  98:	mov	x11, x9
  9c:	ldr	x12, [x11]
  a0:	cmp	x12, x1
  a4:	b.eq	110 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x110>  // b.none
  a8:	cmn	x12, #0x2
  ac:	csel	x0, x11, x0, eq  // eq = none
  b0:	subs	x10, x10, #0x8
  b4:	add	x11, x11, #0x8
  b8:	b.ne	9c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x9c>  // b.any
  bc:	cbz	x0, dc <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0xdc>
  c0:	str	x1, [x0]
  c4:	ldr	w8, [x19, #32]
  c8:	ldr	x9, [x19]
  cc:	sub	w8, w8, #0x1
  d0:	add	x9, x9, #0x1
  d4:	str	w8, [x19, #32]
  d8:	b	104 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x104>
  dc:	ldr	w10, [x19, #24]
  e0:	cmp	w8, w10
  e4:	b.cs	20 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x20>  // b.hs, b.nlast
  e8:	add	w10, w8, #0x1
  ec:	lsl	x8, x8, #3
  f0:	str	w10, [x19, #28]
  f4:	str	x1, [x9, x8]
  f8:	ldp	x9, x10, [x19]
  fc:	add	x9, x9, #0x1
 100:	add	x0, x10, x8
 104:	str	x9, [x19]
 108:	mov	w1, #0x1                   	// #1
 10c:	b	28 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x28>
 110:	mov	w1, wzr
 114:	mov	x0, x11
 118:	b	28 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x28>
 11c:	adrp	x0, 0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
 120:	adrp	x1, 0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
 124:	adrp	x3, 0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0xf8                  	// #248
 138:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm4Pass16doInitializationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass16doInitializationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm4Pass14doFinalizationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass14doFinalizationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE:

0000000000000000 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x22, x21, [sp, #160]
   c:	stp	x20, x19, [sp, #176]
  10:	add	x29, sp, #0x90
  14:	mov	x19, x0
  18:	add	x0, x0, #0x20
  1c:	add	x8, sp, #0x8
  20:	add	x2, sp, #0x28
  24:	stp	xzr, xzr, [sp, #40]
  28:	str	wzr, [sp, #64]
  2c:	str	xzr, [sp, #56]
  30:	stp	xzr, xzr, [sp, #80]
  34:	str	xzr, [sp, #72]
  38:	str	wzr, [sp, #96]
  3c:	stp	xzr, xzr, [sp, #112]
  40:	str	xzr, [sp, #104]
  44:	str	wzr, [sp, #128]
  48:	strb	wzr, [sp, #136]
  4c:	add	x21, sp, #0x8
  50:	bl	0 <_ZN4llvm21TargetLibraryAnalysis3runERKNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
  54:	ldr	x8, [sp, #8]
  58:	mov	x20, x19
  5c:	str	x8, [x20, #240]!
  60:	ldrb	w8, [x20, #32]
  64:	cbz	w8, 78 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x78>
  68:	add	x1, x21, #0x8
  6c:	add	x0, x19, #0xf8
  70:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  74:	b	f0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xf0>
  78:	mov	x8, x19
  7c:	str	xzr, [x8, #248]!
  80:	str	xzr, [x8, #8]
  84:	ldr	w9, [sp, #32]
  88:	str	w9, [x8, #16]
  8c:	cbz	w9, c4 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xc4>
  90:	add	w8, w9, #0x3f
  94:	lsr	w22, w8, #6
  98:	lsl	x21, x22, #3
  9c:	mov	x0, x21
  a0:	bl	0 <malloc>
  a4:	cbnz	x0, d8 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xd8>
  a8:	cbz	w22, cc <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xcc>
  ac:	adrp	x0, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  b0:	add	x0, x0, #0x0
  b4:	mov	w1, #0x1                   	// #1
  b8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  bc:	mov	x0, xzr
  c0:	b	d8 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xd8>
  c4:	stp	xzr, xzr, [x8]
  c8:	b	e8 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xe8>
  cc:	mov	w0, #0x1                   	// #1
  d0:	bl	0 <malloc>
  d4:	cbz	x0, ac <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xac>
  d8:	stp	x0, x22, [x19, #248]
  dc:	ldr	x1, [sp, #16]
  e0:	mov	x2, x21
  e4:	bl	0 <memcpy>
  e8:	mov	w8, #0x1                   	// #1
  ec:	strb	w8, [x19, #272]
  f0:	ldr	x0, [sp, #16]
  f4:	bl	0 <free>
  f8:	ldrb	w8, [x19, #272]
  fc:	cbz	w8, 120 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x120>
 100:	add	x0, sp, #0x28
 104:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 108:	mov	x0, x20
 10c:	ldp	x20, x19, [sp, #176]
 110:	ldp	x22, x21, [sp, #160]
 114:	ldp	x29, x30, [sp, #144]
 118:	add	sp, sp, #0xc0
 11c:	ret
 120:	adrp	x0, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 124:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 128:	adrp	x3, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x49                  	// #73
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev:

0000000000000000 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #72]
  1c:	bl	0 <_ZdlPv>
  20:	ldr	x9, [x19, #64]
  24:	ldr	w8, [x19, #56]
  28:	add	x9, x9, #0x1
  2c:	str	x9, [x19, #64]
  30:	cbz	w8, a4 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xa4>
  34:	ldr	x21, [x19, #40]
  38:	add	x22, x21, x8, lsl #5
  3c:	b	4c <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x4c>
  40:	add	x21, x21, #0x20
  44:	cmp	x21, x22
  48:	b.eq	a4 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xa4>  // b.none
  4c:	ldr	x8, [x21]
  50:	orr	x8, x8, #0x8
  54:	cmn	x8, #0x8
  58:	b.eq	40 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x40>  // b.none
  5c:	mov	x23, x21
  60:	ldr	x20, [x23, #8]!
  64:	cmp	x20, x23
  68:	b.ne	88 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x88>  // b.any
  6c:	b	40 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x40>
  70:	mov	x0, x20
  74:	str	xzr, [x20, #24]
  78:	bl	0 <_ZdlPv>
  7c:	cmp	x24, x23
  80:	mov	x20, x24
  84:	b.eq	40 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x40>  // b.none
  88:	ldr	x0, [x20, #24]
  8c:	ldr	x24, [x20]
  90:	cbz	x0, 70 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x70>
  94:	ldr	x8, [x0]
  98:	ldr	x8, [x8, #8]
  9c:	blr	x8
  a0:	b	70 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x70>
  a4:	ldr	x0, [x19, #40]
  a8:	bl	0 <_ZdlPv>
  ac:	ldr	x9, [x19, #32]
  b0:	ldr	w8, [x19, #24]
  b4:	add	x9, x9, #0x1
  b8:	str	x9, [x19, #32]
  bc:	cbz	w8, 108 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x108>
  c0:	ldr	x9, [x19, #8]
  c4:	lsl	x21, x8, #4
  c8:	add	x20, x9, #0x8
  cc:	b	e0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xe0>
  d0:	str	xzr, [x20]
  d4:	subs	x21, x21, #0x10
  d8:	add	x20, x20, #0x10
  dc:	b.eq	108 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x108>  // b.none
  e0:	ldur	x8, [x20, #-8]
  e4:	orr	x8, x8, #0x8
  e8:	cmn	x8, #0x8
  ec:	b.eq	d4 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xd4>  // b.none
  f0:	ldr	x0, [x20]
  f4:	cbz	x0, d0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xd0>
  f8:	ldr	x8, [x0]
  fc:	ldr	x8, [x8, #8]
 100:	blr	x8
 104:	b	d0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xd0>
 108:	ldr	x0, [x19, #8]
 10c:	bl	0 <_ZdlPv>
 110:	ldr	x8, [x19]
 114:	add	x8, x8, #0x1
 118:	str	x8, [x19]
 11c:	ldp	x20, x19, [sp, #48]
 120:	ldp	x22, x21, [sp, #32]
 124:	ldp	x24, x23, [sp, #16]
 128:	ldp	x29, x30, [sp], #64
 12c:	ret

Disassembly of section .text._ZN4llvm9BitVectoraSERKS0_:

0000000000000000 <_ZN4llvm9BitVectoraSERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	cmp	x0, x1
  1c:	b.eq	104 <_ZN4llvm9BitVectoraSERKS0_+0x104>  // b.none
  20:	ldr	w8, [x1, #16]
  24:	ldr	x9, [x19, #8]
  28:	mov	x20, x1
  2c:	add	w10, w8, #0x3f
  30:	cmp	x8, x9, lsl #6
  34:	lsr	w23, w10, #6
  38:	str	w8, [x19, #16]
  3c:	b.ls	88 <_ZN4llvm9BitVectoraSERKS0_+0x88>  // b.plast
  40:	cbz	w23, 11c <_ZN4llvm9BitVectoraSERKS0_+0x11c>
  44:	lsl	x22, x23, #3
  48:	mov	x0, x22
  4c:	bl	0 <malloc>
  50:	mov	x21, x0
  54:	cbnz	x0, 68 <_ZN4llvm9BitVectoraSERKS0_+0x68>
  58:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
  5c:	add	x0, x0, #0x0
  60:	mov	w1, #0x1                   	// #1
  64:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  68:	ldr	x1, [x20]
  6c:	mov	x0, x21
  70:	mov	x2, x22
  74:	bl	0 <memcpy>
  78:	ldr	x0, [x19]
  7c:	bl	0 <free>
  80:	stp	x21, x23, [x19]
  84:	b	104 <_ZN4llvm9BitVectoraSERKS0_+0x104>
  88:	cbz	w8, a4 <_ZN4llvm9BitVectoraSERKS0_+0xa4>
  8c:	ldr	x0, [x19]
  90:	ldr	x1, [x20]
  94:	lsl	w2, w23, #3
  98:	bl	0 <memcpy>
  9c:	ldr	w8, [x19, #16]
  a0:	ldr	x9, [x19, #8]
  a4:	add	w10, w8, #0x3f
  a8:	lsr	w20, w10, #6
  ac:	subs	x9, x9, x20
  b0:	b.ls	d0 <_ZN4llvm9BitVectoraSERKS0_+0xd0>  // b.plast
  b4:	b.eq	d0 <_ZN4llvm9BitVectoraSERKS0_+0xd0>  // b.none
  b8:	ldr	x8, [x19]
  bc:	lsl	x2, x9, #3
  c0:	mov	w1, wzr
  c4:	add	x0, x8, x20, lsl #3
  c8:	bl	0 <memset>
  cc:	ldr	w8, [x19, #16]
  d0:	ands	w8, w8, #0x3f
  d4:	b.eq	104 <_ZN4llvm9BitVectoraSERKS0_+0x104>  // b.none
  d8:	ldr	x10, [x19, #8]
  dc:	sub	w9, w20, #0x1
  e0:	cmp	x10, x9
  e4:	b.ls	13c <_ZN4llvm9BitVectoraSERKS0_+0x13c>  // b.plast
  e8:	ldr	x10, [x19]
  ec:	lsl	x9, x9, #3
  f0:	mov	x12, #0xffffffffffffffff    	// #-1
  f4:	lsl	x8, x12, x8
  f8:	ldr	x11, [x10, x9]
  fc:	bic	x8, x11, x8
 100:	str	x8, [x10, x9]
 104:	mov	x0, x19
 108:	ldp	x20, x19, [sp, #48]
 10c:	ldp	x22, x21, [sp, #32]
 110:	ldr	x23, [sp, #16]
 114:	ldp	x29, x30, [sp], #64
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
 120:	adrp	x1, 0 <_ZN4llvm9BitVectoraSERKS0_>
 124:	adrp	x3, 0 <_ZN4llvm9BitVectoraSERKS0_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x2dc                 	// #732
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
 140:	adrp	x1, 0 <_ZN4llvm9BitVectoraSERKS0_>
 144:	adrp	x3, 0 <_ZN4llvm9BitVectoraSERKS0_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x1ab                 	// #427
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPvE5countEPKv:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x9, x8, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	x8, x9
  1c:	b.eq	58 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x58>  // b.none
  20:	mov	x0, x19
  24:	mov	x1, x20
  28:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase13FindBucketForEPKv>
  2c:	ldr	x10, [x0]
  30:	ldp	x8, x9, [x19, #8]
  34:	cmp	x10, x20
  38:	b.eq	90 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x90>  // b.none
  3c:	cmp	x9, x8
  40:	mov	w10, #0x18                  	// #24
  44:	mov	w11, #0x1c                  	// #28
  48:	csel	x10, x11, x10, eq  // eq = none
  4c:	ldr	w10, [x19, x10]
  50:	add	x0, x9, x10, lsl #3
  54:	b	90 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x90>
  58:	ldr	w10, [x19, #28]
  5c:	add	x0, x8, x10, lsl #3
  60:	cbz	w10, 8c <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x8c>
  64:	mov	x9, xzr
  68:	lsl	x10, x10, #3
  6c:	ldr	x11, [x8, x9]
  70:	cmp	x11, x20
  74:	b.eq	88 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x88>  // b.none
  78:	add	x9, x9, #0x8
  7c:	cmp	x10, x9
  80:	b.ne	6c <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x6c>  // b.any
  84:	b	8c <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0x8c>
  88:	add	x0, x8, x9
  8c:	mov	x9, x8
  90:	cmp	x9, x8
  94:	mov	w10, #0x18                  	// #24
  98:	mov	w11, #0x1c                  	// #28
  9c:	csel	x10, x11, x10, eq  // eq = none
  a0:	ldr	w10, [x19, x10]
  a4:	add	x10, x9, x10, lsl #3
  a8:	cmp	x10, x0
  ac:	b.cc	fc <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0xfc>  // b.lo, b.ul, b.last
  b0:	b.eq	d0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0xd0>  // b.none
  b4:	ldr	x11, [x0]
  b8:	cmn	x11, #0x2
  bc:	b.cc	d0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0xd0>  // b.lo, b.ul, b.last
  c0:	add	x0, x0, #0x8
  c4:	cmp	x10, x0
  c8:	b.ne	b4 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv+0xb4>  // b.any
  cc:	mov	x0, x10
  d0:	cmp	x9, x8
  d4:	mov	w8, #0x18                  	// #24
  d8:	mov	w10, #0x1c                  	// #28
  dc:	csel	x8, x10, x8, eq  // eq = none
  e0:	ldr	w8, [x19, x8]
  e4:	ldp	x20, x19, [sp, #16]
  e8:	add	x8, x9, x8, lsl #3
  ec:	cmp	x0, x8
  f0:	cset	w0, ne  // ne = any
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret
  fc:	adrp	x0, 0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>
 100:	adrp	x1, 0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>
 104:	adrp	x3, 0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0xf8                  	// #248
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE:

0000000000000000 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	ldp	x9, x8, [x0, #64]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	cmp	x8, x9
  20:	b.eq	5c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x5c>  // b.none
  24:	add	x0, x19, #0x38
  28:	mov	x1, x20
  2c:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase13FindBucketForEPKv>
  30:	ldr	x10, [x0]
  34:	ldp	x8, x9, [x19, #64]
  38:	cmp	x10, x20
  3c:	b.eq	94 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x94>  // b.none
  40:	cmp	x9, x8
  44:	mov	w10, #0x50                  	// #80
  48:	mov	w11, #0x54                  	// #84
  4c:	csel	x10, x11, x10, eq  // eq = none
  50:	ldr	w10, [x19, x10]
  54:	add	x0, x9, x10, lsl #3
  58:	b	94 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x94>
  5c:	ldr	w10, [x19, #84]
  60:	add	x0, x8, x10, lsl #3
  64:	cbz	w10, 90 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x90>
  68:	mov	x9, xzr
  6c:	lsl	x10, x10, #3
  70:	ldr	x11, [x8, x9]
  74:	cmp	x11, x20
  78:	b.eq	8c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x8c>  // b.none
  7c:	add	x9, x9, #0x8
  80:	cmp	x10, x9
  84:	b.ne	70 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x70>  // b.any
  88:	b	90 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x90>
  8c:	add	x0, x8, x9
  90:	mov	x9, x8
  94:	cmp	x9, x8
  98:	mov	w8, #0x50                  	// #80
  9c:	mov	w10, #0x54                  	// #84
  a0:	csel	x8, x10, x8, eq  // eq = none
  a4:	ldr	w8, [x19, x8]
  a8:	add	x8, x9, x8, lsl #3
  ac:	cmp	x0, x8
  b0:	b.eq	d8 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0xd8>  // b.none
  b4:	ldr	x8, [x0]
  b8:	cmp	x8, x20
  bc:	b.ne	11c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x11c>  // b.any
  c0:	mov	x8, #0xfffffffffffffffe    	// #-2
  c4:	str	x8, [x0]
  c8:	ldr	w8, [x19, #88]
  cc:	add	w8, w8, #0x1
  d0:	str	w8, [x19, #88]
  d4:	b	dc <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0xdc>
  d8:	ldr	w8, [x19, #88]
  dc:	ldr	w9, [x19, #84]
  e0:	cmp	w9, w8
  e4:	b.ne	fc <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0xfc>  // b.any
  e8:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
  ec:	ldr	x1, [x1]
  f0:	mov	x0, x19
  f4:	bl	0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
  f8:	cbnz	w0, 10c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x10c>
  fc:	add	x8, sp, #0x8
 100:	mov	x0, x19
 104:	mov	x1, x20
 108:	bl	0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 10c:	ldp	x20, x19, [sp, #64]
 110:	ldp	x29, x30, [sp, #48]
 114:	add	sp, sp, #0x50
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 120:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 124:	adrp	x3, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0xa7                  	// #167
 138:	bl	0 <__assert_fail>

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x0, 0 <_ZSt15__once_callable>
   c:	ldr	x1, [x0]
  10:	add	x0, x0, #0x0
  14:	blr	x1
  18:	mrs	x8, tpidr_el0
  1c:	ldr	x8, [x8, x0]
  20:	ldp	x1, x9, [x8]
  24:	ldr	x0, [x9]
  28:	ldp	x29, x30, [sp], #16
  2c:	br	x1

TruncInstCombine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>:
       0:	sub	sp, sp, #0x140
       4:	str	d8, [sp, #208]
       8:	stp	x29, x30, [sp, #224]
       c:	stp	x28, x27, [sp, #240]
      10:	stp	x26, x25, [sp, #256]
      14:	stp	x24, x23, [sp, #272]
      18:	stp	x22, x21, [sp, #288]
      1c:	stp	x20, x19, [sp, #304]
      20:	add	x29, sp, #0xd0
      24:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      28:	ldr	d0, [x9]
      2c:	sub	x8, x29, #0x58
      30:	add	x10, sp, #0x28
      34:	add	x21, x0, #0x50
      38:	mov	x22, x0
      3c:	add	x19, x8, #0x10
      40:	add	x20, x10, #0x10
      44:	mov	x0, x21
      48:	stur	x19, [x29, #-88]
      4c:	str	x20, [sp, #40]
      50:	stur	d0, [x29, #-80]
      54:	str	d0, [sp, #48]
      58:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      5c:	ldp	x8, x9, [x22, #112]
      60:	cmp	x9, x8
      64:	b.eq	6c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x6c>  // b.none
      68:	str	x8, [x22, #120]
      6c:	ldr	x9, [x22, #72]
      70:	ldp	w8, w10, [x29, #-80]
      74:	ldur	x22, [x9, #-24]
      78:	cmp	w8, w10
      7c:	b.cs	3cc <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3cc>  // b.hs, b.nlast
      80:	ldur	x9, [x29, #-88]
      84:	str	x22, [x9, w8, uxtw #3]
      88:	ldp	w8, w9, [x29, #-80]
      8c:	cmp	w8, w9
      90:	b.cs	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.hs, b.nlast
      94:	adrp	x10, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      98:	ldr	d8, [x10]
      9c:	add	x9, sp, #0x8
      a0:	mov	w26, #0x8015                	// #32789
      a4:	add	w8, w8, #0x1
      a8:	mov	w23, #0x1                   	// #1
      ac:	add	x24, x9, #0x8
      b0:	add	x25, x9, #0x10
      b4:	movk	w26, #0x3, lsl #16
      b8:	stur	w8, [x29, #-80]
      bc:	b	d0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xd0>
      c0:	tst	w9, #0xe000000
      c4:	b.eq	374 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x374>  // b.none
      c8:	ldur	w8, [x29, #-80]
      cc:	cbz	w8, 368 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x368>
      d0:	ldur	x9, [x29, #-88]
      d4:	add	x9, x9, w8, uxtw #3
      d8:	ldur	x10, [x9, #-8]
      dc:	cbz	x10, 408 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x408>
      e0:	ldrb	w11, [x10, #16]
      e4:	mov	w9, w8
      e8:	cmp	w11, #0x10
      ec:	b.ls	18c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x18c>  // b.plast
      f0:	cmp	w11, #0x17
      f4:	csel	x27, x10, xzr, hi  // hi = pmore
      f8:	cbz	x27, 370 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x370>
      fc:	ldr	w8, [sp, #48]
     100:	cbz	w8, 118 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x118>
     104:	ldr	x10, [sp, #40]
     108:	add	x10, x10, x8, lsl #3
     10c:	ldur	x10, [x10, #-8]
     110:	cmp	x10, x27
     114:	b.eq	234 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x234>  // b.none
     118:	ldr	w10, [x21, #24]
     11c:	ldr	x11, [x21, #8]
     120:	cbz	w10, 17c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x17c>
     124:	orr	x12, x27, #0x8
     128:	cmn	x12, #0x8
     12c:	b.eq	428 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x428>  // b.none
     130:	ubfx	x12, x27, #4, #28
     134:	eor	w13, w12, w27, lsr #9
     138:	sub	w12, w10, #0x1
     13c:	and	w13, w12, w13
     140:	add	x16, x11, w13, uxtw #4
     144:	ldr	x14, [x16]
     148:	cmp	x14, x27
     14c:	b.eq	180 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x180>  // b.none
     150:	mov	w15, #0x1                   	// #1
     154:	cmn	x14, #0x8
     158:	b.eq	17c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x17c>  // b.none
     15c:	add	w13, w13, w15
     160:	and	w13, w13, w12
     164:	add	x16, x11, w13, uxtw #4
     168:	ldr	x14, [x16]
     16c:	add	w15, w15, #0x1
     170:	cmp	x14, x27
     174:	b.eq	180 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x180>  // b.none
     178:	b	154 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x154>
     17c:	add	x16, x11, x10, lsl #4
     180:	add	x10, x11, x10, lsl #4
     184:	cmp	x16, x10
     188:	b.eq	1a8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1a8>  // b.none
     18c:	ldur	w10, [x29, #-76]
     190:	sub	x8, x9, #0x1
     194:	cmp	x8, x10
     198:	b.hi	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.pmore
     19c:	stur	w8, [x29, #-80]
     1a0:	cbnz	w8, d0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xd0>
     1a4:	b	368 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x368>
     1a8:	ldr	w9, [sp, #52]
     1ac:	cmp	w8, w9
     1b0:	b.cs	34c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x34c>  // b.hs, b.nlast
     1b4:	ldr	x9, [sp, #40]
     1b8:	str	x27, [x9, w8, uxtw #3]
     1bc:	ldp	w8, w9, [sp, #48]
     1c0:	cmp	w8, w9
     1c4:	b.cs	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.hs, b.nlast
     1c8:	add	w8, w8, #0x1
     1cc:	str	w8, [sp, #48]
     1d0:	ldrb	w8, [x27, #16]
     1d4:	mov	w22, wzr
     1d8:	sub	w9, w8, #0x25
     1dc:	cmp	w9, #0x1b
     1e0:	b.hi	374 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x374>  // b.pmore
     1e4:	lsl	w9, w23, w9
     1e8:	tst	w9, w26
     1ec:	b.eq	c0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xc0>  // b.none
     1f0:	cmp	w8, #0x36
     1f4:	str	x25, [sp, #8]
     1f8:	str	d8, [sp, #16]
     1fc:	b.hi	448 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x448>  // b.pmore
     200:	mov	x9, #0x2a000000000         	// #2886218022912
     204:	lsl	x8, x23, x8
     208:	movk	x9, #0x70, lsl #48
     20c:	tst	x8, x9
     210:	b.eq	448 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x448>  // b.none
     214:	ldr	w9, [x27, #20]
     218:	and	x8, x9, #0xfffffff
     21c:	cbz	w8, 460 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x460>
     220:	tbnz	w9, #30, 27c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x27c>
     224:	mov	w9, #0x18                  	// #24
     228:	mneg	x8, x8, x9
     22c:	add	x8, x27, x8
     230:	b	280 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x280>
     234:	ldur	w10, [x29, #-76]
     238:	sub	x9, x9, #0x1
     23c:	cmp	x9, x10
     240:	b.hi	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.pmore
     244:	ldr	w10, [sp, #52]
     248:	sub	x8, x8, #0x1
     24c:	stur	w9, [x29, #-80]
     250:	cmp	x8, x10
     254:	b.hi	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.pmore
     258:	add	x1, sp, #0x8
     25c:	mov	x0, x21
     260:	str	w8, [sp, #48]
     264:	str	x27, [sp, #8]
     268:	stp	xzr, xzr, [x24]
     26c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     270:	ldur	w8, [x29, #-80]
     274:	cbnz	w8, d0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xd0>
     278:	b	368 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x368>
     27c:	ldur	x8, [x27, #-8]
     280:	ldr	x8, [x8]
     284:	str	w23, [sp, #16]
     288:	str	x8, [sp, #24]
     28c:	ldr	w9, [x27, #20]
     290:	and	x8, x9, #0xfffffff
     294:	cmp	w8, #0x1
     298:	b.ls	460 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x460>  // b.plast
     29c:	tbnz	w9, #30, 2b0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2b0>
     2a0:	mov	w9, #0x18                  	// #24
     2a4:	mneg	x8, x8, x9
     2a8:	add	x8, x27, x8
     2ac:	b	2b4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2b4>
     2b0:	ldur	x8, [x27, #-8]
     2b4:	ldp	w10, w9, [sp, #16]
     2b8:	ldr	x8, [x8, #24]
     2bc:	cmp	w10, w9
     2c0:	str	x8, [sp, #32]
     2c4:	b.cs	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.hs, b.nlast
     2c8:	ldp	w8, w9, [x29, #-80]
     2cc:	add	x10, x10, #0x1
     2d0:	lsl	x22, x10, #3
     2d4:	mov	x27, x25
     2d8:	str	w10, [sp, #16]
     2dc:	ldr	x28, [x27]
     2e0:	cmp	w8, w9
     2e4:	b.cs	314 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x314>  // b.hs, b.nlast
     2e8:	ldur	x9, [x29, #-88]
     2ec:	str	x28, [x9, w8, uxtw #3]
     2f0:	ldp	w8, w9, [x29, #-80]
     2f4:	cmp	w8, w9
     2f8:	b.cs	3e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3e8>  // b.hs, b.nlast
     2fc:	add	w8, w8, #0x1
     300:	subs	x22, x22, #0x8
     304:	add	x27, x27, #0x8
     308:	stur	w8, [x29, #-80]
     30c:	b.ne	2dc <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2dc>  // b.any
     310:	b	330 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x330>
     314:	sub	x0, x29, #0x58
     318:	mov	w3, #0x8                   	// #8
     31c:	mov	x1, x19
     320:	mov	x2, xzr
     324:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     328:	ldur	w8, [x29, #-80]
     32c:	b	2e8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2e8>
     330:	ldr	x0, [sp, #8]
     334:	cmp	x0, x25
     338:	b.eq	c8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xc8>  // b.none
     33c:	bl	0 <free>
     340:	ldur	w8, [x29, #-80]
     344:	cbnz	w8, d0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xd0>
     348:	b	368 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x368>
     34c:	add	x0, sp, #0x28
     350:	mov	w3, #0x8                   	// #8
     354:	mov	x1, x20
     358:	mov	x2, xzr
     35c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     360:	ldr	w8, [sp, #48]
     364:	b	1b4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1b4>
     368:	mov	w22, #0x1                   	// #1
     36c:	b	374 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x374>
     370:	mov	w22, wzr
     374:	ldr	x0, [sp, #40]
     378:	add	x8, sp, #0x28
     37c:	add	x8, x8, #0x10
     380:	cmp	x0, x8
     384:	b.eq	38c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x38c>  // b.none
     388:	bl	0 <free>
     38c:	ldur	x0, [x29, #-88]
     390:	sub	x8, x29, #0x58
     394:	add	x8, x8, #0x10
     398:	cmp	x0, x8
     39c:	b.eq	3a4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3a4>  // b.none
     3a0:	bl	0 <free>
     3a4:	mov	w0, w22
     3a8:	ldp	x20, x19, [sp, #304]
     3ac:	ldp	x22, x21, [sp, #288]
     3b0:	ldp	x24, x23, [sp, #272]
     3b4:	ldp	x26, x25, [sp, #256]
     3b8:	ldp	x28, x27, [sp, #240]
     3bc:	ldp	x29, x30, [sp, #224]
     3c0:	ldr	d8, [sp, #208]
     3c4:	add	sp, sp, #0x140
     3c8:	ret
     3cc:	sub	x0, x29, #0x58
     3d0:	mov	w3, #0x8                   	// #8
     3d4:	mov	x1, x19
     3d8:	mov	x2, xzr
     3dc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     3e0:	ldur	w8, [x29, #-80]
     3e4:	b	80 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x80>
     3e8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     3ec:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     3f0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     3f4:	add	x0, x0, #0x0
     3f8:	add	x1, x1, #0x0
     3fc:	add	x3, x3, #0x0
     400:	mov	w2, #0x43                  	// #67
     404:	bl	0 <__assert_fail>
     408:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     40c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     410:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     414:	add	x0, x0, #0x0
     418:	add	x1, x1, #0x0
     41c:	add	x3, x3, #0x0
     420:	mov	w2, #0x69                  	// #105
     424:	bl	0 <__assert_fail>
     428:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     42c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     430:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     434:	add	x0, x0, #0x0
     438:	add	x1, x1, #0x0
     43c:	add	x3, x3, #0x0
     440:	mov	w2, #0x252                 	// #594
     444:	bl	0 <__assert_fail>
     448:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     44c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     450:	add	x0, x0, #0x0
     454:	add	x1, x1, #0x0
     458:	mov	w2, #0x3c                  	// #60
     45c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     460:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     464:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     468:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     46c:	add	x0, x0, #0x0
     470:	add	x1, x1, #0x0
     474:	add	x3, x3, #0x0
     478:	mov	w2, #0xaa                  	// #170
     47c:	bl	0 <__assert_fail>

0000000000000480 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv>:
     480:	sub	sp, sp, #0x160
     484:	str	d8, [sp, #240]
     488:	stp	x29, x30, [sp, #256]
     48c:	stp	x28, x27, [sp, #272]
     490:	stp	x26, x25, [sp, #288]
     494:	stp	x24, x23, [sp, #304]
     498:	stp	x22, x21, [sp, #320]
     49c:	stp	x20, x19, [sp, #336]
     4a0:	add	x29, sp, #0xf0
     4a4:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4a8:	ldr	d0, [x9]
     4ac:	sub	x8, x29, #0x58
     4b0:	add	x10, sp, #0x48
     4b4:	add	x22, x8, #0x10
     4b8:	add	x23, x10, #0x10
     4bc:	stur	x22, [x29, #-88]
     4c0:	str	x23, [sp, #72]
     4c4:	stur	d0, [x29, #-80]
     4c8:	str	d0, [sp, #80]
     4cc:	ldr	x8, [x0, #72]
     4d0:	mov	x21, x0
     4d4:	ldr	x19, [x8]
     4d8:	ldur	x27, [x8, #-24]
     4dc:	mov	x0, x19
     4e0:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     4e4:	ldr	x8, [x27]
     4e8:	mov	w20, w0
     4ec:	mov	x0, x8
     4f0:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     4f4:	cbz	x27, b0c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x68c>
     4f8:	ldrb	w8, [x27, #16]
     4fc:	cmp	w8, #0x11
     500:	b.cc	a54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>  // b.lo, b.ul, b.last
     504:	mov	w8, #0x1                   	// #1
     508:	stp	x23, x22, [sp]
     50c:	stur	x27, [x29, #-72]
     510:	stur	w8, [x29, #-80]
     514:	ldrb	w8, [x27, #16]
     518:	str	x19, [sp, #16]
     51c:	str	w0, [sp, #24]
     520:	cmp	w8, #0x17
     524:	b.ls	b64 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6e4>  // b.plast
     528:	add	x25, x21, #0x50
     52c:	add	x1, sp, #0x28
     530:	mov	x0, x25
     534:	str	x27, [sp, #40]
     538:	add	x19, sp, #0x28
     53c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     540:	str	w20, [x0]
     544:	ldur	w8, [x29, #-80]
     548:	str	w20, [sp, #28]
     54c:	cbz	w8, 8c4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x444>
     550:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     554:	ldr	d8, [x9]
     558:	add	x28, x19, #0x10
     55c:	mov	w20, #0x1                   	// #1
     560:	mov	w23, #0x18                  	// #24
     564:	b	570 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xf0>
     568:	ldur	w8, [x29, #-80]
     56c:	cbz	w8, 8c4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x444>
     570:	ldur	x9, [x29, #-88]
     574:	add	x9, x9, w8, uxtw #3
     578:	ldur	x9, [x9, #-8]
     57c:	cbz	x9, b0c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x68c>
     580:	ldrb	w10, [x9, #16]
     584:	cmp	w10, #0x10
     588:	b.hi	5ac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x12c>  // b.pmore
     58c:	ldur	w9, [x29, #-76]
     590:	mov	w8, w8
     594:	sub	x8, x8, #0x1
     598:	cmp	x8, x9
     59c:	b.hi	aec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.pmore
     5a0:	stur	w8, [x29, #-80]
     5a4:	cbnz	w8, 570 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xf0>
     5a8:	b	8c4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x444>
     5ac:	cmp	w10, #0x17
     5b0:	b.ls	b64 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6e4>  // b.plast
     5b4:	add	x1, x29, #0x8
     5b8:	mov	x0, x25
     5bc:	str	x9, [x29, #8]
     5c0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     5c4:	ldr	x8, [x29, #8]
     5c8:	str	x28, [sp, #40]
     5cc:	str	d8, [sp, #48]
     5d0:	ldrb	w9, [x8, #16]
     5d4:	sub	w9, w9, #0x25
     5d8:	cmp	w9, #0x1b
     5dc:	b.hi	b2c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6ac>  // b.pmore
     5e0:	mov	w10, #0x8015                	// #32789
     5e4:	lsl	w9, w20, w9
     5e8:	movk	w10, #0x3, lsl #16
     5ec:	mov	x26, x0
     5f0:	tst	w9, w10
     5f4:	b.eq	614 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x194>  // b.none
     5f8:	ldr	w10, [x8, #20]
     5fc:	and	x9, x10, #0xfffffff
     600:	cbz	w9, b44 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6c4>
     604:	tbnz	w10, #30, 62c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1ac>
     608:	mneg	x9, x9, x23
     60c:	add	x9, x8, x9
     610:	b	630 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1b0>
     614:	tst	w9, #0xe000000
     618:	b.eq	b2c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6ac>  // b.none
     61c:	mov	w8, wzr
     620:	ldr	w9, [sp, #80]
     624:	cbnz	w9, 684 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x204>
     628:	b	69c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x21c>
     62c:	ldur	x9, [x8, #-8]
     630:	ldr	x9, [x9]
     634:	str	w20, [sp, #48]
     638:	str	x9, [sp, #56]
     63c:	ldr	w10, [x8, #20]
     640:	and	x9, x10, #0xfffffff
     644:	cmp	w9, #0x1
     648:	b.ls	b44 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6c4>  // b.plast
     64c:	tbnz	w10, #30, 65c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1dc>
     650:	mneg	x9, x9, x23
     654:	add	x8, x8, x9
     658:	b	660 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1e0>
     65c:	ldur	x8, [x8, #-8]
     660:	ldp	w9, w10, [sp, #48]
     664:	ldr	x8, [x8, #24]
     668:	cmp	w9, w10
     66c:	str	x8, [sp, #64]
     670:	b.cs	aec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.hs, b.nlast
     674:	add	w8, w9, #0x1
     678:	str	w8, [sp, #48]
     67c:	ldr	w9, [sp, #80]
     680:	cbz	w9, 69c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x21c>
     684:	ldr	x10, [sp, #72]
     688:	ldr	x11, [x29, #8]
     68c:	add	x10, x10, x9, lsl #3
     690:	ldur	x10, [x10, #-8]
     694:	cmp	x10, x11
     698:	b.eq	80c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x38c>  // b.none
     69c:	ldr	w8, [sp, #84]
     6a0:	cmp	w9, w8
     6a4:	b.cs	8a8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x428>  // b.hs, b.nlast
     6a8:	ldr	x8, [sp, #72]
     6ac:	ldr	x10, [x29, #8]
     6b0:	str	x10, [x8, w9, uxtw #3]
     6b4:	ldp	w8, w9, [sp, #80]
     6b8:	cmp	w8, w9
     6bc:	b.cs	aec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.hs, b.nlast
     6c0:	add	w8, w8, #0x1
     6c4:	str	w8, [sp, #80]
     6c8:	ldp	w22, w8, [x26]
     6cc:	cmp	w8, w22
     6d0:	csel	w8, w22, w8, cc  // cc = lo, ul, last
     6d4:	str	w8, [x26, #4]
     6d8:	ldr	w8, [sp, #48]
     6dc:	cbz	w8, 894 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>
     6e0:	ldr	x26, [sp, #40]
     6e4:	add	x24, x26, x8, lsl #3
     6e8:	b	6f8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x278>
     6ec:	add	x26, x26, #0x8
     6f0:	cmp	x26, x24
     6f4:	b.eq	894 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>  // b.none
     6f8:	ldr	x8, [x26]
     6fc:	cbz	x8, aac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x62c>
     700:	ldrb	w9, [x8, #16]
     704:	cmp	w9, #0x17
     708:	csel	x10, x8, xzr, hi  // hi = pmore
     70c:	str	x10, [sp, #32]
     710:	cbz	x10, 6ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>
     714:	ldr	w8, [x25, #24]
     718:	ldr	x9, [x25, #8]
     71c:	cbz	w8, 778 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2f8>
     720:	orr	x11, x10, #0x8
     724:	cmn	x11, #0x8
     728:	b.eq	acc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x64c>  // b.none
     72c:	ubfx	x11, x10, #4, #28
     730:	eor	w12, w11, w10, lsr #9
     734:	sub	w11, w8, #0x1
     738:	and	w12, w11, w12
     73c:	add	x13, x9, w12, uxtw #4
     740:	ldr	x14, [x13]
     744:	cmp	x14, x10
     748:	b.eq	77c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2fc>  // b.none
     74c:	mov	w15, #0x1                   	// #1
     750:	cmn	x14, #0x8
     754:	b.eq	778 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2f8>  // b.none
     758:	add	w12, w12, w15
     75c:	and	w12, w12, w11
     760:	add	x13, x9, w12, uxtw #4
     764:	ldr	x14, [x13]
     768:	add	w15, w15, #0x1
     76c:	cmp	x14, x10
     770:	b.eq	77c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2fc>  // b.none
     774:	b	750 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2d0>
     778:	add	x13, x9, x8, lsl #4
     77c:	add	x8, x9, x8, lsl #4
     780:	cmp	x13, x8
     784:	b.eq	7a4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x324>  // b.none
     788:	ldr	w8, [x13, #8]
     78c:	ldr	x9, [x21, #112]
     790:	madd	x8, x8, x23, x9
     794:	ldr	x8, [x8, #8]
     798:	cmp	w22, w8
     79c:	b.ls	6ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>  // b.plast
     7a0:	b	7b0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x330>
     7a4:	mov	x8, xzr
     7a8:	cmp	w22, w8
     7ac:	b.ls	6ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>  // b.plast
     7b0:	add	x1, sp, #0x20
     7b4:	mov	x0, x25
     7b8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     7bc:	str	w22, [x0]
     7c0:	ldp	w8, w9, [x29, #-80]
     7c4:	ldr	x19, [sp, #32]
     7c8:	cmp	w8, w9
     7cc:	b.cs	7f0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x370>  // b.hs, b.nlast
     7d0:	ldur	x9, [x29, #-88]
     7d4:	str	x19, [x9, w8, uxtw #3]
     7d8:	ldp	w8, w9, [x29, #-80]
     7dc:	cmp	w8, w9
     7e0:	b.cs	aec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.hs, b.nlast
     7e4:	add	w8, w8, #0x1
     7e8:	stur	w8, [x29, #-80]
     7ec:	b	6ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>
     7f0:	ldr	x1, [sp, #8]
     7f4:	sub	x0, x29, #0x58
     7f8:	mov	w3, #0x8                   	// #8
     7fc:	mov	x2, xzr
     800:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     804:	ldur	w8, [x29, #-80]
     808:	b	7d0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x350>
     80c:	ldp	w10, w11, [x29, #-80]
     810:	sub	x10, x10, #0x1
     814:	cmp	x10, x11
     818:	b.hi	aec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.pmore
     81c:	ldr	w11, [sp, #84]
     820:	sub	x9, x9, #0x1
     824:	stur	w10, [x29, #-80]
     828:	cmp	x9, x11
     82c:	b.hi	aec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.pmore
     830:	str	w9, [sp, #80]
     834:	cbz	w8, 894 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>
     838:	ldr	x22, [sp, #40]
     83c:	mov	w8, w8
     840:	lsl	x24, x8, #3
     844:	b	854 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3d4>
     848:	subs	x24, x24, #0x8
     84c:	add	x22, x22, #0x8
     850:	b.eq	894 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>  // b.none
     854:	ldr	x8, [x22]
     858:	cbz	x8, aac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x62c>
     85c:	ldrb	w9, [x8, #16]
     860:	cmp	w9, #0x17
     864:	csel	x8, x8, xzr, hi  // hi = pmore
     868:	str	x8, [sp, #32]
     86c:	cbz	x8, 848 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3c8>
     870:	add	x1, sp, #0x20
     874:	mov	x0, x25
     878:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     87c:	ldr	w8, [x26, #4]
     880:	ldr	w9, [x0, #4]
     884:	cmp	w8, w9
     888:	csel	w8, w9, w8, cc  // cc = lo, ul, last
     88c:	str	w8, [x26, #4]
     890:	b	848 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3c8>
     894:	ldr	x0, [sp, #40]
     898:	cmp	x0, x28
     89c:	b.eq	568 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xe8>  // b.none
     8a0:	bl	0 <free>
     8a4:	b	568 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xe8>
     8a8:	ldr	x1, [sp]
     8ac:	add	x0, sp, #0x48
     8b0:	mov	w3, #0x8                   	// #8
     8b4:	mov	x2, xzr
     8b8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     8bc:	ldr	w9, [sp, #80]
     8c0:	b	6a8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x228>
     8c4:	ldrb	w8, [x27, #16]
     8c8:	cmp	w8, #0x17
     8cc:	b.ls	b64 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6e4>  // b.plast
     8d0:	ldr	w8, [x25, #24]
     8d4:	ldr	x9, [x25, #8]
     8d8:	ldr	w20, [sp, #24]
     8dc:	ldr	x15, [sp, #16]
     8e0:	cbz	w8, 944 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4c4>
     8e4:	orr	x10, x27, #0x8
     8e8:	cmn	x10, #0x8
     8ec:	b.eq	acc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x64c>  // b.none
     8f0:	ubfx	x10, x27, #4, #28
     8f4:	eor	w11, w10, w27, lsr #9
     8f8:	sub	w10, w8, #0x1
     8fc:	and	w11, w10, w11
     900:	add	x12, x9, w11, uxtw #4
     904:	ldr	x13, [x12]
     908:	ldr	w16, [sp, #28]
     90c:	cmp	x13, x27
     910:	b.eq	94c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4cc>  // b.none
     914:	ldr	w16, [sp, #28]
     918:	mov	w14, #0x1                   	// #1
     91c:	cmn	x13, #0x8
     920:	b.eq	944 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4c4>  // b.none
     924:	add	w11, w11, w14
     928:	and	w11, w11, w10
     92c:	add	x12, x9, w11, uxtw #4
     930:	ldr	x13, [x12]
     934:	add	w14, w14, #0x1
     938:	cmp	x13, x27
     93c:	b.eq	94c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4cc>  // b.none
     940:	b	91c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x49c>
     944:	ldr	w16, [sp, #28]
     948:	add	x12, x9, x8, lsl #4
     94c:	add	x8, x9, x8, lsl #4
     950:	cmp	x12, x8
     954:	b.eq	9b4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x534>  // b.none
     958:	ldr	w8, [x12, #8]
     95c:	ldr	x9, [x21, #112]
     960:	mov	w10, #0x18                  	// #24
     964:	madd	x8, x8, x10, x9
     968:	ldr	w2, [x8, #12]
     96c:	cmp	w16, w2
     970:	b.hi	9c0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x540>  // b.pmore
     974:	b.cs	9a0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x520>  // b.hs, b.nlast
     978:	ldrb	w8, [x15, #8]
     97c:	cmp	w8, #0x10
     980:	b.eq	a54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>  // b.none
     984:	ldr	x0, [x21, #8]
     988:	ldr	x1, [x15]
     98c:	bl	0 <_ZNK4llvm10DataLayout23getSmallestLegalIntTypeERNS_11LLVMContextEj>
     990:	cbz	x0, a54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>
     994:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     998:	mov	w20, w0
     99c:	b	a54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>
     9a0:	cmp	w2, #0x1
     9a4:	b.ne	9e0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x560>  // b.any
     9a8:	mov	w8, #0x1                   	// #1
     9ac:	mov	w9, #0x1                   	// #1
     9b0:	b	a34 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5b4>
     9b4:	mov	x2, xzr
     9b8:	cmp	w16, w2
     9bc:	b.ls	974 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4f4>  // b.plast
     9c0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     9c4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     9c8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     9cc:	add	x0, x0, #0x0
     9d0:	add	x1, x1, #0x0
     9d4:	add	x3, x3, #0x0
     9d8:	mov	w2, #0xca                  	// #202
     9dc:	bl	0 <__assert_fail>
     9e0:	ldr	x8, [x21, #8]
     9e4:	ldr	w9, [x8, #40]
     9e8:	cbz	w9, a10 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x590>
     9ec:	ldr	x10, [x8, #32]
     9f0:	mov	x8, x9
     9f4:	mov	x11, x10
     9f8:	ldrb	w12, [x11], #1
     9fc:	cmp	w20, w12
     a00:	b.eq	a18 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x598>  // b.none
     a04:	subs	x8, x8, #0x1
     a08:	b.ne	9f8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x578>  // b.any
     a0c:	b	a1c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x59c>
     a10:	mov	w8, wzr
     a14:	b	a34 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5b4>
     a18:	mov	w8, #0x1                   	// #1
     a1c:	cbz	w9, a34 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5b4>
     a20:	ldrb	w11, [x10], #1
     a24:	cmp	x2, x11
     a28:	b.eq	9ac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x52c>  // b.none
     a2c:	subs	x9, x9, #0x1
     a30:	b.ne	a20 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5a0>  // b.any
     a34:	ldrb	w10, [x15, #8]
     a38:	eor	w8, w8, #0x1
     a3c:	cmp	w10, #0x10
     a40:	cset	w10, eq  // eq = none
     a44:	orr	w8, w10, w8
     a48:	orr	w8, w9, w8
     a4c:	cmp	w8, #0x0
     a50:	csel	w20, w2, w20, ne  // ne = any
     a54:	ldr	x0, [sp, #72]
     a58:	add	x8, sp, #0x48
     a5c:	add	x8, x8, #0x10
     a60:	cmp	x0, x8
     a64:	b.eq	a6c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5ec>  // b.none
     a68:	bl	0 <free>
     a6c:	ldur	x0, [x29, #-88]
     a70:	sub	x8, x29, #0x58
     a74:	add	x8, x8, #0x10
     a78:	cmp	x0, x8
     a7c:	b.eq	a84 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x604>  // b.none
     a80:	bl	0 <free>
     a84:	mov	w0, w20
     a88:	ldp	x20, x19, [sp, #336]
     a8c:	ldp	x22, x21, [sp, #320]
     a90:	ldp	x24, x23, [sp, #304]
     a94:	ldp	x26, x25, [sp, #288]
     a98:	ldp	x28, x27, [sp, #272]
     a9c:	ldp	x29, x30, [sp, #256]
     aa0:	ldr	d8, [sp, #240]
     aa4:	add	sp, sp, #0x160
     aa8:	ret
     aac:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ab0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ab4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ab8:	add	x0, x0, #0x0
     abc:	add	x1, x1, #0x0
     ac0:	add	x3, x3, #0x0
     ac4:	mov	w2, #0x69                  	// #105
     ac8:	bl	0 <__assert_fail>
     acc:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ad0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ad4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ad8:	add	x0, x0, #0x0
     adc:	add	x1, x1, #0x0
     ae0:	add	x3, x3, #0x0
     ae4:	mov	w2, #0x252                 	// #594
     ae8:	bl	0 <__assert_fail>
     aec:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     af0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     af4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     af8:	add	x0, x0, #0x0
     afc:	add	x1, x1, #0x0
     b00:	add	x3, x3, #0x0
     b04:	mov	w2, #0x43                  	// #67
     b08:	bl	0 <__assert_fail>
     b0c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b10:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b14:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b18:	add	x0, x0, #0x0
     b1c:	add	x1, x1, #0x0
     b20:	add	x3, x3, #0x0
     b24:	mov	w2, #0x69                  	// #105
     b28:	bl	0 <__assert_fail>
     b2c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b30:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b34:	add	x0, x0, #0x0
     b38:	add	x1, x1, #0x0
     b3c:	mov	w2, #0x3c                  	// #60
     b40:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     b44:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b48:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b4c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b50:	add	x0, x0, #0x0
     b54:	add	x1, x1, #0x0
     b58:	add	x3, x3, #0x0
     b5c:	mov	w2, #0xaa                  	// #170
     b60:	bl	0 <__assert_fail>
     b64:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b68:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b6c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b70:	add	x0, x0, #0x0
     b74:	add	x1, x1, #0x0
     b78:	add	x3, x3, #0x0
     b7c:	mov	w2, #0x108                 	// #264
     b80:	bl	0 <__assert_fail>

0000000000000b84 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv>:
     b84:	stp	x29, x30, [sp, #-96]!
     b88:	str	x27, [sp, #16]
     b8c:	stp	x26, x25, [sp, #32]
     b90:	stp	x24, x23, [sp, #48]
     b94:	stp	x22, x21, [sp, #64]
     b98:	stp	x20, x19, [sp, #80]
     b9c:	mov	x29, sp
     ba0:	mov	x19, x0
     ba4:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ba8:	tbz	w0, #0, d40 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1bc>
     bac:	ldp	x23, x24, [x19, #112]
     bb0:	cmp	x23, x24
     bb4:	b.eq	d08 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x184>  // b.none
     bb8:	mov	w26, wzr
     bbc:	mov	w25, #0x18                  	// #24
     bc0:	b	bd8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x54>
     bc4:	mov	w22, w26
     bc8:	add	x23, x23, #0x18
     bcc:	cmp	x23, x24
     bd0:	mov	w26, w22
     bd4:	b.eq	d0c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x188>  // b.none
     bd8:	ldr	x20, [x23]
     bdc:	mov	x0, x20
     be0:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     be4:	ldr	x8, [x20, #8]
     be8:	cbz	x8, bf4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x70>
     bec:	ldr	x8, [x8, #8]
     bf0:	cbz	x8, bc4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x40>
     bf4:	cbz	x20, de8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x264>
     bf8:	ldrb	w22, [x20, #16]
     bfc:	mov	x0, x20
     c00:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     c04:	ldr	x21, [x20, #8]
     c08:	cbz	x21, bc4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x40>
     c0c:	sub	w27, w22, #0x3f
     c10:	b	c24 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xa0>
     c14:	mov	w22, w26
     c18:	ldr	x21, [x21, #8]
     c1c:	mov	w26, w22
     c20:	cbz	x21, bc8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x44>
     c24:	mov	x0, x21
     c28:	bl	0 <_ZNK4llvm3Use7getUserEv>
     c2c:	cbz	x0, d88 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x204>
     c30:	ldrb	w8, [x0, #16]
     c34:	cmp	w8, #0x18
     c38:	b.cc	c14 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x90>  // b.lo, b.ul, b.last
     c3c:	ldr	x8, [x19, #72]
     c40:	cmp	x8, x0
     c44:	b.eq	c14 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x90>  // b.none
     c48:	ldr	w8, [x19, #104]
     c4c:	ldr	x9, [x19, #88]
     c50:	cbz	w8, cac <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x128>
     c54:	orr	x10, x0, #0x8
     c58:	cmn	x10, #0x8
     c5c:	b.eq	da8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x224>  // b.none
     c60:	ubfx	x10, x0, #4, #28
     c64:	eor	w11, w10, w0, lsr #9
     c68:	sub	w10, w8, #0x1
     c6c:	and	w11, w10, w11
     c70:	add	x14, x9, w11, uxtw #4
     c74:	ldr	x12, [x14]
     c78:	cmp	x12, x0
     c7c:	b.eq	cb0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x12c>  // b.none
     c80:	mov	w13, #0x1                   	// #1
     c84:	cmn	x12, #0x8
     c88:	b.eq	cac <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x128>  // b.none
     c8c:	add	w11, w11, w13
     c90:	and	w11, w11, w10
     c94:	add	x14, x9, w11, uxtw #4
     c98:	ldr	x12, [x14]
     c9c:	add	w13, w13, #0x1
     ca0:	cmp	x12, x0
     ca4:	b.eq	cb0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x12c>  // b.none
     ca8:	b	c84 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x100>
     cac:	add	x14, x9, x8, lsl #4
     cb0:	add	x8, x9, x8, lsl #4
     cb4:	cmp	x14, x8
     cb8:	b.ne	c14 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x90>  // b.any
     cbc:	and	w8, w27, #0xff
     cc0:	cmp	w8, #0x1
     cc4:	b.hi	d40 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1bc>  // b.pmore
     cc8:	ldr	w9, [x20, #20]
     ccc:	and	x8, x9, #0xfffffff
     cd0:	cbz	w8, dc8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x244>
     cd4:	tbnz	w9, #30, ce4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x160>
     cd8:	mneg	x8, x8, x25
     cdc:	add	x8, x20, x8
     ce0:	b	ce8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x164>
     ce4:	ldur	x8, [x20, #-8]
     ce8:	ldr	x8, [x8]
     cec:	ldr	x0, [x8]
     cf0:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     cf4:	mov	w22, w0
     cf8:	cbz	w26, c18 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x94>
     cfc:	cmp	w26, w22
     d00:	b.eq	c18 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x94>  // b.none
     d04:	b	d40 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1bc>
     d08:	mov	w22, wzr
     d0c:	ldr	x8, [x19, #72]
     d10:	ldur	x8, [x8, #-24]
     d14:	ldr	x0, [x8]
     d18:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     d1c:	mov	w21, w0
     d20:	mov	x0, x19
     d24:	bl	480 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv>
     d28:	cmp	w0, w21
     d2c:	b.cs	d40 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1bc>  // b.hs, b.nlast
     d30:	mov	w20, w0
     d34:	cbz	w22, d60 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1dc>
     d38:	cmp	w22, w20
     d3c:	b.eq	d60 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1dc>  // b.none
     d40:	ldp	x20, x19, [sp, #80]
     d44:	ldp	x22, x21, [sp, #64]
     d48:	ldp	x24, x23, [sp, #48]
     d4c:	ldp	x26, x25, [sp, #32]
     d50:	ldr	x27, [sp, #16]
     d54:	mov	x0, xzr
     d58:	ldp	x29, x30, [sp], #96
     d5c:	ret
     d60:	ldr	x0, [x19, #72]
     d64:	bl	0 <_ZNK4llvm5Value10getContextEv>
     d68:	mov	w1, w20
     d6c:	ldp	x20, x19, [sp, #80]
     d70:	ldp	x22, x21, [sp, #64]
     d74:	ldp	x24, x23, [sp, #48]
     d78:	ldp	x26, x25, [sp, #32]
     d7c:	ldr	x27, [sp, #16]
     d80:	ldp	x29, x30, [sp], #96
     d84:	b	0 <_ZN4llvm11IntegerType3getERNS_11LLVMContextEj>
     d88:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     d8c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     d90:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     d94:	add	x0, x0, #0x0
     d98:	add	x1, x1, #0x0
     d9c:	add	x3, x3, #0x0
     da0:	mov	w2, #0x69                  	// #105
     da4:	bl	0 <__assert_fail>
     da8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     dac:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     db0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     db4:	add	x0, x0, #0x0
     db8:	add	x1, x1, #0x0
     dbc:	add	x3, x3, #0x0
     dc0:	mov	w2, #0x252                 	// #594
     dc4:	bl	0 <__assert_fail>
     dc8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     dcc:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     dd0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     dd4:	add	x0, x0, #0x0
     dd8:	add	x1, x1, #0x0
     ddc:	add	x3, x3, #0x0
     de0:	mov	w2, #0xaa                  	// #170
     de4:	bl	0 <__assert_fail>
     de8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     dec:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     df0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     df4:	add	x0, x0, #0x0
     df8:	add	x1, x1, #0x0
     dfc:	add	x3, x3, #0x0
     e00:	mov	w2, #0x69                  	// #105
     e04:	bl	0 <__assert_fail>

0000000000000e08 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>:
     e08:	stp	x29, x30, [sp, #-32]!
     e0c:	stp	x20, x19, [sp, #16]
     e10:	mov	x29, sp
     e14:	cbz	x2, f24 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x11c>
     e18:	ldrb	w8, [x2, #8]
     e1c:	cmp	w8, #0x10
     e20:	b.eq	f24 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x11c>  // b.none
     e24:	ldr	x8, [x1]
     e28:	mov	x20, x1
     e2c:	cbz	x8, f44 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x13c>
     e30:	ldrb	w9, [x8, #8]
     e34:	mov	x19, x0
     e38:	cmp	w9, #0x10
     e3c:	b.ne	e50 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x48>  // b.any
     e40:	ldr	w1, [x8, #32]
     e44:	mov	x0, x2
     e48:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
     e4c:	mov	x2, x0
     e50:	ldrb	w8, [x20, #16]
     e54:	cmp	w8, #0x10
     e58:	b.ls	ec8 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xc0>  // b.plast
     e5c:	cmp	w8, #0x17
     e60:	b.ls	fa4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x19c>  // b.plast
     e64:	ldr	w8, [x19, #104]
     e68:	ldr	x9, [x19, #88]
     e6c:	cbz	w8, ef0 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xe8>
     e70:	orr	x10, x20, #0x8
     e74:	cmn	x10, #0x8
     e78:	b.eq	f84 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x17c>  // b.none
     e7c:	ubfx	x10, x20, #4, #28
     e80:	eor	w11, w10, w20, lsr #9
     e84:	sub	w10, w8, #0x1
     e88:	and	w11, w10, w11
     e8c:	add	x12, x9, w11, uxtw #4
     e90:	ldr	x13, [x12]
     e94:	cmp	x13, x20
     e98:	b.eq	ef4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xec>  // b.none
     e9c:	mov	w14, #0x1                   	// #1
     ea0:	cmn	x13, #0x8
     ea4:	b.eq	ef0 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xe8>  // b.none
     ea8:	add	w11, w11, w14
     eac:	and	w11, w11, w10
     eb0:	add	x12, x9, w11, uxtw #4
     eb4:	ldr	x13, [x12]
     eb8:	add	w14, w14, #0x1
     ebc:	cmp	x13, x20
     ec0:	b.eq	ef4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xec>  // b.none
     ec4:	b	ea0 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x98>
     ec8:	mov	x0, x20
     ecc:	mov	x1, x2
     ed0:	mov	w2, wzr
     ed4:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
     ed8:	ldp	x2, x1, [x19]
     edc:	mov	x19, x0
     ee0:	bl	0 <_ZN4llvm20ConstantFoldConstantEPKNS_8ConstantERKNS_10DataLayoutEPKNS_17TargetLibraryInfoE>
     ee4:	cmp	x0, #0x0
     ee8:	csel	x0, x19, x0, eq  // eq = none
     eec:	b	f18 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x110>
     ef0:	add	x12, x9, x8, lsl #4
     ef4:	add	x8, x9, x8, lsl #4
     ef8:	cmp	x12, x8
     efc:	b.eq	f64 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x15c>  // b.none
     f00:	ldr	w8, [x12, #8]
     f04:	ldr	x9, [x19, #112]
     f08:	mov	w10, #0x18                  	// #24
     f0c:	madd	x8, x8, x10, x9
     f10:	ldr	x0, [x8, #16]
     f14:	cbz	x0, f64 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x15c>
     f18:	ldp	x20, x19, [sp, #16]
     f1c:	ldp	x29, x30, [sp], #32
     f20:	ret
     f24:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f28:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f2c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f30:	add	x0, x0, #0x0
     f34:	add	x1, x1, #0x0
     f38:	add	x3, x3, #0x0
     f3c:	mov	w2, #0x116                 	// #278
     f40:	bl	0 <__assert_fail>
     f44:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f48:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f4c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f50:	add	x0, x0, #0x0
     f54:	add	x1, x1, #0x0
     f58:	add	x3, x3, #0x0
     f5c:	mov	w2, #0x69                  	// #105
     f60:	bl	0 <__assert_fail>
     f64:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f68:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f6c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f70:	add	x0, x0, #0x0
     f74:	add	x1, x1, #0x0
     f78:	add	x3, x3, #0x0
     f7c:	mov	w2, #0x128                 	// #296
     f80:	bl	0 <__assert_fail>
     f84:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f88:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f8c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f90:	add	x0, x0, #0x0
     f94:	add	x1, x1, #0x0
     f98:	add	x3, x3, #0x0
     f9c:	mov	w2, #0x252                 	// #594
     fa0:	bl	0 <__assert_fail>
     fa4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     fa8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     fac:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     fb0:	add	x0, x0, #0x0
     fb4:	add	x1, x1, #0x0
     fb8:	add	x3, x3, #0x0
     fbc:	mov	w2, #0x108                 	// #264
     fc0:	bl	0 <__assert_fail>

0000000000000fc4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE>:
     fc4:	sub	sp, sp, #0xf0
     fc8:	stp	x29, x30, [sp, #144]
     fcc:	stp	x28, x27, [sp, #160]
     fd0:	stp	x26, x25, [sp, #176]
     fd4:	stp	x24, x23, [sp, #192]
     fd8:	stp	x22, x21, [sp, #208]
     fdc:	stp	x20, x19, [sp, #224]
     fe0:	add	x29, sp, #0x90
     fe4:	ldp	x26, x27, [x0, #112]
     fe8:	mov	x19, x0
     fec:	mov	x20, x1
     ff0:	cmp	x26, x27
     ff4:	b.eq	1430 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x46c>  // b.none
     ff8:	add	x8, sp, #0x30
     ffc:	add	x9, x19, #0x18
    1000:	str	x9, [sp, #16]
    1004:	add	x9, x19, #0x28
    1008:	mov	w28, #0x18                  	// #24
    100c:	add	x21, x8, #0x30
    1010:	add	x22, x8, #0x8
    1014:	str	x9, [sp, #8]
    1018:	b	1028 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x64>
    101c:	add	x26, x26, #0x18
    1020:	cmp	x26, x27
    1024:	b.eq	1430 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x46c>  // b.none
    1028:	ldr	x8, [x26, #16]
    102c:	cbnz	x8, 15e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x61c>
    1030:	ldr	x23, [x26]
    1034:	mov	x0, x23
    1038:	bl	0 <_ZNK4llvm5Value10getContextEv>
    103c:	stp	x0, xzr, [sp, #72]
    1040:	mov	w8, #0x200                 	// #512
    1044:	add	x0, sp, #0x30
    1048:	mov	x1, x23
    104c:	str	xzr, [sp, #48]
    1050:	str	wzr, [sp, #88]
    1054:	strh	w8, [sp, #92]
    1058:	strb	wzr, [sp, #94]
    105c:	stp	xzr, xzr, [x22]
    1060:	stp	xzr, xzr, [x21]
    1064:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1068:	ldrb	w8, [x23, #16]
    106c:	sub	w9, w8, #0x25
    1070:	cmp	w9, #0x1b
    1074:	b.hi	15c8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x604>  // b.pmore
    1078:	mov	w10, #0x1                   	// #1
    107c:	lsl	w9, w10, w9
    1080:	mov	w10, #0x8015                	// #32789
    1084:	movk	w10, #0x3, lsl #16
    1088:	tst	w9, w10
    108c:	sub	w25, w8, #0x18
    1090:	b.eq	10b0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0xec>  // b.none
    1094:	ldr	w9, [x23, #20]
    1098:	and	x8, x9, #0xfffffff
    109c:	cbz	w8, 15a8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5e4>
    10a0:	tbnz	w9, #30, 110c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x148>
    10a4:	mneg	x8, x8, x28
    10a8:	add	x8, x23, x8
    10ac:	b	1110 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x14c>
    10b0:	tst	w9, #0xe000000
    10b4:	b.eq	15c8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x604>  // b.none
    10b8:	cbz	x20, 1620 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x65c>
    10bc:	ldrb	w8, [x20, #8]
    10c0:	cmp	w8, #0x10
    10c4:	b.eq	1620 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x65c>  // b.none
    10c8:	ldr	x8, [x23]
    10cc:	cbz	x8, 1640 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x67c>
    10d0:	ldrb	w9, [x8, #8]
    10d4:	mov	x1, x20
    10d8:	cmp	w9, #0x10
    10dc:	b.ne	10f0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x12c>  // b.any
    10e0:	ldr	w1, [x8, #32]
    10e4:	mov	x0, x20
    10e8:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
    10ec:	mov	x1, x0
    10f0:	ldr	w9, [x23, #20]
    10f4:	and	x8, x9, #0xfffffff
    10f8:	cbz	w8, 15a8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5e4>
    10fc:	tbnz	w9, #30, 11bc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1f8>
    1100:	mneg	x10, x8, x28
    1104:	add	x10, x23, x10
    1108:	b	11c0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1fc>
    110c:	ldur	x8, [x23, #-8]
    1110:	ldr	x1, [x8]
    1114:	mov	x0, x19
    1118:	mov	x2, x20
    111c:	bl	e08 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
    1120:	ldr	w9, [x23, #20]
    1124:	and	x8, x9, #0xfffffff
    1128:	cmp	w8, #0x1
    112c:	b.ls	15a8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5e4>  // b.plast
    1130:	mov	x24, x0
    1134:	tbnz	w9, #30, 1144 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x180>
    1138:	mneg	x8, x8, x28
    113c:	add	x8, x23, x8
    1140:	b	1148 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x184>
    1144:	ldur	x8, [x23, #-8]
    1148:	ldr	x1, [x8, #24]
    114c:	mov	x0, x19
    1150:	mov	x2, x20
    1154:	bl	e08 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
    1158:	mov	x3, x0
    115c:	mov	w8, #0x101                 	// #257
    1160:	add	x0, sp, #0x30
    1164:	sub	x4, x29, #0x18
    1168:	mov	w1, w25
    116c:	mov	x2, x24
    1170:	mov	x5, xzr
    1174:	stp	xzr, xzr, [x29, #-24]
    1178:	sturh	w8, [x29, #-8]
    117c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1180:	mov	x24, x0
    1184:	str	x0, [x26, #16]
    1188:	cbz	x0, 1600 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x63c>
    118c:	cbz	x24, 11a8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1e4>
    1190:	ldrb	w8, [x24, #16]
    1194:	cmp	w8, #0x18
    1198:	b.cc	11a8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1e4>  // b.lo, b.ul, b.last
    119c:	mov	x0, x24
    11a0:	mov	x1, x23
    11a4:	bl	0 <_ZN4llvm5Value8takeNameEPS0_>
    11a8:	ldr	x1, [sp, #48]
    11ac:	cbz	x1, 101c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    11b0:	add	x0, sp, #0x30
    11b4:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
    11b8:	b	101c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    11bc:	ldur	x10, [x23, #-8]
    11c0:	ldr	x10, [x10]
    11c4:	ldr	x10, [x10]
    11c8:	cmp	x10, x1
    11cc:	b.eq	11e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x21c>  // b.none
    11d0:	tbnz	w9, #30, 1200 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x23c>
    11d4:	mneg	x8, x8, x28
    11d8:	add	x8, x23, x8
    11dc:	b	1204 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x240>
    11e0:	cbz	x23, 1680 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6bc>
    11e4:	ldrb	w10, [x23, #16]
    11e8:	cmp	w10, #0x3e
    11ec:	b.eq	16a0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6dc>  // b.none
    11f0:	tbnz	w9, #30, 1350 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x38c>
    11f4:	mneg	x8, x8, x28
    11f8:	add	x8, x23, x8
    11fc:	b	1354 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x390>
    1200:	ldur	x8, [x23, #-8]
    1204:	ldr	x24, [x8]
    1208:	mov	w8, #0x101                 	// #257
    120c:	stp	xzr, xzr, [sp, #24]
    1210:	strh	w8, [sp, #40]
    1214:	ldr	x8, [x24]
    1218:	cmp	x8, x1
    121c:	b.eq	1278 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2b4>  // b.none
    1220:	ldrb	w8, [x24, #16]
    1224:	cmp	w8, #0x10
    1228:	b.ls	1264 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2a0>  // b.plast
    122c:	cmp	w25, #0x28
    1230:	cset	w2, eq  // eq = none
    1234:	mov	w8, #0x101                 	// #257
    1238:	sub	x3, x29, #0x18
    123c:	mov	x0, x24
    1240:	mov	x4, xzr
    1244:	stp	xzr, xzr, [x29, #-24]
    1248:	sturh	w8, [x29, #-8]
    124c:	bl	0 <_ZN4llvm8CastInst17CreateIntegerCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineEPNS_11InstructionE>
    1250:	mov	x1, x0
    1254:	add	x0, sp, #0x30
    1258:	add	x2, sp, #0x18
    125c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1260:	b	1274 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2b0>
    1264:	cmp	w25, #0x28
    1268:	cset	w2, eq  // eq = none
    126c:	mov	x0, x24
    1270:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
    1274:	mov	x24, x0
    1278:	ldr	w8, [x19, #32]
    127c:	ldr	x9, [x19, #24]
    1280:	lsl	x11, x8, #3
    1284:	cmp	w8, #0x4
    1288:	add	x10, x9, x11
    128c:	mov	x0, x9
    1290:	b.cc	12e4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x320>  // b.lo, b.ul, b.last
    1294:	lsr	x11, x8, #2
    1298:	add	x11, x11, #0x1
    129c:	mov	x0, x9
    12a0:	ldr	x12, [x0]
    12a4:	cmp	x12, x23
    12a8:	b.eq	132c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x368>  // b.none
    12ac:	ldr	x12, [x0, #8]
    12b0:	cmp	x12, x23
    12b4:	b.eq	13a8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3e4>  // b.none
    12b8:	ldr	x12, [x0, #16]
    12bc:	cmp	x12, x23
    12c0:	b.eq	13f4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x430>  // b.none
    12c4:	ldr	x12, [x0, #24]
    12c8:	cmp	x12, x23
    12cc:	b.eq	1404 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x440>  // b.none
    12d0:	sub	x11, x11, #0x1
    12d4:	cmp	x11, #0x1
    12d8:	add	x0, x0, #0x20
    12dc:	b.gt	12a0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2dc>
    12e0:	sub	x11, x10, x0
    12e4:	asr	x11, x11, #3
    12e8:	cmp	x11, #0x1
    12ec:	b.eq	1320 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x35c>  // b.none
    12f0:	cmp	x11, #0x2
    12f4:	b.eq	1310 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x34c>  // b.none
    12f8:	cmp	x11, #0x3
    12fc:	b.ne	13b4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3f0>  // b.any
    1300:	ldr	x11, [x0]
    1304:	cmp	x11, x23
    1308:	b.eq	132c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x368>  // b.none
    130c:	add	x0, x0, #0x8
    1310:	ldr	x11, [x0]
    1314:	cmp	x11, x23
    1318:	b.eq	132c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x368>  // b.none
    131c:	add	x0, x0, #0x8
    1320:	ldr	x11, [x0]
    1324:	cmp	x11, x23
    1328:	b.ne	13b4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3f0>  // b.any
    132c:	cmp	x0, x10
    1330:	b.eq	13b4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3f0>  // b.none
    1334:	cbz	x24, 1660 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x69c>
    1338:	ldrb	w11, [x24, #16]
    133c:	cmp	w11, #0x3e
    1340:	b.ne	1368 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3a4>  // b.any
    1344:	str	x24, [x0]
    1348:	str	x24, [x26, #16]
    134c:	b	118c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1c8>
    1350:	ldur	x8, [x23, #-8]
    1354:	ldr	x8, [x8]
    1358:	str	x8, [x26, #16]
    135c:	ldr	x1, [sp, #48]
    1360:	cbnz	x1, 11b0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1ec>
    1364:	b	101c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    1368:	cmp	x9, x0
    136c:	b.hi	16e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x71c>  // b.pmore
    1370:	cmp	x10, x0
    1374:	b.ls	1700 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x73c>  // b.plast
    1378:	add	x1, x0, #0x8
    137c:	subs	x2, x10, x1
    1380:	b.eq	138c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3c8>  // b.none
    1384:	bl	0 <memmove>
    1388:	ldr	w8, [x19, #32]
    138c:	ldr	w9, [x19, #36]
    1390:	sub	x8, x8, #0x1
    1394:	cmp	x8, x9
    1398:	b.hi	16c0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6fc>  // b.pmore
    139c:	str	w8, [x19, #32]
    13a0:	str	x24, [x26, #16]
    13a4:	b	118c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1c8>
    13a8:	add	x0, x0, #0x8
    13ac:	cmp	x0, x10
    13b0:	b.ne	1334 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x370>  // b.any
    13b4:	cbz	x24, 1660 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x69c>
    13b8:	ldrb	w10, [x24, #16]
    13bc:	cmp	w10, #0x3e
    13c0:	csel	x25, x24, xzr, eq  // eq = none
    13c4:	cbz	x25, 13ec <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x428>
    13c8:	ldr	w10, [x19, #36]
    13cc:	cmp	w8, w10
    13d0:	b.cs	1414 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x450>  // b.hs, b.nlast
    13d4:	str	x25, [x9, x8, lsl #3]
    13d8:	ldp	w8, w9, [x19, #32]
    13dc:	cmp	w8, w9
    13e0:	b.cs	16c0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6fc>  // b.hs, b.nlast
    13e4:	add	w8, w8, #0x1
    13e8:	str	w8, [x19, #32]
    13ec:	str	x24, [x26, #16]
    13f0:	b	118c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1c8>
    13f4:	add	x0, x0, #0x10
    13f8:	cmp	x0, x10
    13fc:	b.ne	1334 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x370>  // b.any
    1400:	b	13b4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3f0>
    1404:	add	x0, x0, #0x18
    1408:	cmp	x0, x10
    140c:	b.ne	1334 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x370>  // b.any
    1410:	b	13b4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3f0>
    1414:	ldp	x1, x0, [sp, #8]
    1418:	mov	w3, #0x8                   	// #8
    141c:	mov	x2, xzr
    1420:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1424:	ldr	w8, [x19, #32]
    1428:	ldr	x9, [x19, #24]
    142c:	b	13d4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x410>
    1430:	ldr	x8, [x19, #72]
    1434:	mov	x0, x19
    1438:	mov	x2, x20
    143c:	ldur	x1, [x8, #-24]
    1440:	bl	e08 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
    1444:	ldr	x22, [x19, #72]
    1448:	ldr	x8, [x0]
    144c:	mov	x20, x0
    1450:	ldr	x21, [x22]
    1454:	cmp	x8, x21
    1458:	b.eq	1534 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x570>  // b.none
    145c:	mov	x0, x22
    1460:	bl	0 <_ZNK4llvm5Value10getContextEv>
    1464:	stp	x0, xzr, [sp, #72]
    1468:	mov	w8, #0x200                 	// #512
    146c:	add	x0, sp, #0x30
    1470:	mov	x1, x22
    1474:	str	wzr, [sp, #88]
    1478:	strb	wzr, [sp, #94]
    147c:	stp	xzr, xzr, [sp, #56]
    1480:	str	xzr, [sp, #48]
    1484:	strh	w8, [sp, #92]
    1488:	stp	xzr, xzr, [sp, #96]
    148c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1490:	mov	w8, #0x101                 	// #257
    1494:	stp	xzr, xzr, [sp, #24]
    1498:	strh	w8, [sp, #40]
    149c:	ldr	x8, [x20]
    14a0:	cmp	x8, x21
    14a4:	b.eq	1504 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x540>  // b.none
    14a8:	ldrb	w8, [x20, #16]
    14ac:	cmp	w8, #0x10
    14b0:	b.ls	14ec <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x528>  // b.plast
    14b4:	mov	w8, #0x101                 	// #257
    14b8:	sub	x3, x29, #0x18
    14bc:	mov	x0, x20
    14c0:	mov	x1, x21
    14c4:	mov	w2, wzr
    14c8:	mov	x4, xzr
    14cc:	stp	xzr, xzr, [x29, #-24]
    14d0:	sturh	w8, [x29, #-8]
    14d4:	bl	0 <_ZN4llvm8CastInst17CreateIntegerCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineEPNS_11InstructionE>
    14d8:	mov	x1, x0
    14dc:	add	x0, sp, #0x30
    14e0:	add	x2, sp, #0x18
    14e4:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    14e8:	b	14fc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x538>
    14ec:	mov	x0, x20
    14f0:	mov	x1, x21
    14f4:	mov	w2, wzr
    14f8:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
    14fc:	mov	x20, x0
    1500:	cbz	x0, 1600 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x63c>
    1504:	cbz	x20, 1520 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x55c>
    1508:	ldrb	w8, [x20, #16]
    150c:	cmp	w8, #0x18
    1510:	b.cc	1520 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x55c>  // b.lo, b.ul, b.last
    1514:	ldr	x1, [x19, #72]
    1518:	mov	x0, x20
    151c:	bl	0 <_ZN4llvm5Value8takeNameEPS0_>
    1520:	ldr	x1, [sp, #48]
    1524:	cbz	x1, 1530 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x56c>
    1528:	add	x0, sp, #0x30
    152c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
    1530:	ldr	x22, [x19, #72]
    1534:	mov	x0, x22
    1538:	mov	x1, x20
    153c:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
    1540:	ldr	x0, [x19, #72]
    1544:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    1548:	ldp	x20, x22, [x19, #112]
    154c:	cmp	x22, x20
    1550:	b.eq	1588 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5c4>  // b.none
    1554:	mov	x21, x22
    1558:	b	1568 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5a4>
    155c:	cmp	x20, x21
    1560:	mov	x22, x21
    1564:	b.eq	1588 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5c4>  // b.none
    1568:	ldr	x19, [x21, #-24]!
    156c:	mov	x0, x19
    1570:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
    1574:	ldr	x8, [x19, #8]
    1578:	cbnz	x8, 155c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x598>
    157c:	ldur	x0, [x22, #-24]
    1580:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    1584:	b	155c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x598>
    1588:	ldp	x20, x19, [sp, #224]
    158c:	ldp	x22, x21, [sp, #208]
    1590:	ldp	x24, x23, [sp, #192]
    1594:	ldp	x26, x25, [sp, #176]
    1598:	ldp	x28, x27, [sp, #160]
    159c:	ldp	x29, x30, [sp, #144]
    15a0:	add	sp, sp, #0xf0
    15a4:	ret
    15a8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15ac:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15b0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15b4:	add	x0, x0, #0x0
    15b8:	add	x1, x1, #0x0
    15bc:	add	x3, x3, #0x0
    15c0:	mov	w2, #0xaa                  	// #170
    15c4:	bl	0 <__assert_fail>
    15c8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15cc:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15d0:	add	x0, x0, #0x0
    15d4:	add	x1, x1, #0x0
    15d8:	mov	w2, #0x163                 	// #355
    15dc:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    15e0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15e4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15e8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    15ec:	add	x0, x0, #0x0
    15f0:	add	x1, x1, #0x0
    15f4:	add	x3, x3, #0x0
    15f8:	mov	w2, #0x131                 	// #305
    15fc:	bl	0 <__assert_fail>
    1600:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1604:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1608:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    160c:	add	x0, x0, #0x0
    1610:	add	x1, x1, #0x0
    1614:	add	x3, x3, #0x0
    1618:	mov	w2, #0x69                  	// #105
    161c:	bl	0 <__assert_fail>
    1620:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1624:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1628:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    162c:	add	x0, x0, #0x0
    1630:	add	x1, x1, #0x0
    1634:	add	x3, x3, #0x0
    1638:	mov	w2, #0x116                 	// #278
    163c:	bl	0 <__assert_fail>
    1640:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1644:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1648:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    164c:	add	x0, x0, #0x0
    1650:	add	x1, x1, #0x0
    1654:	add	x3, x3, #0x0
    1658:	mov	w2, #0x69                  	// #105
    165c:	bl	0 <__assert_fail>
    1660:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1664:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1668:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    166c:	add	x0, x0, #0x0
    1670:	add	x1, x1, #0x0
    1674:	add	x3, x3, #0x0
    1678:	mov	w2, #0x69                  	// #105
    167c:	bl	0 <__assert_fail>
    1680:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1684:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1688:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    168c:	add	x0, x0, #0x0
    1690:	add	x1, x1, #0x0
    1694:	add	x3, x3, #0x0
    1698:	mov	w2, #0x69                  	// #105
    169c:	bl	0 <__assert_fail>
    16a0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16a4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16a8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16ac:	add	x0, x0, #0x0
    16b0:	add	x1, x1, #0x0
    16b4:	add	x3, x3, #0x0
    16b8:	mov	w2, #0x13f                 	// #319
    16bc:	bl	0 <__assert_fail>
    16c0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16c4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16c8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16cc:	add	x0, x0, #0x0
    16d0:	add	x1, x1, #0x0
    16d4:	add	x3, x3, #0x0
    16d8:	mov	w2, #0x43                  	// #67
    16dc:	bl	0 <__assert_fail>
    16e0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16e4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16e8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    16ec:	add	x0, x0, #0x0
    16f0:	add	x1, x1, #0x0
    16f4:	add	x3, x3, #0x0
    16f8:	mov	w2, #0x1b6                 	// #438
    16fc:	bl	0 <__assert_fail>
    1700:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1704:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1708:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    170c:	add	x0, x0, #0x0
    1710:	add	x1, x1, #0x0
    1714:	add	x3, x3, #0x0
    1718:	mov	w2, #0x1b7                 	// #439
    171c:	bl	0 <__assert_fail>

0000000000001720 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE>:
    1720:	stp	x29, x30, [sp, #-80]!
    1724:	stp	x26, x25, [sp, #16]
    1728:	stp	x24, x23, [sp, #32]
    172c:	stp	x22, x21, [sp, #48]
    1730:	stp	x20, x19, [sp, #64]
    1734:	mov	x29, sp
    1738:	ldr	x22, [x1, #80]
    173c:	add	x23, x1, #0x48
    1740:	mov	x19, x0
    1744:	cmp	x23, x22
    1748:	b.eq	187c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x15c>  // b.none
    174c:	add	x20, x19, #0x18
    1750:	add	x21, x19, #0x28
    1754:	b	1764 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x44>
    1758:	ldr	x22, [x22, #8]
    175c:	cmp	x23, x22
    1760:	b.eq	187c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x15c>  // b.none
    1764:	ldrb	w8, [x22]
    1768:	tbnz	w8, #2, 1a24 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x304>
    176c:	ldr	x8, [x19, #16]
    1770:	cmp	x22, #0x0
    1774:	ldr	w9, [x8, #48]
    1778:	ldr	x10, [x8, #32]
    177c:	sub	x8, x22, #0x18
    1780:	csel	x8, xzr, x8, eq  // eq = none
    1784:	cbz	w9, 17e0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc0>
    1788:	orr	x11, x8, #0x8
    178c:	cmn	x11, #0x8
    1790:	b.eq	1a04 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2e4>  // b.none
    1794:	ubfx	x11, x8, #4, #28
    1798:	eor	w12, w11, w8, lsr #9
    179c:	sub	w11, w9, #0x1
    17a0:	and	w12, w11, w12
    17a4:	add	x13, x10, w12, uxtw #4
    17a8:	ldr	x14, [x13]
    17ac:	cmp	x14, x8
    17b0:	b.eq	17e4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc4>  // b.none
    17b4:	mov	w15, #0x1                   	// #1
    17b8:	cmn	x14, #0x8
    17bc:	b.eq	17e0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc0>  // b.none
    17c0:	add	w12, w12, w15
    17c4:	and	w12, w12, w11
    17c8:	add	x13, x10, w12, uxtw #4
    17cc:	ldr	x14, [x13]
    17d0:	add	w15, w15, #0x1
    17d4:	cmp	x14, x8
    17d8:	b.eq	17e4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc4>  // b.none
    17dc:	b	17b8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x98>
    17e0:	add	x13, x10, x9, lsl #4
    17e4:	add	x9, x10, x9, lsl #4
    17e8:	cmp	x13, x9
    17ec:	b.eq	1758 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x38>  // b.none
    17f0:	ldr	x9, [x13, #8]
    17f4:	cbz	x9, 1758 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x38>
    17f8:	ldr	x24, [x8, #48]
    17fc:	add	x25, x8, #0x28
    1800:	b	1824 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x104>
    1804:	ldr	x9, [x19, #24]
    1808:	str	x26, [x9, w8, uxtw #3]
    180c:	ldp	w8, w9, [x19, #32]
    1810:	cmp	w8, w9
    1814:	b.cs	19e4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2c4>  // b.hs, b.nlast
    1818:	add	w8, w8, #0x1
    181c:	str	w8, [x19, #32]
    1820:	ldr	x24, [x24, #8]
    1824:	cmp	x25, x24
    1828:	b.eq	1758 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x38>  // b.none
    182c:	ldrb	w8, [x24]
    1830:	tbnz	w8, #2, 19a4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x284>
    1834:	sub	x8, x24, #0x18
    1838:	cmp	x24, #0x0
    183c:	csel	x8, xzr, x8, eq  // eq = none
    1840:	cbz	x24, 19c4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2a4>
    1844:	ldrb	w9, [x8, #16]
    1848:	cmp	w9, #0x3e
    184c:	csel	x26, x8, xzr, eq  // eq = none
    1850:	cbz	x26, 1820 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x100>
    1854:	ldp	w8, w9, [x19, #32]
    1858:	cmp	w8, w9
    185c:	b.cc	1804 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xe4>  // b.lo, b.ul, b.last
    1860:	mov	w3, #0x8                   	// #8
    1864:	mov	x0, x20
    1868:	mov	x1, x21
    186c:	mov	x2, xzr
    1870:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1874:	ldr	w8, [x19, #32]
    1878:	b	1804 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xe4>
    187c:	ldr	w8, [x19, #32]
    1880:	cbz	w8, 1984 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x264>
    1884:	adrp	x23, 0 <_ZN4llvm9DebugFlagE>
    1888:	ldr	x23, [x23]
    188c:	adrp	x20, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1890:	adrp	x21, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1894:	mov	w25, #0x7962                	// #31074
    1898:	mov	w26, wzr
    189c:	add	x20, x20, #0x0
    18a0:	add	x21, x21, #0x0
    18a4:	mov	w24, #0xa                   	// #10
    18a8:	movk	w25, #0x203a, lsl #16
    18ac:	b	18d4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1b4>
    18b0:	add	x9, x8, #0x1
    18b4:	str	x9, [x0, #24]
    18b8:	strb	w24, [x8]
    18bc:	mov	x0, x19
    18c0:	mov	x1, x22
    18c4:	bl	fc4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE>
    18c8:	mov	w26, #0x1                   	// #1
    18cc:	ldr	w8, [x19, #32]
    18d0:	cbz	w8, 1988 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x268>
    18d4:	ldr	w10, [x19, #36]
    18d8:	mov	w9, w8
    18dc:	sub	x8, x9, #0x1
    18e0:	cmp	x8, x10
    18e4:	b.hi	19e4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2c4>  // b.pmore
    18e8:	ldr	x10, [x19, #24]
    18ec:	mov	x0, x19
    18f0:	add	x9, x10, x9, lsl #3
    18f4:	ldur	x9, [x9, #-8]
    18f8:	str	w8, [x19, #32]
    18fc:	str	x9, [x19, #72]
    1900:	bl	b84 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv>
    1904:	cbz	x0, 18cc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1ac>
    1908:	ldrb	w8, [x23]
    190c:	mov	x22, x0
    1910:	cbz	w8, 18bc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x19c>
    1914:	mov	x0, x20
    1918:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    191c:	tbz	w0, #0, 18bc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x19c>
    1920:	bl	0 <_ZN4llvm4dbgsEv>
    1924:	ldp	x9, x8, [x0, #16]
    1928:	sub	x9, x9, x8
    192c:	cmp	x9, #0x43
    1930:	b.hi	1944 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x224>  // b.pmore
    1934:	mov	w2, #0x44                  	// #68
    1938:	mov	x1, x21
    193c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1940:	b	1964 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x244>
    1944:	ldp	q0, q1, [x21, #32]
    1948:	ldp	q2, q3, [x21]
    194c:	str	w25, [x8, #64]
    1950:	stp	q0, q1, [x8, #32]
    1954:	stp	q2, q3, [x8]
    1958:	ldr	x8, [x0, #24]
    195c:	add	x8, x8, #0x44
    1960:	str	x8, [x0, #24]
    1964:	ldr	x1, [x19, #72]
    1968:	bl	0 <_ZN4llvm11raw_ostreamlsEPKv>
    196c:	ldp	x9, x8, [x0, #16]
    1970:	cmp	x8, x9
    1974:	b.cc	18b0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x190>  // b.lo, b.ul, b.last
    1978:	mov	w1, #0xa                   	// #10
    197c:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1980:	b	18bc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x19c>
    1984:	mov	w26, wzr
    1988:	and	w0, w26, #0x1
    198c:	ldp	x20, x19, [sp, #64]
    1990:	ldp	x22, x21, [sp, #48]
    1994:	ldp	x24, x23, [sp, #32]
    1998:	ldp	x26, x25, [sp, #16]
    199c:	ldp	x29, x30, [sp], #80
    19a0:	ret
    19a4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19a8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19ac:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19b0:	add	x0, x0, #0x0
    19b4:	add	x1, x1, #0x0
    19b8:	add	x3, x3, #0x0
    19bc:	mov	w2, #0x8b                  	// #139
    19c0:	bl	0 <__assert_fail>
    19c4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19c8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19cc:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19d0:	add	x0, x0, #0x0
    19d4:	add	x1, x1, #0x0
    19d8:	add	x3, x3, #0x0
    19dc:	mov	w2, #0x69                  	// #105
    19e0:	bl	0 <__assert_fail>
    19e4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19e8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19ec:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19f0:	add	x0, x0, #0x0
    19f4:	add	x1, x1, #0x0
    19f8:	add	x3, x3, #0x0
    19fc:	mov	w2, #0x43                  	// #67
    1a00:	bl	0 <__assert_fail>
    1a04:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1a08:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1a0c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1a10:	add	x0, x0, #0x0
    1a14:	add	x1, x1, #0x0
    1a18:	add	x3, x3, #0x0
    1a1c:	mov	w2, #0x252                 	// #594
    1a20:	bl	0 <__assert_fail>
    1a24:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1a28:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1a2c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1a30:	add	x0, x0, #0x0
    1a34:	add	x1, x1, #0x0
    1a38:	add	x3, x3, #0x0
    1a3c:	mov	w2, #0x8b                  	// #139
    1a40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_:

0000000000000000 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	ldr	x8, [x1]
  18:	sub	x9, x29, #0x10
  1c:	mov	x20, x1
  20:	add	x2, x9, #0x8
  24:	stur	x8, [x29, #-16]
  28:	add	x8, sp, #0x8
  2c:	sub	x1, x29, #0x10
  30:	mov	x19, x0
  34:	stur	wzr, [x29, #-8]
  38:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  3c:	ldp	x8, x9, [sp, #8]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x9
  48:	b.ne	ec <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xec>  // b.any
  4c:	ldrb	w8, [sp, #40]
  50:	ldr	x22, [sp, #24]
  54:	add	x21, x19, #0x20
  58:	cbz	w8, 88 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x88>
  5c:	ldp	x1, x8, [x19, #40]
  60:	cmp	x1, x8
  64:	b.eq	a0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xa0>  // b.none
  68:	ldr	x8, [x20, #16]
  6c:	ldr	q0, [x20]
  70:	str	x8, [x1, #16]
  74:	str	q0, [x1]
  78:	ldr	x8, [x19, #40]
  7c:	add	x8, x8, #0x18
  80:	str	x8, [x19, #40]
  84:	b	b0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xb0>
  88:	ldr	x8, [x21]
  8c:	ldr	w9, [x22, #8]
  90:	mov	w10, #0x18                  	// #24
  94:	mov	x1, xzr
  98:	madd	x0, x9, x10, x8
  9c:	b	d8 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xd8>
  a0:	mov	x0, x21
  a4:	mov	x2, x20
  a8:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  ac:	ldr	x8, [x19, #40]
  b0:	ldr	x9, [x21]
  b4:	mov	w10, #0xaaab                	// #43691
  b8:	sub	x0, x8, #0x18
  bc:	movk	w10, #0xaaaa, lsl #16
  c0:	sub	x8, x8, x9
  c4:	lsr	x8, x8, #3
  c8:	mul	w8, w8, w10
  cc:	sub	w8, w8, #0x1
  d0:	str	w8, [x22, #8]
  d4:	mov	w1, #0x1                   	// #1
  d8:	ldp	x20, x19, [sp, #96]
  dc:	ldp	x22, x21, [sp, #80]
  e0:	ldp	x29, x30, [sp, #64]
  e4:	add	sp, sp, #0x70
  e8:	ret
  ec:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  f0:	adrp	x1, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  f4:	adrp	x3, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x4b9                 	// #1209
 108:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_:

0000000000000000 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #80]
   8:	str	x21, [sp, #96]
   c:	stp	x20, x19, [sp, #112]
  10:	add	x29, sp, #0x50
  14:	ldr	x8, [x1]
  18:	sub	x9, x29, #0x10
  1c:	mov	x20, x1
  20:	add	x2, x9, #0x8
  24:	stur	x8, [x29, #-16]
  28:	add	x8, sp, #0x18
  2c:	sub	x1, x29, #0x10
  30:	mov	x19, x0
  34:	stur	wzr, [x29, #-8]
  38:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  3c:	ldp	x8, x9, [sp, #24]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x9
  48:	b.ne	f0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xf0>  // b.any
  4c:	ldrb	w8, [sp, #56]
  50:	ldr	x21, [sp, #40]
  54:	cbz	w8, 94 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x94>
  58:	ldr	x8, [x20]
  5c:	stp	xzr, xzr, [sp, #8]
  60:	add	x20, x19, #0x20
  64:	str	x8, [sp]
  68:	ldp	x1, x8, [x19, #40]
  6c:	cmp	x1, x8
  70:	b.eq	a0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xa0>  // b.none
  74:	ldr	x8, [sp, #16]
  78:	ldr	q0, [sp]
  7c:	str	x8, [x1, #16]
  80:	str	q0, [x1]
  84:	ldr	x8, [x19, #40]
  88:	add	x9, x8, #0x18
  8c:	str	x9, [x19, #40]
  90:	b	b0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xb0>
  94:	ldr	w9, [x21, #8]
  98:	ldr	x8, [x19, #32]
  9c:	b	d0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xd0>
  a0:	mov	x2, sp
  a4:	mov	x0, x20
  a8:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  ac:	ldr	x9, [x19, #40]
  b0:	ldr	x8, [x20]
  b4:	mov	w10, #0xaaab                	// #43691
  b8:	movk	w10, #0xaaaa, lsl #16
  bc:	sub	x9, x9, x8
  c0:	lsr	x9, x9, #3
  c4:	mul	w9, w9, w10
  c8:	sub	w9, w9, #0x1
  cc:	str	w9, [x21, #8]
  d0:	ldp	x20, x19, [sp, #112]
  d4:	ldr	x21, [sp, #96]
  d8:	ldp	x29, x30, [sp, #80]
  dc:	mov	w10, #0x18                  	// #24
  e0:	umaddl	x8, w9, w10, x8
  e4:	add	x0, x8, #0x8
  e8:	add	sp, sp, #0x80
  ec:	ret
  f0:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  f4:	adrp	x1, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  f8:	adrp	x3, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x4b9                 	// #1209
 10c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, 19c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x19c>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x22, x3
  24:	mov	x23, x2
  28:	mov	w24, w1
  2c:	cmp	w8, #0x11
  30:	csel	x1, x2, xzr, cc  // cc = lo, ul, last
  34:	cbz	x3, 19c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x19c>
  38:	mov	x21, x5
  3c:	mov	x19, x4
  40:	mov	x20, x0
  44:	cmp	w8, #0x10
  48:	b.hi	70 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x70>  // b.pmore
  4c:	ldrb	w8, [x22, #16]
  50:	cmp	w8, #0x10
  54:	b.hi	70 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x70>  // b.pmore
  58:	mov	w0, w24
  5c:	mov	x2, x22
  60:	mov	w3, wzr
  64:	mov	x4, xzr
  68:	bl	0 <_ZN4llvm12ConstantExpr3getEjPNS_8ConstantES2_jPNS_4TypeE>
  6c:	cbnz	x0, 114 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x114>
  70:	mov	w8, #0x101                 	// #257
  74:	add	x3, sp, #0x8
  78:	mov	w0, w24
  7c:	mov	x1, x23
  80:	mov	x2, x22
  84:	mov	x4, xzr
  88:	stp	xzr, xzr, [sp, #8]
  8c:	strh	w8, [sp, #24]
  90:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
  94:	cbz	x0, 1bc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x1bc>
  98:	ldrb	w9, [x0, #16]
  9c:	mov	x22, x0
  a0:	subs	w8, w9, #0x18
  a4:	b.cs	b4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xb4>  // b.hs, b.nlast
  a8:	cmp	w9, #0x5
  ac:	b.ne	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>  // b.any
  b0:	ldrh	w8, [x22, #18]
  b4:	cmp	w8, #0x39
  b8:	b.hi	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>  // b.pmore
  bc:	mov	x10, #0x5000                	// #20480
  c0:	mov	w9, #0x1                   	// #1
  c4:	movk	x10, #0x125, lsl #16
  c8:	lsl	x9, x9, x8
  cc:	movk	x10, #0x40, lsl #48
  d0:	tst	x9, x10
  d4:	b.eq	12c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x12c>  // b.none
  d8:	ldr	w23, [x20, #40]
  dc:	cbnz	x21, e8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xe8>
  e0:	ldr	x21, [x20, #32]
  e4:	cbz	x21, f8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xf8>
  e8:	mov	w1, #0x3                   	// #3
  ec:	mov	x0, x22
  f0:	mov	x2, x21
  f4:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  f8:	mov	x0, x22
  fc:	mov	x1, x23
 100:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
 104:	mov	x0, x20
 108:	mov	x1, x22
 10c:	mov	x2, x19
 110:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 114:	ldp	x20, x19, [sp, #80]
 118:	ldp	x22, x21, [sp, #64]
 11c:	ldp	x24, x23, [sp, #48]
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x60
 128:	ret
 12c:	mov	w9, #0x1                   	// #1
 130:	lsl	x8, x9, x8
 134:	tst	x8, #0x380000000000000
 138:	b.eq	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>  // b.none
 13c:	ldr	x8, [x22]
 140:	cbz	x8, 158 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x158>
 144:	ldrb	w9, [x8, #8]
 148:	cmp	w9, #0xe
 14c:	b.ne	178 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x178>  // b.any
 150:	ldr	x8, [x8, #24]
 154:	cbnz	x8, 144 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x144>
 158:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 15c:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 160:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x69                  	// #105
 174:	bl	0 <__assert_fail>
 178:	cmp	w9, #0x10
 17c:	b.ne	18c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x18c>  // b.any
 180:	ldr	x8, [x8, #16]
 184:	ldr	x8, [x8]
 188:	ldrb	w9, [x8, #8]
 18c:	sub	w8, w9, #0x1
 190:	cmp	w8, #0x5
 194:	b.ls	d8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xd8>  // b.plast
 198:	b	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>
 19c:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1a0:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1a4:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1a8:	add	x0, x0, #0x0
 1ac:	add	x1, x1, #0x0
 1b0:	add	x3, x3, #0x0
 1b4:	mov	w2, #0x69                  	// #105
 1b8:	bl	0 <__assert_fail>
 1bc:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1c0:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1c4:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1c8:	add	x0, x0, #0x0
 1cc:	add	x1, x1, #0x0
 1d0:	add	x3, x3, #0x0
 1d4:	mov	w2, #0x69                  	// #105
 1d8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	ldr	w9, [x0, #16]
  14:	mov	x19, x0
  18:	add	x8, x8, #0x1
  1c:	str	x8, [x0]
  20:	cbnz	w9, 2c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x2c>
  24:	ldr	w8, [x19, #20]
  28:	cbz	w8, 174 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x174>
  2c:	ldr	w8, [x19, #24]
  30:	cmp	w8, w9, lsl #2
  34:	b.ls	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0xc8>  // b.plast
  38:	cmp	w8, #0x41
  3c:	b.cc	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0xc8>  // b.lo, b.ul, b.last
  40:	cbz	w9, 114 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x114>
  44:	sub	w9, w9, #0x1
  48:	mov	w10, #0x21                  	// #33
  4c:	clz	w9, w9
  50:	mov	w11, #0x1                   	// #1
  54:	sub	w9, w10, w9
  58:	lsl	w9, w11, w9
  5c:	cmp	w9, #0x40
  60:	mov	w10, #0x40                  	// #64
  64:	csel	w20, w9, w10, gt
  68:	cmp	w20, w8
  6c:	b.ne	120 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x120>  // b.any
  70:	sub	w9, w8, #0x1
  74:	tst	w8, w9
  78:	str	xzr, [x19, #16]
  7c:	b.ne	180 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x180>  // b.any
  80:	ldr	x9, [x19, #8]
  84:	lsl	x8, x8, #4
  88:	subs	x10, x8, #0x10
  8c:	b.eq	15c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x15c>  // b.none
  90:	lsr	x10, x10, #4
  94:	add	x11, x10, #0x1
  98:	and	x12, x11, #0x1ffffffffffffffe
  9c:	add	x13, x9, #0x10
  a0:	add	x10, x9, x12, lsl #4
  a4:	mov	x14, #0xfffffffffffffff8    	// #-8
  a8:	mov	x15, x12
  ac:	stur	x14, [x13, #-16]
  b0:	str	x14, [x13], #32
  b4:	subs	x15, x15, #0x2
  b8:	b.ne	ac <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0xac>  // b.any
  bc:	cmp	x11, x12
  c0:	b.ne	160 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x160>  // b.any
  c4:	b	174 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x174>
  c8:	cbz	w8, 154 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x154>
  cc:	ldr	x9, [x19, #8]
  d0:	lsl	x10, x8, #4
  d4:	subs	x10, x10, #0x10
  d8:	b.eq	13c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x13c>  // b.none
  dc:	lsr	x10, x10, #4
  e0:	add	x11, x10, #0x1
  e4:	and	x12, x11, #0x1ffffffffffffffe
  e8:	add	x13, x9, #0x10
  ec:	add	x10, x9, x12, lsl #4
  f0:	mov	x14, #0xfffffffffffffff8    	// #-8
  f4:	mov	x15, x12
  f8:	stur	x14, [x13, #-16]
  fc:	str	x14, [x13], #32
 100:	subs	x15, x15, #0x2
 104:	b.ne	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0xf8>  // b.any
 108:	cmp	x11, x12
 10c:	b.ne	140 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x140>  // b.any
 110:	b	154 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x154>
 114:	mov	w20, wzr
 118:	cmp	w20, w8
 11c:	b.eq	70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x70>  // b.none
 120:	ldr	x0, [x19, #8]
 124:	bl	0 <_ZdlPv>
 128:	mov	x0, x19
 12c:	mov	w1, w20
 130:	ldp	x20, x19, [sp, #16]
 134:	ldp	x29, x30, [sp], #32
 138:	b	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>
 13c:	mov	x10, x9
 140:	add	x8, x9, x8, lsl #4
 144:	mov	x9, #0xfffffffffffffff8    	// #-8
 148:	str	x9, [x10], #16
 14c:	cmp	x8, x10
 150:	b.ne	148 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x148>  // b.any
 154:	str	xzr, [x19, #16]
 158:	b	174 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x174>
 15c:	mov	x10, x9
 160:	add	x8, x9, x8
 164:	mov	x9, #0xfffffffffffffff8    	// #-8
 168:	str	x9, [x10], #16
 16c:	cmp	x8, x10
 170:	b.ne	168 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x168>  // b.any
 174:	ldp	x20, x19, [sp, #16]
 178:	ldp	x29, x30, [sp], #32
 17c:	ret
 180:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>
 184:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>
 188:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x15c                 	// #348
 19c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	cbz	w1, bc <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xbc>
  14:	mov	w9, #0xaaab                	// #43691
  18:	lsl	w8, w1, #2
  1c:	movk	w9, #0xaaaa, lsl #16
  20:	umull	x8, w8, w9
  24:	lsr	x8, x8, #33
  28:	add	w8, w8, #0x1
  2c:	orr	x8, x8, x8, lsr #1
  30:	orr	x8, x8, x8, lsr #2
  34:	orr	x8, x8, x8, lsr #4
  38:	orr	x8, x8, x8, lsr #8
  3c:	orr	x8, x8, x8, lsr #16
  40:	lsr	x9, x8, #32
  44:	orr	w8, w9, w8
  48:	adds	w8, w8, #0x1
  4c:	str	w8, [x19, #24]
  50:	b.cs	c0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xc0>  // b.hs, b.nlast
  54:	mov	w8, w8
  58:	lsl	x0, x8, #4
  5c:	bl	0 <_Znwm>
  60:	ldr	w8, [x19, #24]
  64:	stp	x0, xzr, [x19, #8]
  68:	sub	w9, w8, #0x1
  6c:	tst	w8, w9
  70:	b.ne	ec <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xec>  // b.any
  74:	cbz	w8, c4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xc4>
  78:	lsl	x8, x8, #4
  7c:	subs	x9, x8, #0x10
  80:	b.eq	d0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xd0>  // b.none
  84:	lsr	x9, x9, #4
  88:	add	x10, x9, #0x1
  8c:	and	x11, x10, #0x1ffffffffffffffe
  90:	add	x12, x0, #0x10
  94:	add	x9, x0, x11, lsl #4
  98:	mov	x13, #0xfffffffffffffff8    	// #-8
  9c:	mov	x14, x11
  a0:	stur	x13, [x12, #-16]
  a4:	str	x13, [x12], #32
  a8:	subs	x14, x14, #0x2
  ac:	b.ne	a0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xa0>  // b.any
  b0:	cmp	x10, x11
  b4:	b.eq	c4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xc4>  // b.none
  b8:	b	d4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xd4>
  bc:	str	wzr, [x19, #24]
  c0:	stp	xzr, xzr, [x19, #8]
  c4:	ldr	x19, [sp, #16]
  c8:	ldp	x29, x30, [sp], #32
  cc:	ret
  d0:	mov	x9, x0
  d4:	add	x8, x0, x8
  d8:	mov	x10, #0xfffffffffffffff8    	// #-8
  dc:	str	x10, [x9], #16
  e0:	cmp	x8, x9
  e4:	b.ne	dc <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xdc>  // b.any
  e8:	b	c4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0xc4>
  ec:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  f0:	adrp	x1, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  f4:	adrp	x3, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x15c                 	// #348
 108:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w9, [x0, #24]
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	x19, x0
  20:	mov	x20, x8
  24:	cbz	w9, 64 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x64>
  28:	ldr	x10, [x22]
  2c:	orr	x8, x10, #0x8
  30:	cmn	x8, #0x8
  34:	b.eq	104 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x104>  // b.none
  38:	ldr	x8, [x19, #8]
  3c:	ubfx	x11, x10, #4, #28
  40:	eor	w12, w11, w10, lsr #9
  44:	sub	w11, w9, #0x1
  48:	and	w12, w12, w11
  4c:	add	x0, x8, w12, uxtw #4
  50:	ldr	x14, [x0]
  54:	cmp	x14, x10
  58:	b.ne	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0xb8>  // b.any
  5c:	mov	w10, wzr
  60:	b	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x94>
  64:	mov	x3, xzr
  68:	mov	x0, x19
  6c:	mov	x1, x22
  70:	mov	x2, x22
  74:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
  78:	ldr	x8, [x22]
  7c:	mov	w10, #0x1                   	// #1
  80:	str	x8, [x0]
  84:	ldr	w8, [x21]
  88:	str	w8, [x0, #8]
  8c:	ldr	x8, [x19, #8]
  90:	ldr	w9, [x19, #24]
  94:	add	x8, x8, w9, uxtw #4
  98:	ldr	x9, [x19]
  9c:	stp	x0, x8, [x20, #16]
  a0:	strb	w10, [x20, #32]
  a4:	ldp	x22, x21, [sp, #16]
  a8:	stp	x19, x9, [x20]
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret
  b8:	mov	x13, xzr
  bc:	mov	w16, #0x1                   	// #1
  c0:	mov	x15, #0xfffffffffffffff0    	// #-16
  c4:	cmn	x14, #0x8
  c8:	b.eq	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0xf8>  // b.none
  cc:	cmp	x13, #0x0
  d0:	add	w12, w12, w16
  d4:	ccmp	x14, x15, #0x0, eq  // eq = none
  d8:	and	w12, w12, w11
  dc:	csel	x13, x13, x0, ne  // ne = any
  e0:	add	x0, x8, w12, uxtw #4
  e4:	ldr	x14, [x0]
  e8:	add	w16, w16, #0x1
  ec:	cmp	x14, x10
  f0:	b.eq	5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x5c>  // b.none
  f4:	b	c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0xc4>
  f8:	cmp	x13, #0x0
  fc:	csel	x3, x0, x13, eq  // eq = none
 100:	b	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x68>
 104:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
 108:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
 10c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
 110:	add	x0, x0, #0x0
 114:	add	x1, x1, #0x0
 118:	add	x3, x3, #0x0
 11c:	mov	w2, #0x252                 	// #594
 120:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #16]
  10:	ldr	w1, [x0, #24]
  14:	ldr	x9, [x0]
  18:	mov	x20, x2
  1c:	lsl	w10, w8, #2
  20:	add	w10, w10, #0x4
  24:	add	w11, w1, w1, lsl #1
  28:	mov	x19, x0
  2c:	add	x9, x9, #0x1
  30:	cmp	w10, w11
  34:	str	x9, [x0]
  38:	b.cs	8c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x8c>  // b.hs, b.nlast
  3c:	ldr	w9, [x19, #20]
  40:	mvn	w8, w8
  44:	add	w8, w1, w8
  48:	sub	w8, w8, w9
  4c:	cmp	w8, w1, lsr #3
  50:	b.ls	114 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x114>  // b.plast
  54:	cbz	x3, 1a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1a4>
  58:	ldr	w8, [x19, #16]
  5c:	add	w8, w8, #0x1
  60:	str	w8, [x19, #16]
  64:	ldr	x8, [x3]
  68:	cmn	x8, #0x8
  6c:	b.eq	7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x7c>  // b.none
  70:	ldr	w8, [x19, #20]
  74:	sub	w8, w8, #0x1
  78:	str	w8, [x19, #20]
  7c:	ldp	x20, x19, [sp, #16]
  80:	mov	x0, x3
  84:	ldp	x29, x30, [sp], #32
  88:	ret
  8c:	lsl	w1, w1, #1
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  98:	ldr	w10, [x19, #24]
  9c:	cbz	w10, 1a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1a4>
  a0:	ldr	x8, [x20]
  a4:	orr	x9, x8, #0x8
  a8:	cmn	x9, #0x8
  ac:	b.eq	1c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1c4>  // b.none
  b0:	ldr	x9, [x19, #8]
  b4:	ubfx	x11, x8, #4, #28
  b8:	eor	w11, w11, w8, lsr #9
  bc:	sub	w10, w10, #0x1
  c0:	and	w11, w11, w10
  c4:	add	x3, x9, w11, uxtw #4
  c8:	ldr	x13, [x3]
  cc:	cmp	x13, x8
  d0:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
  d4:	mov	x12, xzr
  d8:	mov	w15, #0x1                   	// #1
  dc:	mov	x14, #0xfffffffffffffff0    	// #-16
  e0:	cmn	x13, #0x8
  e4:	b.eq	198 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x198>  // b.none
  e8:	cmp	x12, #0x0
  ec:	add	w11, w11, w15
  f0:	ccmp	x13, x14, #0x0, eq  // eq = none
  f4:	and	w11, w11, w10
  f8:	csel	x12, x12, x3, ne  // ne = any
  fc:	add	x3, x9, w11, uxtw #4
 100:	ldr	x13, [x3]
 104:	add	w15, w15, #0x1
 108:	cmp	x13, x8
 10c:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
 110:	b	e0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xe0>
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 11c:	ldr	w10, [x19, #24]
 120:	cbz	w10, 1a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1a4>
 124:	ldr	x8, [x20]
 128:	orr	x9, x8, #0x8
 12c:	cmn	x9, #0x8
 130:	b.eq	1c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1c4>  // b.none
 134:	ldr	x9, [x19, #8]
 138:	ubfx	x11, x8, #4, #28
 13c:	eor	w11, w11, w8, lsr #9
 140:	sub	w10, w10, #0x1
 144:	and	w11, w11, w10
 148:	add	x3, x9, w11, uxtw #4
 14c:	ldr	x13, [x3]
 150:	cmp	x13, x8
 154:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
 158:	mov	x12, xzr
 15c:	mov	w15, #0x1                   	// #1
 160:	mov	x14, #0xfffffffffffffff0    	// #-16
 164:	cmn	x13, #0x8
 168:	b.eq	198 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x198>  // b.none
 16c:	cmp	x12, #0x0
 170:	add	w11, w11, w15
 174:	ccmp	x13, x14, #0x0, eq  // eq = none
 178:	and	w11, w11, w10
 17c:	csel	x12, x12, x3, ne  // ne = any
 180:	add	x3, x9, w11, uxtw #4
 184:	ldr	x13, [x3]
 188:	add	w15, w15, #0x1
 18c:	cmp	x13, x8
 190:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
 194:	b	164 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x164>
 198:	cmp	x12, #0x0
 19c:	csel	x3, x3, x12, eq  // eq = none
 1a0:	b	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>
 1a4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1a8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1ac:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x22f                 	// #559
 1c0:	bl	0 <__assert_fail>
 1c4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1c8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1cc:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1d0:	add	x0, x0, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x252                 	// #594
 1e0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x20, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x19, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #4
  54:	bl	0 <_Znwm>
  58:	str	x0, [x19, #8]
  5c:	cbz	x20, 84 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x84>
  60:	add	x2, x20, x21, lsl #4
  64:	mov	x0, x19
  68:	mov	x1, x20
  6c:	bl	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
  70:	mov	x0, x20
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	ldr	w8, [x19, #24]
  88:	str	xzr, [x19, #16]
  8c:	sub	w9, w8, #0x1
  90:	tst	w8, w9
  94:	b.ne	108 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x108>  // b.any
  98:	cbz	w8, f8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xf8>
  9c:	lsl	x8, x8, #4
  a0:	subs	x9, x8, #0x10
  a4:	b.eq	e0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xe0>  // b.none
  a8:	lsr	x9, x9, #4
  ac:	add	x10, x9, #0x1
  b0:	and	x11, x10, #0x1ffffffffffffffe
  b4:	add	x12, x0, #0x10
  b8:	add	x9, x0, x11, lsl #4
  bc:	mov	x13, #0xfffffffffffffff8    	// #-8
  c0:	mov	x14, x11
  c4:	stur	x13, [x12, #-16]
  c8:	str	x13, [x12], #32
  cc:	subs	x14, x14, #0x2
  d0:	b.ne	c4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xc4>  // b.any
  d4:	cmp	x10, x11
  d8:	b.ne	e4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xe4>  // b.any
  dc:	b	f8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xf8>
  e0:	mov	x9, x0
  e4:	add	x8, x0, x8
  e8:	mov	x10, #0xfffffffffffffff8    	// #-8
  ec:	str	x10, [x9], #16
  f0:	cmp	x8, x9
  f4:	b.ne	ec <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xec>  // b.any
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldr	x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 10c:	adrp	x1, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 110:	adrp	x3, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 114:	add	x0, x0, #0x0
 118:	add	x1, x1, #0x0
 11c:	add	x3, x3, #0x0
 120:	mov	w2, #0x15c                 	// #348
 124:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w9, w8, #0x1
  14:	tst	w8, w9
  18:	b.ne	18c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x18c>  // b.any
  1c:	cbz	w8, 80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x80>
  20:	ldr	x9, [x0, #8]
  24:	lsl	x10, x8, #4
  28:	subs	x10, x10, #0x10
  2c:	b.eq	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x68>  // b.none
  30:	lsr	x10, x10, #4
  34:	add	x11, x10, #0x1
  38:	and	x12, x11, #0x1ffffffffffffffe
  3c:	add	x13, x9, #0x10
  40:	add	x10, x9, x12, lsl #4
  44:	mov	x14, #0xfffffffffffffff8    	// #-8
  48:	mov	x15, x12
  4c:	stur	x14, [x13, #-16]
  50:	str	x14, [x13], #32
  54:	subs	x15, x15, #0x2
  58:	b.ne	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x4c>  // b.any
  5c:	cmp	x11, x12
  60:	b.ne	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x6c>  // b.any
  64:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x80>
  68:	mov	x10, x9
  6c:	add	x8, x9, x8, lsl #4
  70:	mov	x9, #0xfffffffffffffff8    	// #-8
  74:	str	x9, [x10], #16
  78:	cmp	x8, x10
  7c:	b.ne	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x74>  // b.any
  80:	cmp	x1, x2
  84:	b.eq	144 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x144>  // b.none
  88:	mov	x8, #0xfffffffffffffff0    	// #-16
  8c:	b	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0xbc>
  90:	cmp	x14, #0x0
  94:	csel	x10, x12, x14, eq  // eq = none
  98:	str	x9, [x10]
  9c:	ldr	w9, [x1, #8]
  a0:	str	w9, [x10, #8]
  a4:	ldr	w9, [x0, #16]
  a8:	add	w9, w9, #0x1
  ac:	str	w9, [x0, #16]
  b0:	add	x1, x1, #0x10
  b4:	cmp	x1, x2
  b8:	b.eq	144 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x144>  // b.none
  bc:	ldr	x9, [x1]
  c0:	orr	x10, x9, #0x8
  c4:	cmn	x10, #0x8
  c8:	b.eq	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0xb0>  // b.none
  cc:	ldr	w11, [x0, #24]
  d0:	cbz	w11, 13c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x13c>
  d4:	cmn	x9, #0x8
  d8:	b.eq	16c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x16c>  // b.none
  dc:	ldr	x10, [x0, #8]
  e0:	ubfx	x12, x9, #4, #28
  e4:	eor	w12, w12, w9, lsr #9
  e8:	sub	w11, w11, #0x1
  ec:	and	w13, w12, w11
  f0:	add	x12, x10, w13, uxtw #4
  f4:	ldr	x15, [x12]
  f8:	cmp	x15, x9
  fc:	b.eq	14c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x14c>  // b.none
 100:	mov	x14, xzr
 104:	mov	w16, #0x1                   	// #1
 108:	cmn	x15, #0x8
 10c:	b.eq	90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x90>  // b.none
 110:	cmp	x14, #0x0
 114:	add	w13, w13, w16
 118:	ccmp	x15, x8, #0x0, eq  // eq = none
 11c:	and	w13, w13, w11
 120:	csel	x14, x14, x12, ne  // ne = any
 124:	add	x12, x10, w13, uxtw #4
 128:	ldr	x15, [x12]
 12c:	add	w16, w16, #0x1
 130:	cmp	x15, x9
 134:	b.ne	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x108>  // b.any
 138:	b	14c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x14c>
 13c:	mov	x10, xzr
 140:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x98>
 144:	ldp	x29, x30, [sp], #16
 148:	ret
 14c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 150:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 154:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 158:	add	x0, x0, #0x0
 15c:	add	x1, x1, #0x0
 160:	add	x3, x3, #0x0
 164:	mov	w2, #0x17a                 	// #378
 168:	bl	0 <__assert_fail>
 16c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 170:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 174:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x252                 	// #594
 188:	bl	0 <__assert_fail>
 18c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 190:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 194:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x15c                 	// #348
 1a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	138 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x138>  // b.none
  2c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	asr	x9, x8, #3
  34:	movk	x10, #0xaaab
  38:	cmp	x8, #0x0
  3c:	mul	x9, x9, x10
  40:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  44:	csinc	x11, x9, xzr, ne  // ne = any
  48:	movk	x8, #0x555, lsl #48
  4c:	adds	x9, x11, x9
  50:	cset	w11, cs  // cs = hs, nlast
  54:	cmp	x9, x8
  58:	cset	w12, hi  // hi = pmore
  5c:	orr	w11, w11, w12
  60:	sub	x12, x1, x20
  64:	cmp	w11, #0x0
  68:	csel	x25, x8, x9, ne  // ne = any
  6c:	asr	x8, x12, #3
  70:	mov	x23, x2
  74:	mov	x19, x0
  78:	mov	x21, x1
  7c:	mul	x26, x8, x10
  80:	cbz	x25, 98 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x98>
  84:	add	x8, x25, x25, lsl #1
  88:	lsl	x0, x8, #3
  8c:	bl	0 <_Znwm>
  90:	mov	x22, x0
  94:	b	9c <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x9c>
  98:	mov	x22, xzr
  9c:	ldr	x9, [x23, #16]
  a0:	ldr	q0, [x23]
  a4:	mov	w8, #0x18                  	// #24
  a8:	madd	x8, x26, x8, x22
  ac:	cmp	x20, x21
  b0:	str	x9, [x8, #16]
  b4:	str	q0, [x8]
  b8:	mov	x8, x22
  bc:	b.eq	e0 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0xe0>  // b.none
  c0:	mov	x8, x22
  c4:	mov	x9, x20
  c8:	ldr	x10, [x9, #16]
  cc:	ldr	q0, [x9], #24
  d0:	str	x10, [x8, #16]
  d4:	cmp	x21, x9
  d8:	str	q0, [x8], #24
  dc:	b.ne	c8 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0xc8>  // b.any
  e0:	cmp	x24, x21
  e4:	add	x23, x8, #0x18
  e8:	b.eq	104 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x104>  // b.none
  ec:	ldr	x8, [x21, #16]
  f0:	ldr	q0, [x21], #24
  f4:	str	x8, [x23, #16]
  f8:	cmp	x24, x21
  fc:	str	q0, [x23], #24
 100:	b.ne	ec <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0xec>  // b.any
 104:	cbz	x20, 110 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x110>
 108:	mov	x0, x20
 10c:	bl	0 <_ZdlPv>
 110:	mov	w8, #0x18                  	// #24
 114:	madd	x8, x25, x8, x22
 118:	stp	x22, x23, [x19]
 11c:	str	x8, [x19, #16]
 120:	ldp	x20, x19, [sp, #64]
 124:	ldp	x22, x21, [sp, #48]
 128:	ldp	x24, x23, [sp, #32]
 12c:	ldp	x26, x25, [sp, #16]
 130:	ldp	x29, x30, [sp], #80
 134:	ret
 138:	adrp	x0, 0 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_>
 13c:	add	x0, x0, #0x0
 140:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x98>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x8, x29, #0x18
  44:	cmp	x19, x8
  48:	b.eq	7c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x7c>  // b.none
  4c:	ldr	x1, [x19]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x1, [x29, #24]
  60:	str	x1, [x19]
  64:	cbz	x1, 80 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x80>
  68:	add	x0, x29, #0x18
  6c:	mov	x2, x19
  70:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  74:	str	xzr, [x29, #24]
  78:	b	8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x8c>
  7c:	ldr	x1, [x29, #24]
  80:	cbz	x1, 8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x8c>
  84:	add	x0, x29, #0x18
  88:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  8c:	ldr	x19, [sp, #16]
  90:	ldp	x29, x30, [sp], #32
  94:	ret
  98:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  9c:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a0:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x8e                  	// #142
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>
