Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Dec 11 21:03:00 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       70          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (227)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock/regSCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (227)
--------------------------------
 There are 227 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     69.437        0.000                      0                  999        0.021        0.000                      0                  999        3.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
CLK_100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock    {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock    {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock_1  {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_AudioClock         69.437        0.000                      0                  999        0.204        0.000                      0                  999       40.190        0.000                       0                   229  
  clkfbout_AudioClock                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_AudioClock_1       69.448        0.000                      0                  999        0.204        0.000                      0                  999       40.190        0.000                       0                   229  
  clkfbout_AudioClock_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_AudioClock_1  clk_out1_AudioClock         69.437        0.000                      0                  999        0.021        0.000                      0                  999  
clk_out1_AudioClock    clk_out1_AudioClock_1       69.437        0.000                      0                  999        0.021        0.000                      0                  999  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_out1_AudioClock                           
(none)                 clk_out1_AudioClock_1                         
(none)                 clkfbout_AudioClock                           
(none)                 clkfbout_AudioClock_1                         
(none)                                        clk_out1_AudioClock    
(none)                                        clk_out1_AudioClock_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ
  To Clock:  CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       69.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.437ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.020ns (9.283%)  route 9.968ns (90.717%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.857     8.805    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.356     9.161 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_198/O
                         net (fo=1, routed)           0.926    10.087    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_113
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.184    80.191    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.524    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.524    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 69.437    

Slack (MET) :             70.712ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.766ns (7.704%)  route 9.176ns (92.296%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 79.897 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.124     7.227 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           0.951     8.178    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ramloop[33].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.124     8.302 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177/O
                         net (fo=1, routed)           0.740     9.042    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_99
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.468    79.897    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.381    
                         clock uncertainty           -0.184    80.197    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.754    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.754    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 70.712    

Slack (MET) :             70.923ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 0.766ns (7.881%)  route 8.953ns (92.119%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.124     7.927 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           0.286     8.213    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124     8.337 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_180/O
                         net (fo=1, routed)           0.482     8.819    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_101
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.456    79.885    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.369    
                         clock uncertainty           -0.184    80.185    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.742    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.742    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 70.923    

Slack (MET) :             70.985ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 0.985ns (10.425%)  route 8.464ns (89.575%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 79.900 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.490     7.739    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.321     8.060 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.488     8.548    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_103
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.471    79.900    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.384    
                         clock uncertainty           -0.184    80.200    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.533    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.533    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 70.985    

Slack (MET) :             71.157ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.766ns (8.070%)  route 8.726ns (91.930%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.477     7.983    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.124     8.107 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_186/O
                         net (fo=1, routed)           0.484     8.591    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_105
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.184    80.191    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.748    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.748    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                 71.157    

Slack (MET) :             71.560ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.664ns (7.184%)  route 8.579ns (92.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 79.850 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.394     8.342    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.422    79.850    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/C
                         clock pessimism              0.485    80.335    
                         clock uncertainty           -0.184    80.151    
    SLICE_X8Y73          FDCE (Setup_fdce_C_D)       -0.249    79.902    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.902    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 71.560    

Slack (MET) :             72.042ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.642ns (7.144%)  route 8.344ns (92.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 79.857 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.579     8.086    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.429    79.857    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/C
                         clock pessimism              0.485    80.342    
                         clock uncertainty           -0.184    80.158    
    SLICE_X8Y67          FDCE (Setup_fdce_C_D)       -0.031    80.127    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         80.127    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 72.042    

Slack (MET) :             72.060ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.996ns (11.572%)  route 7.611ns (88.428%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 79.901 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.150     5.909 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=2, routed)           0.985     6.894    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[23].ram.ram_ena
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.328     7.222 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.484     7.706    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_79
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.473    79.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.393    
                         clock uncertainty           -0.184    80.209    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.766    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 72.060    

Slack (MET) :             72.191ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 0.766ns (9.031%)  route 7.716ns (90.969%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124     5.883 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=2, routed)           1.092     6.975    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ramloop[17].ram.ram_ena
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124     7.099 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.482     7.581    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_67
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.479    79.907    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.399    
                         clock uncertainty           -0.184    80.215    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.772    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.772    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 72.191    

Slack (MET) :             72.273ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 0.664ns (7.772%)  route 7.880ns (92.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.864 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.394     7.643    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.436    79.864    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/C
                         clock pessimism              0.485    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X8Y57          FDCE (Setup_fdce_C_D)       -0.249    79.916    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.916    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 72.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[13]/Q
                         net (fo=3, routed)           0.162    -0.280    rom/addressCounter_reg[13]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.086    -0.484    rom/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.636%)  route 0.161ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[14]/Q
                         net (fo=3, routed)           0.161    -0.281    rom/addressCounter_reg[14]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.083    -0.487    rom/address_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.434%)  route 0.122ns (20.566%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.011 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    clock/counter_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.214    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.483ns (79.807%)  route 0.122ns (20.193%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.022 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    clock/counter_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.214    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.043    -0.212 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.451    rom/FSM_onehot_currState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.462    rom/FSM_onehot_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rom/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.283%)  route 0.190ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[12]/Q
                         net (fo=50, routed)          0.190    -0.229    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066    -0.482    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.259    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070    -0.514    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.559%)  route 0.196ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[15]/Q
                         net (fo=53, routed)          0.196    -0.223    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.831    -0.824    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070    -0.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.454%)  route 0.216ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/CLK
    SLICE_X39Y39         FDRE                                         r  rom/addressCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/addressCounter_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.227    rom/addressCounter_reg[6]
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.083    -0.484    rom/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y15     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y16     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X0Y8      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X0Y9      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X1Y15     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X1Y16     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y0      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y1      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y3      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y4      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock
  To Clock:  clkfbout_AudioClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock_1
  To Clock:  clk_out1_AudioClock_1

Setup :            0  Failing Endpoints,  Worst Slack       69.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.448ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.020ns (9.283%)  route 9.968ns (90.717%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.857     8.805    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.356     9.161 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_198/O
                         net (fo=1, routed)           0.926    10.087    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_113
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.173    80.202    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.535    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.535    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 69.448    

Slack (MET) :             70.723ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.766ns (7.704%)  route 9.176ns (92.296%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 79.897 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.124     7.227 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           0.951     8.178    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ramloop[33].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.124     8.302 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177/O
                         net (fo=1, routed)           0.740     9.042    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_99
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.468    79.897    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.381    
                         clock uncertainty           -0.173    80.208    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.765    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 70.723    

Slack (MET) :             70.934ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 0.766ns (7.881%)  route 8.953ns (92.119%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.124     7.927 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           0.286     8.213    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124     8.337 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_180/O
                         net (fo=1, routed)           0.482     8.819    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_101
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.456    79.885    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.369    
                         clock uncertainty           -0.173    80.196    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.753    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.753    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 70.934    

Slack (MET) :             70.996ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 0.985ns (10.425%)  route 8.464ns (89.575%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 79.900 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.490     7.739    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.321     8.060 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.488     8.548    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_103
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.471    79.900    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.384    
                         clock uncertainty           -0.173    80.211    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.544    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.544    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 70.996    

Slack (MET) :             71.168ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.766ns (8.070%)  route 8.726ns (91.930%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.477     7.983    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.124     8.107 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_186/O
                         net (fo=1, routed)           0.484     8.591    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_105
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.173    80.202    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.759    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                 71.168    

Slack (MET) :             71.571ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.664ns (7.184%)  route 8.579ns (92.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 79.850 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.394     8.342    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.422    79.850    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/C
                         clock pessimism              0.485    80.335    
                         clock uncertainty           -0.173    80.162    
    SLICE_X8Y73          FDCE (Setup_fdce_C_D)       -0.249    79.913    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.913    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 71.571    

Slack (MET) :             72.052ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.642ns (7.144%)  route 8.344ns (92.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 79.857 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.579     8.086    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.429    79.857    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/C
                         clock pessimism              0.485    80.342    
                         clock uncertainty           -0.173    80.169    
    SLICE_X8Y67          FDCE (Setup_fdce_C_D)       -0.031    80.138    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         80.138    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 72.052    

Slack (MET) :             72.071ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.996ns (11.572%)  route 7.611ns (88.428%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 79.901 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.150     5.909 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=2, routed)           0.985     6.894    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[23].ram.ram_ena
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.328     7.222 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.484     7.706    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_79
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.473    79.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.393    
                         clock uncertainty           -0.173    80.220    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.777    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.777    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 72.071    

Slack (MET) :             72.202ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 0.766ns (9.031%)  route 7.716ns (90.969%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124     5.883 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=2, routed)           1.092     6.975    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ramloop[17].ram.ram_ena
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124     7.099 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.482     7.581    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_67
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.479    79.907    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.399    
                         clock uncertainty           -0.173    80.226    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.783    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.783    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 72.202    

Slack (MET) :             72.284ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 0.664ns (7.772%)  route 7.880ns (92.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.864 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.394     7.643    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.436    79.864    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/C
                         clock pessimism              0.485    80.349    
                         clock uncertainty           -0.173    80.176    
    SLICE_X8Y57          FDCE (Setup_fdce_C_D)       -0.249    79.927    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.927    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 72.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[13]/Q
                         net (fo=3, routed)           0.162    -0.280    rom/addressCounter_reg[13]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.086    -0.484    rom/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.636%)  route 0.161ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[14]/Q
                         net (fo=3, routed)           0.161    -0.281    rom/addressCounter_reg[14]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.083    -0.487    rom/address_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.434%)  route 0.122ns (20.566%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.011 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    clock/counter_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.214    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.483ns (79.807%)  route 0.122ns (20.193%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.022 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    clock/counter_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.214    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.043    -0.212 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.451    rom/FSM_onehot_currState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.462    rom/FSM_onehot_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rom/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.283%)  route 0.190ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[12]/Q
                         net (fo=50, routed)          0.190    -0.229    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066    -0.482    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.259    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070    -0.514    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.559%)  route 0.196ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[15]/Q
                         net (fo=53, routed)          0.196    -0.223    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.831    -0.824    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070    -0.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.454%)  route 0.216ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/CLK
    SLICE_X39Y39         FDRE                                         r  rom/addressCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/addressCounter_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.227    rom/addressCounter_reg[6]
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.083    -0.484    rom/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y15     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y16     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X0Y8      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X0Y9      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X1Y15     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X1Y16     rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y0      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y1      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y3      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         81.380      78.488     RAMB36_X2Y4      rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y46     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y48     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y49     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock_1
  To Clock:  clkfbout_AudioClock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock_1
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       69.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.437ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.020ns (9.283%)  route 9.968ns (90.717%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.857     8.805    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.356     9.161 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_198/O
                         net (fo=1, routed)           0.926    10.087    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_113
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.184    80.191    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.524    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.524    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 69.437    

Slack (MET) :             70.712ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.766ns (7.704%)  route 9.176ns (92.296%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 79.897 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.124     7.227 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           0.951     8.178    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ramloop[33].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.124     8.302 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177/O
                         net (fo=1, routed)           0.740     9.042    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_99
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.468    79.897    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.381    
                         clock uncertainty           -0.184    80.197    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.754    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.754    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 70.712    

Slack (MET) :             70.923ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 0.766ns (7.881%)  route 8.953ns (92.119%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.124     7.927 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           0.286     8.213    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124     8.337 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_180/O
                         net (fo=1, routed)           0.482     8.819    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_101
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.456    79.885    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.369    
                         clock uncertainty           -0.184    80.185    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.742    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.742    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 70.923    

Slack (MET) :             70.985ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 0.985ns (10.425%)  route 8.464ns (89.575%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 79.900 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.490     7.739    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.321     8.060 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.488     8.548    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_103
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.471    79.900    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.384    
                         clock uncertainty           -0.184    80.200    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.533    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.533    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 70.985    

Slack (MET) :             71.157ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.766ns (8.070%)  route 8.726ns (91.930%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.477     7.983    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.124     8.107 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_186/O
                         net (fo=1, routed)           0.484     8.591    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_105
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.184    80.191    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.748    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.748    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                 71.157    

Slack (MET) :             71.560ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.664ns (7.184%)  route 8.579ns (92.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 79.850 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.394     8.342    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.422    79.850    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/C
                         clock pessimism              0.485    80.335    
                         clock uncertainty           -0.184    80.151    
    SLICE_X8Y73          FDCE (Setup_fdce_C_D)       -0.249    79.902    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.902    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 71.560    

Slack (MET) :             72.042ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.642ns (7.144%)  route 8.344ns (92.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 79.857 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.579     8.086    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.429    79.857    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/C
                         clock pessimism              0.485    80.342    
                         clock uncertainty           -0.184    80.158    
    SLICE_X8Y67          FDCE (Setup_fdce_C_D)       -0.031    80.127    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         80.127    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 72.042    

Slack (MET) :             72.060ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.996ns (11.572%)  route 7.611ns (88.428%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 79.901 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.150     5.909 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=2, routed)           0.985     6.894    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[23].ram.ram_ena
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.328     7.222 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.484     7.706    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_79
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.473    79.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.393    
                         clock uncertainty           -0.184    80.209    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.766    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 72.060    

Slack (MET) :             72.191ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 0.766ns (9.031%)  route 7.716ns (90.969%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124     5.883 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=2, routed)           1.092     6.975    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ramloop[17].ram.ram_ena
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124     7.099 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.482     7.581    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_67
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.479    79.907    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.399    
                         clock uncertainty           -0.184    80.215    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.772    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.772    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 72.191    

Slack (MET) :             72.273ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 0.664ns (7.772%)  route 7.880ns (92.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.864 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.394     7.643    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.436    79.864    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/C
                         clock pessimism              0.485    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X8Y57          FDCE (Setup_fdce_C_D)       -0.249    79.916    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.916    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 72.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[13]/Q
                         net (fo=3, routed)           0.162    -0.280    rom/addressCounter_reg[13]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.184    -0.386    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.086    -0.300    rom/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.636%)  route 0.161ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[14]/Q
                         net (fo=3, routed)           0.161    -0.281    rom/addressCounter_reg[14]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.184    -0.386    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.083    -0.303    rom/address_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.434%)  route 0.122ns (20.566%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.011 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    clock/counter_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.184    -0.135    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.030    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.483ns (79.807%)  route 0.122ns (20.193%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.022 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    clock/counter_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.184    -0.135    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.030    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.043    -0.212 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.267    rom/FSM_onehot_currState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.278    rom/FSM_onehot_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rom/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.283%)  route 0.190ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[12]/Q
                         net (fo=50, routed)          0.190    -0.229    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.184    -0.364    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066    -0.298    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.259    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.184    -0.400    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070    -0.330    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.559%)  route 0.196ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[15]/Q
                         net (fo=53, routed)          0.196    -0.223    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.831    -0.824    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.274    -0.550    
                         clock uncertainty            0.184    -0.366    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070    -0.296    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.454%)  route 0.216ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/CLK
    SLICE_X39Y39         FDRE                                         r  rom/addressCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/addressCounter_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.227    rom/addressCounter_reg[6]
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.083    -0.300    rom/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock_1

Setup :            0  Failing Endpoints,  Worst Slack       69.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.437ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.020ns (9.283%)  route 9.968ns (90.717%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.857     8.805    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.356     9.161 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_198/O
                         net (fo=1, routed)           0.926    10.087    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_113
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.184    80.191    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.524    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.524    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 69.437    

Slack (MET) :             70.712ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.766ns (7.704%)  route 9.176ns (92.296%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 79.897 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.124     7.227 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           0.951     8.178    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ramloop[33].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.124     8.302 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177/O
                         net (fo=1, routed)           0.740     9.042    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_99
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.468    79.897    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.381    
                         clock uncertainty           -0.184    80.197    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.754    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.754    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 70.712    

Slack (MET) :             70.923ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 0.766ns (7.881%)  route 8.953ns (92.119%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.124     7.927 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           0.286     8.213    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124     8.337 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_180/O
                         net (fo=1, routed)           0.482     8.819    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_101
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.456    79.885    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.369    
                         clock uncertainty           -0.184    80.185    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.742    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.742    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 70.923    

Slack (MET) :             70.985ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 0.985ns (10.425%)  route 8.464ns (89.575%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 79.900 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.490     7.739    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.321     8.060 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.488     8.548    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_103
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.471    79.900    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.384    
                         clock uncertainty           -0.184    80.200    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    79.533    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.533    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 70.985    

Slack (MET) :             71.157ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.766ns (8.070%)  route 8.726ns (91.930%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 79.891 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.477     7.983    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.124     8.107 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_186/O
                         net (fo=1, routed)           0.484     8.591    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_105
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.462    79.891    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    80.375    
                         clock uncertainty           -0.184    80.191    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.748    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.748    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                 71.157    

Slack (MET) :             71.560ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.664ns (7.184%)  route 8.579ns (92.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 79.850 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          8.185     7.803    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I3_O)        0.146     7.949 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           0.394     8.342    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.422    79.850    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    SLICE_X8Y73          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop/C
                         clock pessimism              0.485    80.335    
                         clock uncertainty           -0.184    80.151    
    SLICE_X8Y73          FDCE (Setup_fdce_C_D)       -0.249    79.902    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_197_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.902    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 71.560    

Slack (MET) :             72.042ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.642ns (7.144%)  route 8.344ns (92.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 79.857 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.765     7.382    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.506 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.579     8.086    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.429    79.857    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    SLICE_X8Y67          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop/C
                         clock pessimism              0.485    80.342    
                         clock uncertainty           -0.184    80.158    
    SLICE_X8Y67          FDCE (Setup_fdce_C_D)       -0.031    80.127    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_185_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         80.127    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 72.042    

Slack (MET) :             72.060ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.996ns (11.572%)  route 7.611ns (88.428%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 79.901 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.150     5.909 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=2, routed)           0.985     6.894    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[23].ram.ram_ena
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.328     7.222 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.484     7.706    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_79
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.473    79.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.393    
                         clock uncertainty           -0.184    80.209    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.766    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 72.060    

Slack (MET) :             72.191ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 0.766ns (9.031%)  route 7.716ns (90.969%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          6.142     5.759    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124     5.883 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=2, routed)           1.092     6.975    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ramloop[17].ram.ram_ena
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124     7.099 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.482     7.581    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_67
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.479    79.907    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    80.399    
                         clock uncertainty           -0.184    80.215    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    79.772    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         79.772    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 72.191    

Slack (MET) :             72.273ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock_1 rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 0.664ns (7.772%)  route 7.880ns (92.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.864 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  rom/address_reg[15]/Q
                         net (fo=53, routed)          7.486     7.103    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y57          LUT5 (Prop_lut5_I3_O)        0.146     7.249 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.394     7.643    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                     81.380    81.380 r  
    E3                                                0.000    81.380 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    81.380    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.960    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    76.757 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.338    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.429 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.436    79.864    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    SLICE_X8Y57          FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop/C
                         clock pessimism              0.485    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X8Y57          FDCE (Setup_fdce_C_D)       -0.249    79.916    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_182_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         79.916    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 72.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[13]/Q
                         net (fo=3, routed)           0.162    -0.280    rom/addressCounter_reg[13]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[13]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.184    -0.386    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.086    -0.300    rom/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.636%)  route 0.161ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X39Y41         FDRE                                         r  rom/addressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rom/addressCounter_reg[14]/Q
                         net (fo=3, routed)           0.161    -0.281    rom/addressCounter_reg[14]
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[14]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.184    -0.386    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.083    -0.303    rom/address_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.434%)  route 0.122ns (20.566%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.011 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    clock/counter_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.184    -0.135    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.030    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.483ns (79.807%)  route 0.122ns (20.193%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    clock/CLK
    SLICE_X35Y46         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  clock/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.321    clock/counter_reg[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  clock/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.161    clock/counter_reg[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    clock/counter_reg[4]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.083 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.083    clock/counter_reg[8]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.043    clock/counter_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.022 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    clock/counter_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.827    -0.827    clock/CLK
    SLICE_X35Y50         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.184    -0.135    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.030    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.043    -0.212 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.267    rom/FSM_onehot_currState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.565    -0.582    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  rom/FSM_onehot_currState_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.255    rom/FSM_onehot_currState_reg_n_0_[1]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.278    rom/FSM_onehot_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rom/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.283%)  route 0.190ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[12]/Q
                         net (fo=50, routed)          0.190    -0.229    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.184    -0.364    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066    -0.298    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.259    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.184    -0.400    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070    -0.330    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rom/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.559%)  route 0.196ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/CLK
    SLICE_X38Y41         FDRE                                         r  rom/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  rom/address_reg[15]/Q
                         net (fo=53, routed)          0.196    -0.223    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.831    -0.824    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.274    -0.550    
                         clock uncertainty            0.184    -0.366    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070    -0.296    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rom/addressCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            rom/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock_1 rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.454%)  route 0.216ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.563    -0.584    rom/CLK
    SLICE_X39Y39         FDRE                                         r  rom/addressCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rom/addressCounter_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.227    rom/addressCounter_reg[6]
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.833    -0.822    rom/CLK
    SLICE_X38Y40         FDRE                                         r  rom/address_reg[6]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.083    -0.300    rom/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 5.135ns (36.894%)  route 8.784ns (63.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           2.746    10.375    LED0_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.920 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.920    LED0
    E1                                                                r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.133ns  (logic 5.008ns (38.133%)  route 8.125ns (61.867%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           8.125     9.592    LED1_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    13.133 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    13.133    LED1
    G3                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.340ns (49.747%)  route 4.384ns (50.253%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           0.575     1.031    clock/SCLK
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.118     1.149 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.810     4.958    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.766     8.725 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.725    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regLRCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 4.025ns (52.691%)  route 3.614ns (47.309%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE                         0.000     0.000 r  transmitter/regLRCK_reg/C
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regLRCK_reg/Q
                         net (fo=1, routed)           3.614     4.070    LRCK_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     7.638 r  LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.638    LRCK
    B11                                                               r  LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regSDIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.064ns (56.670%)  route 3.108ns (43.330%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE                         0.000     0.000 r  transmitter/regSDIN_reg/C
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/regSDIN_reg/Q
                         net (fo=1, routed)           3.108     3.626    SDIN_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.172 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.172    SDIN
    D12                                                               r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.735ns  (logic 1.591ns (23.621%)  route 5.144ns (76.379%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.144     6.611    transmitter/LED1_OBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.735 r  transmitter/FSM_sequential_currState[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.735    transmitter/FSM_sequential_currState[0]_inv_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  transmitter/FSM_sequential_currState_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 1.585ns (23.553%)  route 5.144ns (76.447%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.144     6.611    transmitter/LED1_OBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.118     6.729 r  transmitter/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     6.729    transmitter/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  transmitter/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 3.289ns (54.901%)  route 2.702ns (45.099%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.743 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.743    transmitter/regREADY2_carry_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.857 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    transmitter/regREADY2_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.971 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.971    transmitter/regREADY2_carry__1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.085 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.085    transmitter/regREADY2_carry__2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.199 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.199    transmitter/regREADY2_carry__3_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.313 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.313    transmitter/regREADY2_carry__4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.427 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.427    transmitter/regREADY2_carry__5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.775 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           0.832     3.607    transmitter/in8[30]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.303     3.910 r  transmitter/regLRCK0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.910    transmitter/regLRCK0_carry__2_i_3_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.402 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.662     5.064    transmitter/regLRCK0_carry__2_n_2
    SLICE_X28Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.396 r  transmitter/regLRCK_i_1/O
                         net (fo=1, routed)           0.595     5.991    transmitter/regLRCK_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  transmitter/regLRCK_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regREADY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.589ns  (logic 2.937ns (52.548%)  route 2.652ns (47.452%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.743 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.743    transmitter/regREADY2_carry_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.857 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    transmitter/regREADY2_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.971 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.971    transmitter/regREADY2_carry__1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.085 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.085    transmitter/regREADY2_carry__2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.433 f  transmitter/regREADY2_carry__3/O[1]
                         net (fo=4, routed)           0.832     3.265    transmitter/in8[18]
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.303     3.568 r  transmitter/regREADY1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.568    transmitter/regREADY1_carry__1_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.118 r  transmitter/regREADY1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.118    transmitter/regREADY1_carry__1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.232 f  transmitter/regREADY1_carry__2/CO[3]
                         net (fo=3, routed)           1.207     5.439    transmitter/regREADY1_carry__2_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I1_O)        0.150     5.589 r  transmitter/regREADY_i_1/O
                         net (fo=1, routed)           0.000     5.589    transmitter/regREADY_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  transmitter/regREADY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.404ns  (logic 3.289ns (60.867%)  route 2.115ns (39.133%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.743 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.743    transmitter/regREADY2_carry_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.857 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    transmitter/regREADY2_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.971 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.971    transmitter/regREADY2_carry__1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.085 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.085    transmitter/regREADY2_carry__2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.199 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.199    transmitter/regREADY2_carry__3_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.313 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.313    transmitter/regREADY2_carry__4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.427 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.427    transmitter/regREADY2_carry__5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.775 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           0.832     3.607    transmitter/in8[30]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.303     3.910 r  transmitter/regLRCK0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.910    transmitter/regLRCK0_carry__2_i_3_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.402 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.669     5.072    transmitter/regLRCK0_carry__2_n_2
    SLICE_X28Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.404 r  transmitter/regLRCK_i_2/O
                         net (fo=1, routed)           0.000     5.404    transmitter/regLRCK
    SLICE_X28Y44         FDRE                                         r  transmitter/regLRCK_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regTX_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[28]/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[28]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[28]
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[29]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[1]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[1]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[1]
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[2]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE                         0.000     0.000 r  transmitter/regTX_reg[4]/C
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[4]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[4]
    SLICE_X50Y38         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[5]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[7]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[7]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[7]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[8]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[0]/C
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmitter/bitCounter_reg[0]/Q
                         net (fo=4, routed)           0.168     0.309    transmitter/bitCounter_reg_n_0_[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  transmitter/bitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    transmitter/in8__0[0]
    SLICE_X33Y37         FDRE                                         r  transmitter/bitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[0]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[0]
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.043     0.370 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    transmitter/regTX[1]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           0.185     0.326    transmitter/enable_reg_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  transmitter/enable_i_1/O
                         net (fo=1, routed)           0.000     0.371    transmitter/enable_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  transmitter/enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[11]/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[11]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[11]
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000     0.372    transmitter/regTX[12]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE                         0.000     0.000 r  transmitter/regTX_reg[19]/C
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[19]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[19]
    SLICE_X50Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  transmitter/regTX[20]_i_1/O
                         net (fo=1, routed)           0.000     0.372    transmitter/regTX[20]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[11]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/bitCounter_reg[11]/Q
                         net (fo=1, routed)           0.121     0.262    transmitter/bitCounter_reg_n_0_[11]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  transmitter/regREADY2_carry__1/O[2]
                         net (fo=4, routed)           0.000     0.373    transmitter/in8[11]
    SLICE_X32Y39         FDRE                                         r  transmitter/bitCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 3.624ns (44.124%)  route 4.589ns (55.876%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    42.179 f  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.412    clock/inner/inst/clk_in1_AudioClock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    36.466 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    38.127    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    38.223 f  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         2.928    41.151    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    44.679 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    44.679    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.372ns (50.234%)  route 4.331ns (49.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.568    -0.899    clock/CLK
    SLICE_X36Y48         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.522     0.079    clock/wireSCLK
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.150     0.229 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.810     4.039    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.766     7.805 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.805    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 1.249ns (17.849%)  route 5.749ns (82.151%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          3.185     2.741    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.865 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.865    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10_n_0
    SLICE_X9Y15          MUXF7 (Prop_muxf7_I1_O)      0.217     3.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.620     4.702    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.299     5.001 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.943     5.944    transmitter/douta[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.153     6.097 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     6.097    transmitter/regTX[29]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 1.220ns (17.507%)  route 5.749ns (82.493%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          3.185     2.741    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.865 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.865    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10_n_0
    SLICE_X9Y15          MUXF7 (Prop_muxf7_I1_O)      0.217     3.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.620     4.702    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.299     5.001 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.943     5.944    transmitter/douta[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.068 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     6.068    transmitter/regTX[13]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 1.272ns (18.530%)  route 5.593ns (81.470%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.995     2.550    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.124     2.674 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.674    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.915 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.640     4.555    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.853 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.958     5.811    transmitter/douta[8]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.153     5.964 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000     5.964    transmitter/regTX[8]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 1.243ns (18.184%)  route 5.593ns (81.816%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.995     2.550    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.124     2.674 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.674    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.915 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.640     4.555    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.853 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.958     5.811    transmitter/douta[8]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.935 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000     5.935    transmitter/regTX[24]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 1.269ns (19.126%)  route 5.366ns (80.874%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.737     2.293    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.124     2.417 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.417    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.241     2.658 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.955     4.613    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.911 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.673     5.584    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.150     5.734 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000     5.734    transmitter/regTX[9]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.243ns (18.808%)  route 5.366ns (81.192%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.737     2.293    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.124     2.417 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.417    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.241     2.658 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.955     4.613    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.911 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.673     5.584    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.708 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     5.708    transmitter/regTX[25]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 1.277ns (19.615%)  route 5.233ns (80.385%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.562    -0.905    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          2.908     2.522    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124     2.646 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.646    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.214     2.860 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.747     4.606    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.297     4.903 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.578     5.482    transmitter/douta[10]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  transmitter/regTX[10]_i_1/O
                         net (fo=1, routed)           0.000     5.606    transmitter/regTX[10]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 1.269ns (19.516%)  route 5.233ns (80.484%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.562    -0.905    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          2.908     2.522    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124     2.646 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.646    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.214     2.860 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.747     4.606    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.297     4.903 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.578     5.482    transmitter/douta[10]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.116     5.598 r  transmitter/regTX[26]_i_1/O
                         net (fo=1, routed)           0.000     5.598    transmitter/regTX[26]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.298ns (33.221%)  route 0.599ns (66.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y35          FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 f  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.234    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.045    -0.189 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.215     0.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.072 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.198     0.270    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.044     0.314 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.314    transmitter/regTX[9]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.299ns (33.295%)  route 0.599ns (66.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y35          FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 f  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.234    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.045    -0.189 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.215     0.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.072 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.198     0.270    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.315 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     0.315    transmitter/regTX[25]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.231ns (25.222%)  route 0.685ns (74.778%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.435    -0.011    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.034 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.250     0.285    transmitter/douta[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.045     0.330 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     0.330    transmitter/regTX[18]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.920ns  (logic 0.235ns (25.547%)  route 0.685ns (74.453%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.435    -0.011    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.034 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.250     0.285    transmitter/douta[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.049     0.334 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    transmitter/regTX[2]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.294ns (33.399%)  route 0.586ns (66.601%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.602    -0.545    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.341 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.390     0.049    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.094 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.196     0.290    transmitter/douta[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.335 r  transmitter/regTX[19]_i_1/O
                         net (fo=1, routed)           0.000     0.335    transmitter/regTX[19]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.295ns (33.475%)  route 0.586ns (66.525%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.602    -0.545    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.341 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.390     0.049    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.094 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.196     0.290    transmitter/douta[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.046     0.336 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    transmitter/regTX[3]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.231ns (24.672%)  route 0.705ns (75.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.522     0.077    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.045     0.122 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.183     0.305    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.045     0.350 r  transmitter/regTX[14]_i_1/O
                         net (fo=1, routed)           0.000     0.350    transmitter/regTX[14]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.234ns (24.913%)  route 0.705ns (75.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.522     0.077    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.045     0.122 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.183     0.305    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.048     0.353 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000     0.353    transmitter/regTX[30]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.230ns (24.426%)  route 0.712ns (75.574%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.483     0.037    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X50Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.229     0.311    transmitter/douta[0]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.044     0.355 r  transmitter/regTX[16]_i_1/O
                         net (fo=1, routed)           0.000     0.355    transmitter/regTX[16]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.231ns (24.506%)  route 0.712ns (75.494%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.483     0.037    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X50Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.229     0.311    transmitter/douta[0]
    SLICE_X50Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  transmitter/regTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    transmitter/regTX[0]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock_1
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock_1'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 3.624ns (44.124%)  route 4.589ns (55.876%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    42.179 f  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.412    clock/inner/inst/clk_in1_AudioClock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    36.466 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    38.127    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    38.223 f  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         2.928    41.151    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    44.679 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    44.679    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.372ns (50.234%)  route 4.331ns (49.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.568    -0.899    clock/CLK
    SLICE_X36Y48         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.522     0.079    clock/wireSCLK
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.150     0.229 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.810     4.039    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.766     7.805 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.805    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 1.249ns (17.849%)  route 5.749ns (82.151%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          3.185     2.741    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.865 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.865    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10_n_0
    SLICE_X9Y15          MUXF7 (Prop_muxf7_I1_O)      0.217     3.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.620     4.702    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.299     5.001 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.943     5.944    transmitter/douta[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.153     6.097 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     6.097    transmitter/regTX[29]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 1.220ns (17.507%)  route 5.749ns (82.493%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          3.185     2.741    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.865 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.865    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10_n_0
    SLICE_X9Y15          MUXF7 (Prop_muxf7_I1_O)      0.217     3.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.620     4.702    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.299     5.001 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.943     5.944    transmitter/douta[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.068 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     6.068    transmitter/regTX[13]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 1.272ns (18.530%)  route 5.593ns (81.470%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.995     2.550    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.124     2.674 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.674    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.915 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.640     4.555    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.853 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.958     5.811    transmitter/douta[8]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.153     5.964 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000     5.964    transmitter/regTX[8]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 1.243ns (18.184%)  route 5.593ns (81.816%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.995     2.550    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.124     2.674 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.674    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.915 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.640     4.555    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.853 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.958     5.811    transmitter/douta[8]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.935 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000     5.935    transmitter/regTX[24]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 1.269ns (19.126%)  route 5.366ns (80.874%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.737     2.293    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.124     2.417 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.417    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.241     2.658 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.955     4.613    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.911 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.673     5.584    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.150     5.734 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000     5.734    transmitter/regTX[9]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.243ns (18.808%)  route 5.366ns (81.192%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.566    -0.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          2.737     2.293    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.124     2.417 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.417    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.241     2.658 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.955     4.613    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.298     4.911 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.673     5.584    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.708 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     5.708    transmitter/regTX[25]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 1.277ns (19.615%)  route 5.233ns (80.385%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.562    -0.905    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          2.908     2.522    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124     2.646 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.646    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.214     2.860 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.747     4.606    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.297     4.903 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.578     5.482    transmitter/douta[10]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  transmitter/regTX[10]_i_1/O
                         net (fo=1, routed)           0.000     5.606    transmitter/regTX[10]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 1.269ns (19.516%)  route 5.233ns (80.484%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.562    -0.905    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          2.908     2.522    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124     2.646 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.646    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.214     2.860 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.747     4.606    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.297     4.903 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.578     5.482    transmitter/douta[10]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.116     5.598 r  transmitter/regTX[26]_i_1/O
                         net (fo=1, routed)           0.000     5.598    transmitter/regTX[26]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.298ns (33.221%)  route 0.599ns (66.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y35          FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 f  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.234    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.045    -0.189 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.215     0.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.072 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.198     0.270    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.044     0.314 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.314    transmitter/regTX[9]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.299ns (33.295%)  route 0.599ns (66.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.564    -0.583    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y35          FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 f  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.234    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.045    -0.189 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.215     0.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.072 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.198     0.270    transmitter/douta[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.315 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     0.315    transmitter/regTX[25]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.231ns (25.222%)  route 0.685ns (74.778%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.435    -0.011    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.034 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.250     0.285    transmitter/douta[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.045     0.330 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     0.330    transmitter/regTX[18]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.920ns  (logic 0.235ns (25.547%)  route 0.685ns (74.453%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.435    -0.011    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.034 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.250     0.285    transmitter/douta[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.049     0.334 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    transmitter/regTX[2]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.294ns (33.399%)  route 0.586ns (66.601%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.602    -0.545    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.341 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.390     0.049    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.094 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.196     0.290    transmitter/douta[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.335 r  transmitter/regTX[19]_i_1/O
                         net (fo=1, routed)           0.000     0.335    transmitter/regTX[19]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.295ns (33.475%)  route 0.586ns (66.525%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.602    -0.545    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.341 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.390     0.049    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.094 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.196     0.290    transmitter/douta[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.046     0.336 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    transmitter/regTX[3]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.231ns (24.672%)  route 0.705ns (75.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.522     0.077    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.045     0.122 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.183     0.305    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.045     0.350 r  transmitter/regTX[14]_i_1/O
                         net (fo=1, routed)           0.000     0.350    transmitter/regTX[14]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.234ns (24.913%)  route 0.705ns (75.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.522     0.077    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.045     0.122 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.183     0.305    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.048     0.353 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000     0.353    transmitter/regTX[30]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.230ns (24.426%)  route 0.712ns (75.574%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.483     0.037    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X50Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.229     0.311    transmitter/douta[0]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.044     0.355 r  transmitter/regTX[16]_i_1/O
                         net (fo=1, routed)           0.000     0.355    transmitter/regTX[16]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            transmitter/regTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.231ns (24.506%)  route 0.712ns (75.494%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.561    -0.586    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.483     0.037    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X50Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.229     0.311    transmitter/douta[0]
    SLICE_X50Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  transmitter/regTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    transmitter/regTX[0]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    clock/inner/inst/clk_in1_AudioClock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    clock/inner/inst/clk_in1_AudioClock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.540ns  (logic 1.591ns (21.098%)  route 5.949ns (78.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.116     7.540    clock/counter[0]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.432    -1.520    clock/CLK
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.540ns  (logic 1.591ns (21.098%)  route 5.949ns (78.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.116     7.540    clock/counter[0]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.432    -1.520    clock/CLK
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.446%)  route 0.125ns (35.554%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.125     0.253    rom/READY
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.099     0.352 r  rom/FSM_onehot_currState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.352    rom/FSM_onehot_currState[3]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.227ns (50.930%)  route 0.219ns (49.070%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.219     0.347    rom/READY
    SLICE_X38Y44         LUT4 (Prop_lut4_I2_O)        0.099     0.446 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.446    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.230ns (51.258%)  route 0.219ns (48.742%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.219     0.347    rom/READY
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.102     0.449 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.449    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.280ns (11.382%)  route 2.179ns (88.618%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.179     2.413    clock/LED1_OBUF
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.458 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.458    clock/regSCLK_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.835    -0.820    clock/CLK
    SLICE_X36Y48         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.025%)  route 2.258ns (88.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.062     2.297    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.342 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.196     2.538    clock/counter[0]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    clock/CLK
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.025%)  route 2.258ns (88.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.062     2.297    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.342 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.196     2.538    clock/counter[0]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    clock/CLK
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock_1

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.591ns (18.666%)  route 6.932ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.039     7.505    clock/LED1_OBUF
    SLICE_X46Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.893     8.523    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.448    -1.503    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 1.591ns (20.717%)  route 6.088ns (79.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.255     7.679    clock/counter[0]_i_1_n_0
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.431    -1.521    clock/CLK
    SLICE_X35Y53         FDRE                                         r  clock/counter_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.540ns  (logic 1.591ns (21.098%)  route 5.949ns (78.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.116     7.540    clock/counter[0]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.432    -1.520    clock/CLK
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.540ns  (logic 1.591ns (21.098%)  route 5.949ns (78.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.833     6.300    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.116     7.540    clock/counter[0]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         1.432    -1.520    clock/CLK
    SLICE_X35Y52         FDRE                                         r  clock/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.446%)  route 0.125ns (35.554%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.125     0.253    rom/READY
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.099     0.352 r  rom/FSM_onehot_currState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.352    rom/FSM_onehot_currState[3]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.227ns (50.930%)  route 0.219ns (49.070%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.219     0.347    rom/READY
    SLICE_X38Y44         LUT4 (Prop_lut4_I2_O)        0.099     0.446 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.446    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.230ns (51.258%)  route 0.219ns (48.742%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.219     0.347    rom/READY
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.102     0.449 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.449    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.984     0.984    clock/locked
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.029 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.349     1.378    rom/SS[0]
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    rom/CLK
    SLICE_X38Y44         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.280ns (11.382%)  route 2.179ns (88.618%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.179     2.413    clock/LED1_OBUF
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.458 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.458    clock/regSCLK_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.835    -0.820    clock/CLK
    SLICE_X36Y48         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.025%)  route 2.258ns (88.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.062     2.297    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.342 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.196     2.538    clock/counter[0]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    clock/CLK
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.025%)  route 2.258ns (88.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.062     2.297    clock/LED1_OBUF
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.342 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.196     2.538    clock/counter[0]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock/inner/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock/inner/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock/inner/inst/clk_in1_AudioClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inner/inst/clkout1_buf/O
                         net (fo=228, routed)         0.834    -0.821    clock/CLK
    SLICE_X35Y47         FDRE                                         r  clock/counter_reg[5]/C





