<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rack_CN_general.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="board1_muscle_neuron_limb_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="board1_muscle_neuron_limb_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="board1_muscle_neuron_limb_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="board1_muscle_neuron_limb_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="board1_muscle_neuron_limb_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="board1_muscle_neuron_limb_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="board1_muscle_neuron_limb_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="board1_muscle_neuron_limb_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="board1_muscle_neuron_limb_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="board1_muscle_neuron_limb_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="board1_muscle_neuron_limb_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="board1_muscle_neuron_limb_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="board1_muscle_neuron_limb_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="board1_muscle_neuron_limb_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="board1_muscle_neuron_limb_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board1_muscle_neuron_limb_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="board1_muscle_neuron_limb_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="board1_muscle_neuron_limb_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="board1_muscle_neuron_limb_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board1_muscle_neuron_limb_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board1_muscle_neuron_limb_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board1_muscle_neuron_limb_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board1_muscle_neuron_limb_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="board1_muscle_neuron_limb_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="board1_muscle_neuron_limb_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board1_muscle_neuron_limb_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board1_muscle_neuron_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="board1_muscle_neuron_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="board1_muscle_neuron_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="board1_muscle_neuron_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="board1_muscle_neuron_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="board1_muscle_neuron_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="board1_muscle_neuron_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="board1_muscle_neuron_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="board1_muscle_neuron_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="board1_muscle_neuron_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="board1_muscle_neuron_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="board1_muscle_neuron_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="board1_muscle_neuron_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="board1_muscle_neuron_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="board1_muscle_neuron_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="board1_muscle_neuron_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="board1_muscle_neuron_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board1_muscle_neuron_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="board1_muscle_neuron_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="board1_muscle_neuron_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board1_muscle_neuron_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="board1_muscle_neuron_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board1_muscle_neuron_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board1_muscle_neuron_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="board1_muscle_neuron_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="board1_muscle_neuron_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board1_muscle_neuron_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board1_muscle_neuron_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board1_muscle_neuron_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="double_muscle_1chip_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="double_muscle_1chip_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="double_muscle_1chip_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="double_muscle_1chip_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="double_muscle_1chip_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="double_muscle_1chip_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="double_muscle_1chip_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="double_muscle_1chip_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="double_muscle_1chip_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="double_muscle_1chip_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="double_muscle_1chip_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="double_muscle_1chip_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="double_muscle_1chip_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="double_muscle_1chip_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="double_muscle_1chip_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="double_muscle_1chip_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="double_muscle_1chip_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="double_muscle_1chip_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="double_muscle_1chip_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="double_muscle_1chip_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="double_muscle_1chip_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="double_muscle_1chip_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="double_muscle_1chip_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="double_muscle_1chip_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="double_muscle_1chip_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="double_muscle_1chip_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_1chip_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_1chip_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_1chip_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="double_muscle_1chip_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="double_muscle_1chip_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="double_muscle_1chip_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_1chip_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="double_muscle_board1_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="double_muscle_board1_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="double_muscle_board1_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="double_muscle_board1_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="double_muscle_board1_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="double_muscle_board1_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="double_muscle_board1_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="double_muscle_board1_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="double_muscle_board1_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="double_muscle_board1_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="double_muscle_board1_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="double_muscle_board1_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="double_muscle_board1_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="double_muscle_board1_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="double_muscle_board1_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="double_muscle_board1_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="double_muscle_board1_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="double_muscle_board1_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="double_muscle_board1_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="double_muscle_board1_xem6010.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="double_muscle_board1_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="double_muscle_board1_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="double_muscle_board1_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="double_muscle_board1_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="double_muscle_board1_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_board1_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_board1_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="double_muscle_board1_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="double_muscle_board1_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="double_muscle_board1_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="double_muscle_board1_xem6010_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="okHost.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="okHost.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="okHost.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="okHost.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="okHost.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="okHost.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="okHost.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="okHost.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="okHost.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="okHost.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="okHost_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="okHost_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="okHost_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="okHost_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="okHost_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="okHost_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="okHost_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="okHost_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="okWireIn_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="okWireIn_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="okWireOut_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="okWireOut_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_joint_board1_ISIM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_joint_board1_ISIM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="one_joint_board1_ISIM_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_joint_board1_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="one_joint_board1_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="one_joint_board1_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="one_joint_board1_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="one_joint_board1_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="one_joint_board1_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="one_joint_board1_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="one_joint_board1_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="one_joint_board1_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="one_joint_board1_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="one_joint_board1_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_joint_board1_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="one_joint_board1_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_joint_board1_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="one_joint_board1_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="one_joint_board1_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="one_joint_board1_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_joint_board1_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="one_joint_board1_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="one_joint_board1_xem6010.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_joint_board1_xem6010_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_joint_board1_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_board1_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_joint_board1_xem6010_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="one_joint_board1_xem6010_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_joint_board1_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_joint_board1_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_board1_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="one_joint_board1_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_board1_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_board1_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_board1_xem6010_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_joint_board1_xem6010_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_joint_board1_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="one_joint_board1_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="one_joint_board1_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_board1_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="one_joint_robot_all_in1_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="one_joint_robot_all_in1_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="one_joint_robot_all_in1_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="one_joint_robot_all_in1_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="one_joint_robot_all_in1_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_robot_all_in1_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="one_joint_robot_all_in1_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="one_joint_robot_all_in1_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="one_joint_robot_all_in1_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="one_joint_robot_all_in1_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="one_joint_robot_all_in1_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_joint_robot_all_in1_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="one_joint_robot_all_in1_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_joint_robot_all_in1_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="one_joint_robot_all_in1_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="one_joint_robot_all_in1_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="one_joint_robot_all_in1_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_joint_robot_all_in1_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_robot_all_in1_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_robot_all_in1_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="one_joint_robot_all_in1_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_all_in1_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_all_in1_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_all_in1_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_joint_robot_all_in1_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="one_joint_robot_all_in1_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="one_joint_robot_all_in1_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_all_in1_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_joint_robot_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="one_joint_robot_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="one_joint_robot_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="one_joint_robot_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="one_joint_robot_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="one_joint_robot_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_robot_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="one_joint_robot_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="one_joint_robot_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="one_joint_robot_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="one_joint_robot_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="one_joint_robot_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="one_joint_robot_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_joint_robot_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="one_joint_robot_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_joint_robot_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="one_joint_robot_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="one_joint_robot_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="one_joint_robot_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="one_joint_robot_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_joint_robot_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="one_joint_robot_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="one_joint_robot_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_joint_robot_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_robot_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_joint_robot_xem6010_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_joint_robot_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_joint_robot_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_joint_robot_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="one_joint_robot_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="one_joint_robot_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="one_joint_robot_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_joint_robot_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="one_joint_robot_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="one_joint_robot_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_joint_robot_xem6010_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_CN_extra_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rack_CN_extra_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rack_CN_extra_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rack_CN_extra_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rack_CN_extra_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rack_CN_extra_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_CN_extra_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rack_CN_extra_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rack_CN_extra_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rack_CN_extra_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rack_CN_extra_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rack_CN_extra_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rack_CN_extra_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rack_CN_extra_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rack_CN_extra_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rack_CN_extra_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rack_CN_extra_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rack_CN_extra_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rack_CN_extra_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rack_CN_extra_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_CN_extra_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rack_CN_extra_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rack_CN_extra_xem6010.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rack_CN_extra_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_CN_extra_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_CN_extra_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_CN_extra_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rack_CN_extra_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_extra_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_extra_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rack_CN_extra_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rack_CN_extra_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_extra_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rack_CN_extra_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rack_CN_extra_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_extra_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_CN_general_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rack_CN_general_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rack_CN_general_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rack_CN_general_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rack_CN_general_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rack_CN_general_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_CN_general_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rack_CN_general_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rack_CN_general_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rack_CN_general_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rack_CN_general_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rack_CN_general_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rack_CN_general_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rack_CN_general_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rack_CN_general_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rack_CN_general_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rack_CN_general_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rack_CN_general_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rack_CN_general_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rack_CN_general_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_CN_general_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rack_CN_general_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rack_CN_general_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_CN_general_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rack_CN_general_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_CN_general_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_CN_general_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_CN_general_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rack_CN_general_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_general_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_general_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rack_CN_general_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rack_CN_general_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_general_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_CN_general_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rack_CN_general_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rack_CN_general_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_CN_general_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_mid_node1_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rack_mid_node1_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rack_mid_node1_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rack_mid_node1_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rack_mid_node1_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rack_mid_node1_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_mid_node1_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rack_mid_node1_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rack_mid_node1_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rack_mid_node1_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rack_mid_node1_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rack_mid_node1_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rack_mid_node1_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rack_mid_node1_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rack_mid_node1_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rack_mid_node1_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rack_mid_node1_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rack_mid_node1_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rack_mid_node1_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rack_mid_node1_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_mid_node1_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rack_mid_node1_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rack_mid_node1_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_mid_node1_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rack_mid_node1_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_mid_node1_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_mid_node1_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_mid_node1_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rack_mid_node1_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_mid_node1_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_mid_node1_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rack_mid_node1_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rack_mid_node1_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_mid_node1_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_mid_node1_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rack_mid_node1_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rack_mid_node1_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_mid_node1_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_test_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rack_test_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rack_test_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rack_test_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rack_test_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rack_test_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_test_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rack_test_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rack_test_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rack_test_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rack_test_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rack_test_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rack_test_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rack_test_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rack_test_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rack_test_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rack_test_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rack_test_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rack_test_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rack_test_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_test_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rack_test_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rack_test_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_test_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rack_test_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_test_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_test_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_test_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rack_test_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_test_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_test_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rack_test_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rack_test_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_test_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_test_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rack_test_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rack_test_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_test_xem6010_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="remote_sources/_/_/source/io/coregen.log"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="remote_sources/_/_/source/io/neuron_ram.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="signed_mult32_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spindle_bag1_neuron_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spindle_bag1_neuron_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spindle_bag1_neuron_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spindle_bag1_neuron_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spindle_bag1_neuron_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spindle_bag1_neuron_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spindle_bag1_neuron_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spindle_bag1_neuron_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spindle_bag1_neuron_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spindle_bag1_neuron_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spindle_bag1_neuron_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spindle_bag1_neuron_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spindle_bag1_neuron_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spindle_bag1_neuron_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spindle_bag1_neuron_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_bag1_neuron_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_bag1_neuron_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_bag1_neuron_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spindle_bag1_neuron_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag1_neuron_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag1_neuron_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag1_neuron_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_bag1_neuron_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spindle_bag1_neuron_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spindle_bag1_neuron_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag1_neuron_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spindle_bag2_neuron_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spindle_bag2_neuron_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spindle_bag2_neuron_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spindle_bag2_neuron_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spindle_bag2_neuron_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spindle_bag2_neuron_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spindle_bag2_neuron_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spindle_bag2_neuron_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spindle_bag2_neuron_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spindle_bag2_neuron_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spindle_bag2_neuron_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spindle_bag2_neuron_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spindle_bag2_neuron_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spindle_bag2_neuron_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spindle_bag2_neuron_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_bag2_neuron_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_bag2_neuron_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_bag2_neuron_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spindle_bag2_neuron_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag2_neuron_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag2_neuron_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag2_neuron_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_bag2_neuron_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spindle_bag2_neuron_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spindle_bag2_neuron_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_bag2_neuron_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_neuron_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spindle_neuron_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spindle_neuron_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spindle_neuron_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spindle_neuron_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spindle_neuron_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spindle_neuron_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spindle_neuron_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spindle_neuron_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spindle_neuron_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spindle_neuron_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spindle_neuron_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spindle_neuron_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spindle_neuron_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spindle_neuron_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spindle_neuron_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spindle_neuron_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_neuron_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spindle_neuron_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spindle_neuron_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_neuron_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_neuron_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_neuron_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_neuron_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_neuron_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spindle_neuron_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_neuron_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_neuron_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_neuron_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_neuron_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spindle_neuron_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spindle_neuron_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_neuron_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_synapse_MN_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spindle_synapse_MN_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spindle_synapse_MN_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spindle_synapse_MN_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spindle_synapse_MN_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spindle_synapse_MN_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spindle_synapse_MN_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spindle_synapse_MN_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spindle_synapse_MN_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spindle_synapse_MN_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spindle_synapse_MN_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spindle_synapse_MN_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spindle_synapse_MN_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spindle_synapse_MN_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spindle_synapse_MN_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spindle_synapse_MN_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spindle_synapse_MN_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spindle_synapse_MN_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spindle_synapse_MN_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spindle_synapse_MN_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_synapse_MN_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_synapse_MN_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_synapse_MN_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spindle_synapse_MN_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spindle_synapse_MN_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spindle_synapse_MN_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_synapse_MN_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_synapse_MN_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_synapse_MN_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spindle_synapse_MN_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spindle_synapse_MN_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spindle_synapse_MN_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spindle_synapse_MN_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stretch_reflex_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="stretch_reflex_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="stretch_reflex_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="stretch_reflex_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="stretch_reflex_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="stretch_reflex_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="stretch_reflex_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="stretch_reflex_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="stretch_reflex_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="stretch_reflex_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="stretch_reflex_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stretch_reflex_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="stretch_reflex_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="stretch_reflex_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="stretch_reflex_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="stretch_reflex_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="stretch_reflex_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stretch_reflex_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="stretch_reflex_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="stretch_reflex_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stretch_reflex_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="stretch_reflex_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="stretch_reflex_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="stretch_reflex_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="stretch_reflex_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="stretch_reflex_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stretch_reflex_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stretch_reflex_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stretch_reflex_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stretch_reflex_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="stretch_reflex_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="stretch_reflex_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stretch_reflex_xem6010_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ucf_newWiringTest_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ucf_newWiringTest_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ucf_newWiringTest_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ucf_newWiringTest_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ucf_newWiringTest_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ucf_newWiringTest_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ucf_newWiringTest_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ucf_newWiringTest_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ucf_newWiringTest_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ucf_newWiringTest_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ucf_newWiringTest_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ucf_newWiringTest_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ucf_newWiringTest_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ucf_newWiringTest_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ucf_newWiringTest_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ucf_newWiringTest_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ucf_newWiringTest_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ucf_newWiringTest_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ucf_newWiringTest_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ucf_newWiringTest_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ucf_newWiringTest_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ucf_newWiringTest_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ucf_newWiringTest_xem6010.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ucf_newWiringTest_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ucf_newWiringTest_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ucf_newWiringTest_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ucf_newWiringTest_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ucf_newWiringTest_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ucf_newWiringTest_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ucf_newWiringTest_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ucf_newWiringTest_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ucf_newWiringTest_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ucf_newWiringTest_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ucf_newWiringTest_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ucf_newWiringTest_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ucf_newWiringTest_xem6010_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1340057029" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1340057027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345243589" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1345243589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1345241581" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1345241581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345241581" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1345241581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345241083" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1345241082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v6_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v6_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1345243589" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1345243589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1345243592" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1345243589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1345243592" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1345243592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1363042237" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1363042237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368137202" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1493553193011236461" xil_pn:start_ts="1368137202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373418170" xil_pn:in_ck="2966925084471072993" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4071907003298434642" xil_pn:start_ts="1373418169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="remote_sources/_/_/source/io/neuron_ram.ngc"/>
      <outfile xil_pn:name="remote_sources/_/_/source/io/neuron_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1368137203" xil_pn:in_ck="1402939086501607071" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1368137203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368137203" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2759516155351474005" xil_pn:start_ts="1368137203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368137203" xil_pn:in_ck="1402939086501607071" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1368137203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1368137203" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6942959995866030776" xil_pn:start_ts="1368137203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1373418957" xil_pn:in_ck="1816521800114848116" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4447515493599243517" xil_pn:start_ts="1373418815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.lso"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.ngc"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.ngr"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.prj"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.stx"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.syr"/>
      <outfile xil_pn:name="rack_CN_general_xem6010.xst"/>
      <outfile xil_pn:name="rack_CN_general_xem6010_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1368141991" xil_pn:in_ck="-3535055358277959542" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4027393641129676416" xil_pn:start_ts="1368141991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1373418967" xil_pn:in_ck="-9061355254930779860" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6396173264586189295" xil_pn:start_ts="1373418957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1373419087" xil_pn:in_ck="8054530110163146927" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5657126474599326901" xil_pn:start_ts="1373418967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1373419185" xil_pn:in_ck="-2787346829717599192" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1373419087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1373419225" xil_pn:in_ck="-3535055358277967167" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1373419185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1373419185" xil_pn:in_ck="6008184251781393067" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1373419167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
