Fitter report for msystem
Sun Mar 06 22:42:57 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Other Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Mar 06 22:42:57 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; msystem                                         ;
; Top-level Entity Name              ; arm4usoc                                        ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 6,842 / 22,320 ( 31 % )                         ;
;     Total combinational functions  ; 5,628 / 22,320 ( 25 % )                         ;
;     Dedicated logic registers      ; 3,623 / 22,320 ( 16 % )                         ;
; Total registers                    ; 3623                                            ;
; Total pins                         ; 49 / 154 ( 32 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 386,944 / 608,256 ( 64 % )                      ;
; Embedded Multiplier 9-bit elements ; 6 / 132 ( 5 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                  ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  10.2%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; sys_clk_o    ; Missing drive strength ;
; mem_clk_o    ; Missing drive strength ;
; sdr_clk      ; Missing drive strength ;
; sdr_ras_n    ; Missing drive strength ;
; sdr_cas_n    ; Missing drive strength ;
; sdr_we_n     ; Missing drive strength ;
; sdr_dqm[0]   ; Missing drive strength ;
; sdr_dqm[1]   ; Missing drive strength ;
; sdr_ba[0]    ; Missing drive strength ;
; sdr_ba[1]    ; Missing drive strength ;
; sdr_addr[0]  ; Missing drive strength ;
; sdr_addr[1]  ; Missing drive strength ;
; sdr_addr[2]  ; Missing drive strength ;
; sdr_addr[3]  ; Missing drive strength ;
; sdr_addr[4]  ; Missing drive strength ;
; sdr_addr[5]  ; Missing drive strength ;
; sdr_addr[6]  ; Missing drive strength ;
; sdr_addr[7]  ; Missing drive strength ;
; sdr_addr[8]  ; Missing drive strength ;
; sdr_addr[9]  ; Missing drive strength ;
; sdr_addr[10] ; Missing drive strength ;
; sdr_addr[11] ; Missing drive strength ;
; sdr_addr[12] ; Missing drive strength ;
; sdr_cs_n     ; Missing drive strength ;
; sdr_cke      ; Missing drive strength ;
; o_uart0_rx   ; Missing drive strength ;
; o_uart0_cts  ; Missing drive strength ;
; led          ; Missing drive strength ;
; led2         ; Missing drive strength ;
; sdr_dq[0]    ; Missing drive strength ;
; sdr_dq[1]    ; Missing drive strength ;
; sdr_dq[2]    ; Missing drive strength ;
; sdr_dq[3]    ; Missing drive strength ;
; sdr_dq[4]    ; Missing drive strength ;
; sdr_dq[5]    ; Missing drive strength ;
; sdr_dq[6]    ; Missing drive strength ;
; sdr_dq[7]    ; Missing drive strength ;
; sdr_dq[8]    ; Missing drive strength ;
; sdr_dq[9]    ; Missing drive strength ;
; sdr_dq[10]   ; Missing drive strength ;
; sdr_dq[11]   ; Missing drive strength ;
; sdr_dq[12]   ; Missing drive strength ;
; sdr_dq[13]   ; Missing drive strength ;
; sdr_dq[14]   ; Missing drive strength ;
; sdr_dq[15]   ; Missing drive strength ;
+--------------+------------------------+


+------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                  ;
+-----------------------+----------------+--------------+-------------+---------------+----------------+
; Name                  ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+-----------------------+----------------+--------------+-------------+---------------+----------------+
; Location              ;                ;              ; i_spi0_miso ; PIN_A12       ; QSF Assignment ;
; Location              ;                ;              ; i_spi1_miso ; PIN_J16       ; QSF Assignment ;
; Location              ;                ;              ; led3        ; PIN_B13       ; QSF Assignment ;
; Location              ;                ;              ; led4        ; PIN_A11       ; QSF Assignment ;
; Location              ;                ;              ; led5        ; PIN_D1        ; QSF Assignment ;
; Location              ;                ;              ; led6        ; PIN_F3        ; QSF Assignment ;
; Location              ;                ;              ; led7        ; PIN_B1        ; QSF Assignment ;
; Location              ;                ;              ; led8        ; PIN_L3        ; QSF Assignment ;
; Location              ;                ;              ; o_spi0_mosi ; PIN_C9        ; QSF Assignment ;
; Location              ;                ;              ; o_spi0_sclk ; PIN_E11       ; QSF Assignment ;
; Location              ;                ;              ; o_spi0_ss   ; PIN_C11       ; QSF Assignment ;
; Location              ;                ;              ; o_spi1_mosi ; PIN_M10       ; QSF Assignment ;
; Location              ;                ;              ; o_spi1_sclk ; PIN_N15       ; QSF Assignment ;
; Location              ;                ;              ; o_spi1_ss   ; PIN_L14       ; QSF Assignment ;
; I/O Standard          ;                ;              ; i_spi0_int  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; i_spi0_miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; i_spi1_miso ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led3        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led4        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led5        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led6        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led7        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led8        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; led9        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; o_spi0_mosi ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; o_spi0_sclk ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; o_spi0_ss   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; o_spi1_mosi ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; o_spi1_sclk ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard          ;                ;              ; o_spi1_ss   ; 3.3-V LVTTL   ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; i_spi0_miso ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; i_spi1_miso ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; o_spi0_mosi ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; o_spi0_sclk ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; o_spi0_ss   ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; o_spi1_mosi ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; o_spi1_sclk ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; arm4usoc       ;              ; o_spi1_ss   ; ON            ; QSF Assignment ;
+-----------------------+----------------+--------------+-------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 9674 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 9674 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 7748    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 204     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1708    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/arm4u-soc2/msystem.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,842 / 22,320 ( 31 % )    ;
;     -- Combinational with no register       ; 3219                       ;
;     -- Register only                        ; 1214                       ;
;     -- Combinational with a register        ; 2409                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3522                       ;
;     -- 3 input functions                    ; 1114                       ;
;     -- <=2 input functions                  ; 992                        ;
;     -- Register only                        ; 1214                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4897                       ;
;     -- arithmetic mode                      ; 731                        ;
;                                             ;                            ;
; Total registers*                            ; 3,623 / 23,018 ( 16 % )    ;
;     -- Dedicated logic registers            ; 3,623 / 22,320 ( 16 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 546 / 1,395 ( 39 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 49 / 154 ( 32 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 5                          ;
; M9Ks                                        ; 53 / 66 ( 80 % )           ;
; Total block memory bits                     ; 386,944 / 608,256 ( 64 % ) ;
; Total block memory implementation bits      ; 488,448 / 608,256 ( 80 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 5 / 20 ( 25 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 11% / 10% / 12%            ;
; Peak interconnect usage (total/H/V)         ; 43% / 42% / 45%            ;
; Maximum fan-out                             ; 2742                       ;
; Highest non-global fan-out                  ; 233                        ;
; Total fan-out                               ; 32665                      ;
; Average fan-out                             ; 3.18                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 5464 / 22320 ( 24 % ) ; 140 / 22320 ( < 1 % ) ; 1238 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 3064                  ; 54                    ; 101                            ; 0                              ;
;     -- Register only                        ; 457                   ; 22                    ; 735                            ; 0                              ;
;     -- Combinational with a register        ; 1943                  ; 64                    ; 402                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 3210                  ; 50                    ; 262                            ; 0                              ;
;     -- 3 input functions                    ; 950                   ; 30                    ; 134                            ; 0                              ;
;     -- <=2 input functions                  ; 847                   ; 38                    ; 107                            ; 0                              ;
;     -- Register only                        ; 457                   ; 22                    ; 735                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 4342                  ; 110                   ; 445                            ; 0                              ;
;     -- arithmetic mode                      ; 665                   ; 8                     ; 58                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 2400                  ; 86                    ; 1137                           ; 0                              ;
;     -- Dedicated logic registers            ; 2400 / 22320 ( 11 % ) ; 86 / 22320 ( < 1 % )  ; 1137 / 22320 ( 5 % )           ; 0 / 22320 ( 0 % )              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 423 / 1395 ( 30 % )   ; 14 / 1395 ( 1 % )     ; 121 / 1395 ( 9 % )             ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 49                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 104320                ; 0                     ; 282624                         ; 0                              ;
; Total RAM block bits                        ; 165888                ; 0                     ; 322560                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 18 / 66 ( 27 % )      ; 0 / 66 ( 0 % )        ; 35 / 66 ( 53 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 3 / 24 ( 12 % )                ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 2440                  ; 127                   ; 1494                           ; 2                              ;
;     -- Registered Input Connections         ; 2399                  ; 96                    ; 1210                           ; 0                              ;
;     -- Output Connections                   ; 743                   ; 154                   ; 1                              ; 3165                           ;
;     -- Registered Output Connections        ; 118                   ; 153                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 26422                 ; 812                   ; 6453                           ; 3176                           ;
;     -- Registered Connections               ; 9950                  ; 576                   ; 3882                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 32                    ; 119                   ; 607                            ; 2425                           ;
;     -- sld_hub:auto_hub                     ; 119                   ; 16                    ; 146                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 607                   ; 146                   ; 0                              ; 742                            ;
;     -- hard_block:auto_generated_inst       ; 2425                  ; 0                     ; 742                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 7                     ; 19                    ; 195                            ; 2                              ;
;     -- Output Ports                         ; 98                    ; 37                    ; 148                            ; 3                              ;
;     -- Bidir Ports                          ; 16                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 50                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                    ; 139                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 10                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                    ; 139                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; brd_clk_p   ; R8    ; 3        ; 27           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; brd_n_rst   ; J15   ; 5        ; 53           ; 14           ; 0            ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; i_uart0_rts ; T14   ; 4        ; 45           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; i_uart0_tx  ; N16   ; 5        ; 53           ; 9            ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led          ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2         ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_clk_o    ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_uart0_cts  ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_uart0_rx   ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cas_n    ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cke      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cs_n     ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ras_n    ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_we_n     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sys_clk_o    ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                           ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+
; sdr_dq[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; brd_n_rst               ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; led                     ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 3.3V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 3.3V          ; --           ;
; 4        ; 2 / 20 ( 10 % )  ; 3.3V          ; --           ;
; 5        ; 4 / 18 ( 22 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 3 / 24 ( 13 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 232        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 188        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 179        ; 7        ; led2                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 191        ; 7        ; led                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 221        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 180        ; 7        ; mem_clk_o                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; sdr_we_n                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 218        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; sdr_dq[1]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; sdr_dq[0]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; sdr_dq[6]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; sdr_dq[5]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; o_uart0_cts                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; brd_n_rst                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; sdr_dq[15]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; sdr_dq[4]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; sdr_dq[3]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; sdr_cas_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; sdr_ras_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; sdr_addr[12]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; sdr_cke                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; sdr_dq[2]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; sdr_ba[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; sdr_ba[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; sdr_addr[3]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; sdr_addr[11]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; sdr_addr[10]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; sdr_dq[14]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; sdr_addr[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; sdr_addr[2]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; sdr_addr[6]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; i_uart0_tx                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; sdr_addr[9]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; sdr_addr[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; sdr_dq[13]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; sdr_cs_n                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; sdr_addr[4]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; sys_clk_o                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; o_uart0_rx                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; sdr_addr[8]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; sdr_dq[11]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; sdr_clk                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; sdr_dq[12]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; sdr_dqm[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; sdr_dq[7]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; brd_clk_p                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; sdr_dq[9]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; sdr_dq[10]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; sdr_dq[8]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; sdr_dqm[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; sdr_addr[7]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; sdr_addr[5]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; i_uart0_rts                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                          ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1                                              ;
; PLL mode                      ; Normal                                                                                                ;
; Compensate clock              ; clock0                                                                                                ;
; Compensated input/output pins ; --                                                                                                    ;
; Switchover type               ; --                                                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                                                              ;
; Input frequency 1             ; --                                                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                              ;
; Nominal VCO frequency         ; 400.0 MHz                                                                                             ;
; VCO post scale K counter      ; 2                                                                                                     ;
; VCO frequency control         ; Auto                                                                                                  ;
; VCO phase shift step          ; 312 ps                                                                                                ;
; VCO multiply                  ; --                                                                                                    ;
; VCO divide                    ; --                                                                                                    ;
; Freq min lock                 ; 37.5 MHz                                                                                              ;
; Freq max lock                 ; 81.27 MHz                                                                                             ;
; M VCO Tap                     ; 0                                                                                                     ;
; M Initial                     ; 1                                                                                                     ;
; M value                       ; 8                                                                                                     ;
; N value                       ; 1                                                                                                     ;
; Charge pump current           ; setting 1                                                                                             ;
; Loop filter resistance        ; setting 27                                                                                            ;
; Loop filter capacitance       ; setting 0                                                                                             ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                  ;
; Bandwidth type                ; Medium                                                                                                ;
; Real time reconfigurable      ; Off                                                                                                   ;
; Scan chain MIF file           ; --                                                                                                    ;
; Preserve PLL counter order    ; Off                                                                                                   ;
; PLL location                  ; PLL_4                                                                                                 ;
; Inclk0 signal                 ; brd_clk_p                                                                                             ;
; Inclk1 signal                 ; --                                                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                                                         ;
; Inclk1 signal type            ; --                                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; Name                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)    ; 4.50 (312 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)    ; 9.00 (312 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |arm4usoc                                                                                               ; 6842 (2)    ; 3623 (0)                  ; 0 (0)         ; 386944      ; 53   ; 6            ; 0       ; 3         ; 49   ; 0            ; 3219 (2)     ; 1214 (0)          ; 2409 (16)        ; |arm4usoc                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |arm4u_cpu:ARM4U|                                                                                    ; 2092 (14)   ; 466 (0)                   ; 0 (0)         ; 38528       ; 8    ; 6            ; 0       ; 3         ; 0    ; 0            ; 1626 (14)    ; 61 (0)            ; 405 (1)          ; |arm4usoc|arm4u_cpu:ARM4U                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cache:c|                                                                                         ; 51 (51)     ; 35 (35)                   ; 0 (0)         ; 35456       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 34 (34)          ; |arm4usoc|arm4u_cpu:ARM4U|cache:c                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:g_data_sram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_bfr1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram:g_tag_sram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_r9r1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;       |decode:d|                                                                                        ; 749 (749)   ; 210 (210)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 539 (539)    ; 45 (45)           ; 165 (165)        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d                                                                                                                                                                                                                                                                                                             ; work         ;
;       |execute:e|                                                                                       ; 1138 (172)  ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 1005 (114)   ; 2 (2)             ; 131 (46)         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e                                                                                                                                                                                                                                                                                                            ; work         ;
;          |alu:alu|                                                                                      ; 292 (292)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 290 (290)    ; 0 (0)             ; 2 (2)            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|alu:alu                                                                                                                                                                                                                                                                                                    ; work         ;
;          |barrelshift:bs|                                                                               ; 340 (340)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 340 (340)    ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs                                                                                                                                                                                                                                                                                             ; work         ;
;          |forwarding:fwa|                                                                               ; 93 (93)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 0 (0)             ; 5 (5)            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwa                                                                                                                                                                                                                                                                                             ; work         ;
;          |forwarding:fwb|                                                                               ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 0 (0)             ; 38 (38)          ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwb                                                                                                                                                                                                                                                                                             ; work         ;
;          |forwarding:fwc|                                                                               ; 112 (112)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 40 (40)          ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwc                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0                                                                                                                                                                                                                                                                                             ; work         ;
;             |mult_7dt:auto_generated|                                                                   ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;       |fetch:f|                                                                                         ; 110 (110)   ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 12 (12)           ; 65 (65)          ; |arm4usoc|arm4u_cpu:ARM4U|fetch:f                                                                                                                                                                                                                                                                                                              ; work         ;
;       |memory:m|                                                                                        ; 48 (48)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 46 (46)          ; |arm4usoc|arm4u_cpu:ARM4U|memory:m                                                                                                                                                                                                                                                                                                             ; work         ;
;       |register_file:rf|                                                                                ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 3072        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:reg_array[0][31]__1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_5sg1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:reg_array[0][31]__2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_5sg1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:reg_array[0][31]__3|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_5sg1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |writeback:w|                                                                                     ; 59 (59)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 41 (41)          ; |arm4usoc|arm4u_cpu:ARM4U|writeback:w                                                                                                                                                                                                                                                                                                          ; work         ;
;    |avalon_to_wb_bridge:A2WB_data|                                                                      ; 67 (67)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 35 (35)          ; |arm4usoc|avalon_to_wb_bridge:A2WB_data                                                                                                                                                                                                                                                                                                        ; work         ;
;    |avalon_to_wb_bridge:A2WB_instr|                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |arm4usoc|avalon_to_wb_bridge:A2WB_instr                                                                                                                                                                                                                                                                                                       ; work         ;
;    |boot_mem32:u_boot_mem|                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |arm4usoc|boot_mem32:u_boot_mem                                                                                                                                                                                                                                                                                                                ; work         ;
;       |my_sram_2048_32_byte_en:u_mem|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem                                                                                                                                                                                                                                                                                  ; work         ;
;          |sram_2048_32_byte_en:sram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_6el1:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated                                                                                                                                                                                         ; work         ;
;    |interrupt_controller:u_interrupt_controller|                                                        ; 298 (298)   ; 163 (163)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (134)    ; 0 (0)             ; 164 (164)        ; |arm4usoc|interrupt_controller:u_interrupt_controller                                                                                                                                                                                                                                                                                          ; work         ;
;    |my_clocks_resets:u_clk_r|                                                                           ; 26 (24)     ; 22 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 21 (20)          ; |arm4usoc|my_clocks_resets:u_clk_r                                                                                                                                                                                                                                                                                                             ; work         ;
;       |my_pll:my_pll_inst|                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |altpll:altpll_component|                                                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                  ; work         ;
;             |my_pll_altpll:auto_generated|                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 140 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 22 (0)            ; 64 (0)           ; |arm4usoc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 139 (98)    ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (40)      ; 22 (22)           ; 64 (39)          ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1238 (139)  ; 1137 (138)                ; 0 (0)         ; 282624      ; 35   ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (1)      ; 735 (138)         ; 402 (0)          ; |arm4usoc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1099 (0)    ; 999 (0)                   ; 0 (0)         ; 282624      ; 35   ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 597 (0)           ; 402 (0)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1099 (321)  ; 999 (312)                 ; 0 (0)         ; 282624      ; 35   ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (9)      ; 597 (303)         ; 402 (11)         ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 282624      ; 35   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_d124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 282624      ; 35   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 108 (108)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 12 (12)           ; 57 (57)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 384 (1)     ; 361 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 220 (0)           ; 141 (1)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 345 (0)     ; 345 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 207 (0)           ; 138 (0)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 207 (207)   ; 207 (207)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 138 (138)         ; 69 (69)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 207 (0)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 69 (0)            ; 138 (0)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 34 (24)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 9 (0)             ; 2 (1)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 161 (11)    ; 144 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 144 (0)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_qgi:auto_generated|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 69 (69)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 69 (69)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |test_module:u_test_module|                                                                          ; 204 (204)   ; 127 (127)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 13 (13)           ; 115 (115)        ; |arm4usoc|test_module:u_test_module                                                                                                                                                                                                                                                                                                            ; work         ;
;    |timer_module:u_timer_module|                                                                        ; 531 (531)   ; 153 (153)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (377)    ; 0 (0)             ; 154 (154)        ; |arm4usoc|timer_module:u_timer_module                                                                                                                                                                                                                                                                                                          ; work         ;
;    |uart:u_uart0|                                                                                       ; 630 (630)   ; 412 (412)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (218)    ; 126 (126)         ; 286 (286)        ; |arm4usoc|uart:u_uart0                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |wb_sdram_ctrl:u_sdram|                                                                              ; 1439 (0)    ; 1017 (0)                  ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 422 (0)      ; 256 (0)           ; 761 (0)          ; |arm4usoc|wb_sdram_ctrl:u_sdram                                                                                                                                                                                                                                                                                                                ; work         ;
;       |arbiter:arbiter|                                                                                 ; 907 (2)     ; 792 (1)                   ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (1)      ; 240 (0)           ; 565 (1)          ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter                                                                                                                                                                                                                                                                                                ; work         ;
;          |wb_port:wbports[0].wb_port|                                                                   ; 905 (334)   ; 791 (236)                 ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (85)     ; 240 (54)          ; 564 (195)        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                                                                                                                     ; work         ;
;             |bufram:bufram|                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                                                                                                                                                                       ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                                ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                                ; work         ;
;                      |altsyncram_gpi2:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated                                                                                                                                                 ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 570 (570)   ; 555 (555)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 186 (186)         ; 369 (369)        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                              ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                                                           ; 552 (552)   ; 225 (225)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 320 (320)    ; 16 (16)           ; 216 (216)        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                          ; work         ;
;    |wishbone_arbiter:u_wishbone_arbiter|                                                                ; 256 (256)   ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 0 (0)             ; 84 (84)          ; |arm4usoc|wishbone_arbiter:u_wishbone_arbiter                                                                                                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; sys_clk_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_clk_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_uart0_rts  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; o_uart0_rx   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_uart0_cts  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[4]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[9]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[15]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; brd_n_rst    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; brd_clk_p    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_uart0_tx   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                   ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; i_uart0_rts                                                                                                           ;                   ;         ;
; sdr_dq[0]                                                                                                             ;                   ;         ;
;      - internal_dqi[0]~14                                                                                             ; 0                 ; 6       ;
; sdr_dq[1]                                                                                                             ;                   ;         ;
;      - internal_dqi[1]~13                                                                                             ; 1                 ; 6       ;
; sdr_dq[2]                                                                                                             ;                   ;         ;
;      - internal_dqi[2]~12                                                                                             ; 0                 ; 6       ;
; sdr_dq[3]                                                                                                             ;                   ;         ;
;      - internal_dqi[3]~11                                                                                             ; 1                 ; 6       ;
; sdr_dq[4]                                                                                                             ;                   ;         ;
;      - internal_dqi[4]~15                                                                                             ; 1                 ; 6       ;
; sdr_dq[5]                                                                                                             ;                   ;         ;
;      - internal_dqi[5]~6                                                                                              ; 0                 ; 6       ;
; sdr_dq[6]                                                                                                             ;                   ;         ;
;      - internal_dqi[6]~7                                                                                              ; 1                 ; 6       ;
; sdr_dq[7]                                                                                                             ;                   ;         ;
;      - internal_dqi[7]~8                                                                                              ; 1                 ; 6       ;
; sdr_dq[8]                                                                                                             ;                   ;         ;
;      - internal_dqi[8]~9                                                                                              ; 0                 ; 6       ;
; sdr_dq[9]                                                                                                             ;                   ;         ;
;      - internal_dqi[9]~10                                                                                             ; 1                 ; 6       ;
; sdr_dq[10]                                                                                                            ;                   ;         ;
;      - internal_dqi[10]~0                                                                                             ; 1                 ; 6       ;
; sdr_dq[11]                                                                                                            ;                   ;         ;
;      - internal_dqi[11]~1                                                                                             ; 0                 ; 6       ;
; sdr_dq[12]                                                                                                            ;                   ;         ;
;      - internal_dqi[12]~2                                                                                             ; 1                 ; 6       ;
; sdr_dq[13]                                                                                                            ;                   ;         ;
;      - internal_dqi[13]~3                                                                                             ; 0                 ; 6       ;
; sdr_dq[14]                                                                                                            ;                   ;         ;
;      - internal_dqi[14]~4                                                                                             ; 0                 ; 6       ;
; sdr_dq[15]                                                                                                            ;                   ;         ;
;      - internal_dqi[15]~5                                                                                             ; 1                 ; 6       ;
; brd_n_rst                                                                                                             ;                   ;         ;
;      - my_clocks_resets:u_clk_r|cnt[17]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[14]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[16]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[13]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[15]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[12]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[11]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[10]                                                                               ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[9]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[8]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[7]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[6]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[5]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[4]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[3]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[2]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[1]                                                                                ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll_lock_sync ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|o_sdr_rst~0                                                                           ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|o_sys_rst~0                                                                           ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[0]                                                                                ; 0                 ; 6       ;
;      - led~output                                                                                                     ; 0                 ; 6       ;
;      - my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1          ; 0                 ; 6       ;
; brd_clk_p                                                                                                             ;                   ;         ;
; i_uart0_tx                                                                                                            ;                   ;         ;
;      - uart:u_uart0|rx_byte[5]~2                                                                                      ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[6]~5                                                                                      ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[7]~8                                                                                      ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[3]~12                                                                                     ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[2]~15                                                                                     ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[1]~18                                                                                     ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[0]~20                                                                                     ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[4]~23                                                                                     ; 1                 ; 6       ;
;      - uart:u_uart0|rxd_d[0]~0                                                                                        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]~feeder                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]~feeder                                                   ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 551     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|cache:c|process_1~0                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y15_N14 ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|cache:c|r_address[8]~0                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y15_N16 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|cache:c|r_burstoffset[0]~1                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y15_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|Equal12~0                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y16_N16 ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|decode~2                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y17_N14 ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_RWF~reg0                                                                                                                                                                                                                                             ; FF_X18_Y19_N29     ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[20]~37                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y19_N26 ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[5]~29                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y14_N26 ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|literal_data[12]~38                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y13_N6  ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode:d|stage_active                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y17_N10 ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|decode_latch_enable~3                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y15_N10 ; 189     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|exe_latch_enable~2                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y15_N28 ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|execute:e|lowflags[5]~0                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y15_N24 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|execute:e|process_3~0                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y15_N2  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|fetch_latch_enable~2                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y19_N10 ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|writeback:w|rfile_wr_enable                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y15_N22 ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; arm4u_cpu:ARM4U|writeback:w|wb_blocked_n                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y15_N14 ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avalon_to_wb_bridge:A2WB_data|readdata[5]~51                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y16_N10 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; avalon_to_wb_bridge:A2WB_data|readdata[5]~52                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y12_N22 ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~29                                                                                                                                                                                                                                                        ; LCCOMB_X31_Y14_N18 ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~31                                                                                                                                                                                                                                                        ; LCCOMB_X31_Y14_N6  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; avalon_to_wb_bridge:A2WB_instr|readdatavalid                                                                                                                                                                                                                                                        ; FF_X25_Y15_N27     ; 9       ; Sync. clear, Write enable             ; no     ; --                   ; --               ; --                        ;
; boot_mem32:u_boot_mem|start_write                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y15_N8  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; brd_clk_p                                                                                                                                                                                                                                                                                           ; PIN_R8             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; brd_n_rst                                                                                                                                                                                                                                                                                           ; PIN_J15            ; 23      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; interrupt_controller:u_interrupt_controller|wb_start_read                                                                                                                                                                                                                                           ; LCCOMB_X38_Y17_N24 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|cnt[17]~51                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y6_N24  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                   ; PLL_4              ; 2742    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                   ; PLL_4              ; 420     ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                   ; PLL_4              ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|o_sdr_rst                                                                                                                                                                                                                                                                  ; FF_X38_Y6_N27      ; 117     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                                                                                                                                                  ; FF_X38_Y6_N29      ; 57      ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                                                                                                                                                  ; FF_X38_Y6_N29      ; 66      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X11_Y14_N17     ; 22      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X11_Y15_N18 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X11_Y15_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X10_Y15_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X12_Y15_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X12_Y15_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X14_Y14_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X23_Y14_N17     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X23_Y14_N31     ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X14_Y14_N10 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                                                                                                                                  ; LCCOMB_X10_Y16_N20 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; LCCOMB_X11_Y16_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X11_Y16_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X14_Y16_N30 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X14_Y16_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X11_Y14_N19     ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X11_Y14_N11     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X14_Y14_N27     ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X11_Y16_N17     ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X11_Y14_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X12_Y14_N25     ; 20      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X31_Y28_N18 ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X31_Y28_N16 ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X31_Y25_N23     ; 38      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X31_Y25_N26 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X24_Y14_N1      ; 424     ; Async. clear                          ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X31_Y25_N14 ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X31_Y25_N0  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X28_Y28_N4  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X24_Y14_N4  ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[6]~0 ; LCCOMB_X24_Y12_N22 ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X28_Y28_N22 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X25_Y12_N26 ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X24_Y12_N18 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~10                                                                                                                                                     ; LCCOMB_X28_Y26_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; LCCOMB_X28_Y26_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X27_Y25_N10 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X27_Y25_N0  ; 233     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always2~3                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y13_N0  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always3~3                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y15_N18 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always5~2                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y15_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always9~2                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y15_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|firq_timer[5]~10                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y13_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|irq_timer[5]~10                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y15_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|random_num[5]~1                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y16_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|wb_start_read                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y12_N24 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|always1~12                                                                                                                                                                                                                                                              ; LCCOMB_X40_Y17_N28 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|always1~14                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y16_N8  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|always1~15                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y16_N30 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer0_ctrl_reg[3]~0                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y12_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer0_value_reg[0]~1                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y9_N16  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer1_ctrl_reg[3]~0                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y12_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer1_value_reg[1]~17                                                                                                                                                                                                                                                  ; LCCOMB_X40_Y16_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer2_ctrl_reg[3]~0                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y12_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer2_value_reg[2]~1                                                                                                                                                                                                                                                   ; LCCOMB_X43_Y12_N18 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|wb_start_read                                                                                                                                                                                                                                                           ; LCCOMB_X40_Y12_N24 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|always6~4                                                                                                                                                                                                                                                                              ; LCCOMB_X46_Y9_N4   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|restart_rx_bit_count                                                                                                                                                                                                                                                                   ; FF_X47_Y19_N31     ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[0][5]~1                                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y20_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[10][5]~3                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y20_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[11][5]~5                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y20_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[12][5]~15                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y19_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[13][5]~14                                                                                                                                                                                                                                                                      ; LCCOMB_X46_Y20_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[14][5]~13                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y20_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[15][0]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y20_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[15][5]~16                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y20_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[1][5]~11                                                                                                                                                                                                                                                                       ; LCCOMB_X46_Y20_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[2][5]~10                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y20_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[3][5]~12                                                                                                                                                                                                                                                                       ; LCCOMB_X46_Y20_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[4][5]~8                                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y20_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[5][5]~7                                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y18_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[6][5]~6                                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y20_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[7][5]~9                                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y20_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[8][5]~4                                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y20_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[9][5]~2                                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y20_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo_count[3]~13                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y20_N16 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo_rp[4]~7                                                                                                                                                                                                                                                                        ; LCCOMB_X47_Y20_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_int_timer[18]~26                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y20_N26 ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_int_timer[18]~27                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y20_N12 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[0][1]~0                                                                                                                                                                                                                                                                        ; LCCOMB_X47_Y15_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[10][7]~3                                                                                                                                                                                                                                                                       ; LCCOMB_X48_Y12_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[11][7]~13                                                                                                                                                                                                                                                                      ; LCCOMB_X48_Y12_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[12][7]~12                                                                                                                                                                                                                                                                      ; LCCOMB_X46_Y10_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[13][7]~9                                                                                                                                                                                                                                                                       ; LCCOMB_X47_Y12_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[14][7]~5                                                                                                                                                                                                                                                                       ; LCCOMB_X47_Y12_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[15][7]~16                                                                                                                                                                                                                                                                      ; LCCOMB_X48_Y12_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[1][7]~8                                                                                                                                                                                                                                                                        ; LCCOMB_X48_Y12_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[2][7]~4                                                                                                                                                                                                                                                                        ; LCCOMB_X47_Y12_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[3][7]~15                                                                                                                                                                                                                                                                       ; LCCOMB_X48_Y12_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[4][7]~10                                                                                                                                                                                                                                                                       ; LCCOMB_X47_Y13_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[5][7]~7                                                                                                                                                                                                                                                                        ; LCCOMB_X48_Y12_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[6][7]~2                                                                                                                                                                                                                                                                        ; LCCOMB_X47_Y12_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[7][7]~14                                                                                                                                                                                                                                                                       ; LCCOMB_X48_Y12_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[8][7]~11                                                                                                                                                                                                                                                                       ; LCCOMB_X47_Y13_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[9][7]~6                                                                                                                                                                                                                                                                        ; LCCOMB_X48_Y12_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo_count[4]~7                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y15_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo_rp[4]~10                                                                                                                                                                                                                                                                       ; LCCOMB_X46_Y14_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo_wp[4]~6                                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y15_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_cr_reg[5]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y15_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrh_reg[4]                                                                                                                                                                                                                                                                       ; FF_X44_Y20_N1      ; 66      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrh_reg[4]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y15_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrl_reg[5]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y15_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrm_reg[5]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y15_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_rsr_reg[5]~0                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y15_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|wb_start_read                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y15_N12 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]~38                                                                                                                                                                                                                   ; LCCOMB_X26_Y10_N28 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]~39                                                                                                                                                                                                                   ; LCCOMB_X26_Y10_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]~10                                                                                                                                                                                                                     ; LCCOMB_X27_Y10_N4  ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[31]~0                                                                                                                                                                                                                      ; LCCOMB_X29_Y11_N4  ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean~3                                                                                                                                                                                                                        ; LCCOMB_X28_Y6_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|WideOr0                                                                                                                                                                       ; LCCOMB_X25_Y13_N0  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]~40                                                                                                                                                                                                                 ; LCCOMB_X26_Y10_N18 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]~2                                                                                                                                                                                                                        ; LCCOMB_X24_Y10_N4  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~607                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N24  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~608                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N10  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~609                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N28  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~610                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N22  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~611                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N8   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~612                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N18  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~613                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N12  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~614                                                                                                                                                                                                     ; LCCOMB_X32_Y8_N30  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]~0                                                                                                                                                                                           ; LCCOMB_X31_Y8_N6   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]~0                                                                                                                                                                                           ; LCCOMB_X32_Y8_N26  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[1]~0                                                                                                                                                                                                                   ; LCCOMB_X26_Y10_N4  ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram                                                                                                                                                                                                                 ; FF_X24_Y10_N23     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[9]~0                                                                                                                                                                                                                        ; LCCOMB_X29_Y11_N0  ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[1]~31                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y10_N12 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[2]~10                                                                                                                                                                                                                                             ; LCCOMB_X25_Y9_N16  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~62                                                                                                                                                                                                                                      ; LCCOMB_X21_Y6_N0   ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~63                                                                                                                                                                                                                                      ; LCCOMB_X21_Y6_N26  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[10]~1                                                                                                                                                                                                                                             ; LCCOMB_X20_Y8_N4   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o                                                                                                                                                                                                                                                 ; FF_X24_Y6_N23      ; 32      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_o~7                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y6_N10  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_cycle_count[31]~42                                                                                                                                                                                                                                 ; LCCOMB_X17_Y10_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[0]~2                                                                                                                                                                                                                                         ; LCCOMB_X23_Y5_N22  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[3]~1                                                                                                                                                                                                                                         ; LCCOMB_X23_Y8_N24  ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|refresh_count[31]~35                                                                                                                                                                                                                                    ; LCCOMB_X24_Y8_N26  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~91                                                                                                                                                                                                                                           ; LCCOMB_X28_Y9_N0   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~92                                                                                                                                                                                                                                           ; LCCOMB_X28_Y9_N10  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~93                                                                                                                                                                                                                                           ; LCCOMB_X28_Y9_N28  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~94                                                                                                                                                                                                                                           ; LCCOMB_X28_Y9_N30  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[1]                                                                                                                                                                                                                                                ; FF_X21_Y7_N17      ; 79      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state_count[3]~2                                                                                                                                                                                                                                        ; LCCOMB_X20_Y7_N6   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0 ; 551     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]     ; PLL_4          ; 2742    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1]     ; PLL_4          ; 420     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                    ; FF_X38_Y6_N29  ; 57      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X24_Y14_N1  ; 424     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 233     ;
; arm4u_cpu:ARM4U|decode_latch_enable~3                                                                                                                                                                                                                                                               ; 189     ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                                                                                                  ; 185     ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                                                                                                  ; 185     ;
; wishbone_arbiter:u_wishbone_arbiter|current_master~2                                                                                                                                                                                                                                                ; 174     ;
; my_clocks_resets:u_clk_r|o_sdr_rst                                                                                                                                                                                                                                                                  ; 117     ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage2_dout[30]~16                                                                                                                                                                                                                                         ; 110     ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[0]                                                                                                                                                                                                                                                ; 85      ;
; arm4u_cpu:ARM4U|exe_latch_enable~2                                                                                                                                                                                                                                                                  ; 81      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[1]                                                                                                                                                                                                                                                ; 79      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 73      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 70      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[9]~0                                                                                                                                                                                                                        ; 66      ;
; uart:u_uart0|uart_lcrh_reg[4]                                                                                                                                                                                                                                                                       ; 66      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[9]~24                                                                                                                                                                                                                                               ; 65      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                                                                                                             ; 65      ;
; arm4u_cpu:ARM4U|decode:d|exe_A_adr[5]                                                                                                                                                                                                                                                               ; 65      ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                                                                                                                                                  ; 65      ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_amnt[1]~2                                                                                                                                                                                                                                            ; 63      ;
; arm4u_cpu:ARM4U|decode:d|exe_opb_sel                                                                                                                                                                                                                                                                ; 62      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[2]                                                                                                                                                                                                                                                ; 62      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[1]~0                                                                                                                                                                                                                   ; 61      ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_amnt[0]~4                                                                                                                                                                                                                                            ; 60      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~614                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~613                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~612                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~611                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~610                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~609                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~608                                                                                                                                                                                                     ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~607                                                                                                                                                                                                     ; 59      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 56      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[5]~27                                                                                                                                                                                                                                               ; 56      ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_amnt[2]~1                                                                                                                                                                                                                                            ; 56      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_ORR~reg0                                                                                                                                                                                                                                             ; 55      ;
; arm4u_cpu:ARM4U|decode:d|exe_opb_is_literal                                                                                                                                                                                                                                                         ; 54      ;
; arm4u_cpu:ARM4U|decode:d|current_inst~1                                                                                                                                                                                                                                                             ; 52      ;
; uart:u_uart0|Equal0~0                                                                                                                                                                                                                                                                               ; 51      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[0]                                                                                                                                                                                                                     ; 51      ;
; arm4u_cpu:ARM4U|execute:e|mem_mem_ctrl.STORE_BYTE~reg0                                                                                                                                                                                                                                              ; 50      ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwa|op_data[24]~88                                                                                                                                                                                                                                             ; 48      ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[25]~104                                                                                                                                                                                                                                            ; 48      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[0]~7                                                                                                                                                                                                                                                ; 48      ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwa|op_data[24]~7                                                                                                                                                                                                                                              ; 48      ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[25]~7                                                                                                                                                                                                                                              ; 48      ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[11]~105                                                                                                                                                                                                                                            ; 47      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[2]~4                                                                                                                                                                                                                                                ; 47      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[3]~3                                                                                                                                                                                                                                                ; 47      ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[11]~7                                                                                                                                                                                                                                              ; 47      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[6]~1                                                                                                                                                                                                                                                ; 46      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[7]~0                                                                                                                                                                                                                                                ; 46      ;
; arm4u_cpu:ARM4U|decode:d|decode~2                                                                                                                                                                                                                                                                   ; 46      ;
; arm4u_cpu:ARM4U|fetch:f|inst_cache_adr[10]~0                                                                                                                                                                                                                                                        ; 46      ;
; arm4u_cpu:ARM4U|writeback:w|wb_blocked_n                                                                                                                                                                                                                                                            ; 46      ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_amnt[3]~0                                                                                                                                                                                                                                            ; 45      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[1]~6                                                                                                                                                                                                                                                ; 44      ;
; arm4u_cpu:ARM4U|decode:d|exe_B_adr[5]                                                                                                                                                                                                                                                               ; 44      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[5]~5                                                                                                                                                                                                                                                ; 43      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[4]~2                                                                                                                                                                                                                                                ; 43      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[1]                                                                                                                                                                                                                     ; 43      ;
; interrupt_controller:u_interrupt_controller|WideNor1~12                                                                                                                                                                                                                                             ; 42      ;
; interrupt_controller:u_interrupt_controller|Equal0~0                                                                                                                                                                                                                                                ; 42      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[8]~26                                                                                                                                                                                                                                               ; 42      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[2]~25                                                                                                                                                                                                                                               ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 41      ;
; interrupt_controller:u_interrupt_controller|wb_rdata32[2]~0                                                                                                                                                                                                                                         ; 41      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[3]~28                                                                                                                                                                                                                                               ; 40      ;
; arm4u_cpu:ARM4U|pc_wr                                                                                                                                                                                                                                                                               ; 40      ;
; arm4u_cpu:ARM4U|decode:d|exe_barrelshift_type[1]                                                                                                                                                                                                                                                    ; 40      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_EOR~reg0                                                                                                                                                                                                                                             ; 39      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[20]~5                                                                                                                                                                                                                                                     ; 39      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_AND~reg0                                                                                                                                                                                                                                             ; 38      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[3]                                                                                                                                                                                                                                                ; 38      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                        ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                        ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                           ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                           ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                            ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                            ; 36      ;
; arm4u_cpu:ARM4U|memory:m|wb_wb_sel                                                                                                                                                                                                                                                                  ; 36      ;
; arm4u_cpu:ARM4U|execute:e|lowflags[1]                                                                                                                                                                                                                                                               ; 36      ;
; arm4u_cpu:ARM4U|execute:e|lowflags[0]                                                                                                                                                                                                                                                               ; 36      ;
; arm4u_cpu:ARM4U|execute:e|alu:alu|WideOr0                                                                                                                                                                                                                                                           ; 36      ;
; arm4u_cpu:ARM4U|decode:d|exe_barrelshift_type[0]                                                                                                                                                                                                                                                    ; 36      ;
; arm4u_cpu:ARM4U|decode:d|exe_C_adr[5]                                                                                                                                                                                                                                                               ; 36      ;
; timer_module:u_timer_module|Equal15~1                                                                                                                                                                                                                                                               ; 35      ;
; interrupt_controller:u_interrupt_controller|Equal1~0                                                                                                                                                                                                                                                ; 35      ;
; timer_module:u_timer_module|always1~12                                                                                                                                                                                                                                                              ; 34      ;
; timer_module:u_timer_module|always1~11                                                                                                                                                                                                                                                              ; 34      ;
; arm4u_cpu:ARM4U|fetch_latch_enable~2                                                                                                                                                                                                                                                                ; 34      ;
; arm4u_cpu:ARM4U|decode:d|decode~14                                                                                                                                                                                                                                                                  ; 34      ;
; uart:u_uart0|rx_fifo_full                                                                                                                                                                                                                                                                           ; 34      ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[1]~1                                                                                                                                                                                                                                   ; 33      ;
; test_module:u_test_module|wb_start_read                                                                                                                                                                                                                                                             ; 33      ;
; interrupt_controller:u_interrupt_controller|wb_start_read                                                                                                                                                                                                                                           ; 33      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[3]~1                                                                                                                                                                                                                                         ; 33      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~62                                                                                                                                                                                                                                      ; 33      ;
; arm4u_cpu:ARM4U|execute:e|alu:alu|WideOr0~0                                                                                                                                                                                                                                                         ; 33      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_BIC~reg0                                                                                                                                                                                                                                             ; 33      ;
; uart:u_uart0|rx_fifo_rp[3]                                                                                                                                                                                                                                                                          ; 33      ;
; test_module:u_test_module|always5~2                                                                                                                                                                                                                                                                 ; 32      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]~39                                                                                                                                                                                                                   ; 32      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]~38                                                                                                                                                                                                                   ; 32      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]~40                                                                                                                                                                                                                 ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_cycle_count[31]~42                                                                                                                                                                                                                                 ; 32      ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[1]~1                                                                                                                                                                                                                                   ; 32      ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[1]~2                                                                                                                                                                                                                                   ; 32      ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[0]~0                                                                                                                                                                                                                                    ; 32      ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[0]~3                                                                                                                                                                                                                                    ; 32      ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[0]~2                                                                                                                                                                                                                                    ; 32      ;
; uart:u_uart0|rx_fifo_rp[0]                                                                                                                                                                                                                                                                          ; 32      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[6]~23                                                                                                                                                                                                                                               ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|refresh_count[31]~35                                                                                                                                                                                                                                    ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~63                                                                                                                                                                                                                                      ; 32      ;
; arm4u_cpu:ARM4U|decode:d|exe_data_sel                                                                                                                                                                                                                                                               ; 32      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_NOT~reg0                                                                                                                                                                                                                                             ; 32      ;
; arm4u_cpu:ARM4U|execute:e|alu:alu|WideOr3                                                                                                                                                                                                                                                           ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o                                                                                                                                                                                                                                                 ; 32      ;
; uart:u_uart0|rx_fifo_rp[2]                                                                                                                                                                                                                                                                          ; 32      ;
; uart:u_uart0|rx_fifo_rp[1]                                                                                                                                                                                                                                                                          ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 31      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[24]~1                                                                                                                                                                                                                        ; 31      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[22]~7                                                                                                                                                                                                                                                     ; 31      ;
; uart:u_uart0|tx_fifo_rp[0]                                                                                                                                                                                                                                                                          ; 31      ;
; uart:u_uart0|tx_fifo_rp[1]                                                                                                                                                                                                                                                                          ; 31      ;
; uart:u_uart0|tx_fifo_rp[3]                                                                                                                                                                                                                                                                          ; 31      ;
; uart:u_uart0|tx_fifo_rp[2]                                                                                                                                                                                                                                                                          ; 31      ;
; arm4u_cpu:ARM4U|decode:d|Equal12~0                                                                                                                                                                                                                                                                  ; 30      ;
; arm4u_cpu:ARM4U|decode:d|decode~10                                                                                                                                                                                                                                                                  ; 30      ;
; arm4u_cpu:ARM4U|decode:d|decode~8                                                                                                                                                                                                                                                                   ; 30      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[23]~0                                                                                                                                                                                                                        ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 28      ;
; arm4u_cpu:ARM4U|decode:d|decode~9                                                                                                                                                                                                                                                                   ; 28      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[3]                                                                                                                                                                                                                                                           ; 28      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[31]~0                                                                                                                                                                                                                      ; 27      ;
; arm4u_cpu:ARM4U|cache:c|r_address[8]~0                                                                                                                                                                                                                                                              ; 27      ;
; arm4u_cpu:ARM4U|memory:m|wb_mem_ctrl.LOAD_BYTE~reg0                                                                                                                                                                                                                                                 ; 27      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[21]~6                                                                                                                                                                                                                                                     ; 27      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                                                                                                              ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 26      ;
; wishbone_arbiter:u_wishbone_arbiter|master_we~0                                                                                                                                                                                                                                                     ; 26      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 25      ;
; interrupt_controller:u_interrupt_controller|Equal4~4                                                                                                                                                                                                                                                ; 25      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr~30                                                                                                                                                                                                                          ; 24      ;
; timer_module:u_timer_module|timer2_value_reg[2]~1                                                                                                                                                                                                                                                   ; 24      ;
; timer_module:u_timer_module|timer1_value_reg[1]~17                                                                                                                                                                                                                                                  ; 24      ;
; timer_module:u_timer_module|timer0_value_reg[0]~1                                                                                                                                                                                                                                                   ; 24      ;
; uart:u_uart0|rx_int_timer[18]~27                                                                                                                                                                                                                                                                    ; 24      ;
; uart:u_uart0|rx_int_timer[18]~26                                                                                                                                                                                                                                                                    ; 24      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[4]~22                                                                                                                                                                                                                                               ; 24      ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_current_reg[2]~7                                                                                                                                                                                                                                                    ; 24      ;
; brd_n_rst~input                                                                                                                                                                                                                                                                                     ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; interrupt_controller:u_interrupt_controller|Equal4~6                                                                                                                                                                                                                                                ; 23      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[25]~4                                                                                                                                                                                                                                                         ; 23      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_ack_i[0]                                                                                                                                                                                                                                                    ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 22      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]~10                                                                                                                                                                                                                     ; 22      ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_in[31]~36                                                                                                                                                                                                                                            ; 22      ;
; uart:u_uart0|rx_fifo_push~4                                                                                                                                                                                                                                                                         ; 22      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[24]~10                                                                                                                                                                                                                                                        ; 22      ;
; arm4u_cpu:ARM4U|decode:d|stage_active                                                                                                                                                                                                                                                               ; 22      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_NOP~reg0                                                                                                                                                                                                                                             ; 22      ;
; uart:u_uart0|rxd_state[1]                                                                                                                                                                                                                                                                           ; 22      ;
; uart:u_uart0|rxd_state[0]                                                                                                                                                                                                                                                                           ; 22      ;
; uart:u_uart0|rxd_state[2]                                                                                                                                                                                                                                                                           ; 22      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[15]~1                                                                                                                                                                                                                                                     ; 22      ;
; test_module:u_test_module|always1~8                                                                                                                                                                                                                                                                 ; 21      ;
; arm4u_cpu:ARM4U|decode:d|find_rightmost_bit~2                                                                                                                                                                                                                                                       ; 21      ;
; arm4u_cpu:ARM4U|decode:d|mem_ctrl.LOAD_BYTE~0                                                                                                                                                                                                                                                       ; 21      ;
; uart:u_uart0|rxd_state[3]                                                                                                                                                                                                                                                                           ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~23                                                                                                                                                                                                                                                ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[15]~15                                                                                                                                                                                                                                              ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[14]~14                                                                                                                                                                                                                                              ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[13]~13                                                                                                                                                                                                                                              ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[12]~12                                                                                                                                                                                                                                              ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[11]~11                                                                                                                                                                                                                                              ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[9]~10                                                                                                                                                                                                                                               ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[8]~9                                                                                                                                                                                                                                                ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[10]~8                                                                                                                                                                                                                                               ; 20      ;
; test_module:u_test_module|always1~7                                                                                                                                                                                                                                                                 ; 20      ;
; arm4u_cpu:ARM4U|decode:d|decode~22                                                                                                                                                                                                                                                                  ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[11]~19                                                                                                                                                                                                                                              ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[10]~18                                                                                                                                                                                                                                              ; 20      ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_current_reg[1]~11                                                                                                                                                                                                                                                   ; 20      ;
; arm4u_cpu:ARM4U|decode:d|state.MAIN_STATE                                                                                                                                                                                                                                                           ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~20                                                                                                                                                                                                                                                ; 20      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~7                                                                                                                                                                                                                                               ; 20      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[23]~8                                                                                                                                                                                                                                                     ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 19      ;
; uart:u_uart0|rx_fifo_wp[0]                                                                                                                                                                                                                                                                          ; 19      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[7]~21                                                                                                                                                                                                                                               ; 19      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[12]~20                                                                                                                                                                                                                                              ; 19      ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_current_reg[0]~20                                                                                                                                                                                                                                                   ; 19      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[12]~12                                                                                                                                                                                                                                                        ; 19      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[27]~5                                                                                                                                                                                                                                                         ; 19      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[30]~6                                                                                                                                                                                                                                                             ; 19      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan3~10                                                                                                                                                                                                                                            ; 19      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal9~0                                                                                                                                                                                                                                                ; 19      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan9~1                                                                                                                                                                                                                                             ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; timer_module:u_timer_module|always1~15                                                                                                                                                                                                                                                              ; 18      ;
; timer_module:u_timer_module|always1~14                                                                                                                                                                                                                                                              ; 18      ;
; uart:u_uart0|rx_byte[7]                                                                                                                                                                                                                                                                             ; 18      ;
; test_module:u_test_module|Equal21~0                                                                                                                                                                                                                                                                 ; 18      ;
; timer_module:u_timer_module|wb_start_read                                                                                                                                                                                                                                                           ; 18      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[0]~18                                                                                                                                                                                                                                                         ; 18      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[13]~13                                                                                                                                                                                                                                                        ; 18      ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|Mux99~1                                                                                                                                                                                                                                                    ; 18      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~15                                                                                                                                                                                                                                                ; 18      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~13                                                                                                                                                                                                                                                ; 18      ;
; uart:u_uart0|rx_fifo_wp[2]                                                                                                                                                                                                                                                                          ; 18      ;
; uart:u_uart0|rx_fifo_wp[3]                                                                                                                                                                                                                                                                          ; 18      ;
; uart:u_uart0|rx_fifo_wp[1]                                                                                                                                                                                                                                                                          ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~9                                                                                                                                     ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 17      ;
; uart:u_uart0|rx_byte[4]                                                                                                                                                                                                                                                                             ; 17      ;
; uart:u_uart0|rx_byte[0]                                                                                                                                                                                                                                                                             ; 17      ;
; uart:u_uart0|rx_byte[1]                                                                                                                                                                                                                                                                             ; 17      ;
; uart:u_uart0|rx_byte[2]                                                                                                                                                                                                                                                                             ; 17      ;
; uart:u_uart0|rx_byte[3]                                                                                                                                                                                                                                                                             ; 17      ;
; uart:u_uart0|rx_byte[6]                                                                                                                                                                                                                                                                             ; 17      ;
; uart:u_uart0|rx_byte[5]                                                                                                                                                                                                                                                                             ; 17      ;
; interrupt_controller:u_interrupt_controller|wb_rdata32[18]~2                                                                                                                                                                                                                                        ; 17      ;
; timer_module:u_timer_module|Equal17~0                                                                                                                                                                                                                                                               ; 17      ;
; timer_module:u_timer_module|Equal11~0                                                                                                                                                                                                                                                               ; 17      ;
; timer_module:u_timer_module|Equal16~0                                                                                                                                                                                                                                                               ; 17      ;
; timer_module:u_timer_module|Equal10~1                                                                                                                                                                                                                                                               ; 17      ;
; my_clocks_resets:u_clk_r|cnt[17]~51                                                                                                                                                                                                                                                                 ; 17      ;
; arm4u_cpu:ARM4U|decode:d|literal_shift_amnt[0]~10                                                                                                                                                                                                                                                   ; 17      ;
; interrupt_controller:u_interrupt_controller|Equal4~5                                                                                                                                                                                                                                                ; 17      ;
; arm4u_cpu:ARM4U|decode:d|state.LOADSTORE_WRITEBACK                                                                                                                                                                                                                                                  ; 17      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[2]~21                                                                                                                                                                                                                                                         ; 17      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[3]~20                                                                                                                                                                                                                                                         ; 17      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[1]~19                                                                                                                                                                                                                                                         ; 17      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[8]~14                                                                                                                                                                                                                                                         ; 17      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[26]~6                                                                                                                                                                                                                                                         ; 17      ;
; arm4u_cpu:ARM4U|decode:d|decode~5                                                                                                                                                                                                                                                                   ; 17      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[15]~10                                                                                                                                                                                                                                                            ; 17      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux0~1                                                                                                                                                                                                                                                  ; 17      ;
; uart:u_uart0|tx_fifo_wp[3]                                                                                                                                                                                                                                                                          ; 17      ;
; uart:u_uart0|tx_fifo_wp[2]                                                                                                                                                                                                                                                                          ; 17      ;
; uart:u_uart0|tx_fifo_wp[1]                                                                                                                                                                                                                                                                          ; 17      ;
; uart:u_uart0|tx_fifo_wp[0]                                                                                                                                                                                                                                                                          ; 17      ;
; interrupt_controller:u_interrupt_controller|Equal14~3                                                                                                                                                                                                                                               ; 16      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[6]~111                                                                                                                                                                                                                                                            ; 16      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]~2                                                                                                                                                                                                                        ; 16      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[10]~1                                                                                                                                                                                                                                             ; 16      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_o~7                                                                                                                                                                                                                                                  ; 16      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|Equal6~0                                                                                                                                                                                                                           ; 16      ;
; timer_module:u_timer_module|timer2_value_reg[21]~25                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer2_value_reg[21]~24                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer2_value_reg[21]~23                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer1_value_reg[14]~41                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer1_value_reg[14]~40                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer1_value_reg[14]~39                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer0_value_reg[13]~25                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer0_value_reg[13]~24                                                                                                                                                                                                                                                 ; 16      ;
; timer_module:u_timer_module|timer0_value_reg[13]~23                                                                                                                                                                                                                                                 ; 16      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[5]~29                                                                                                                                                                                                                                                     ; 16      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[9]~15                                                                                                                                                                                                                                                         ; 16      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[14]~11                                                                                                                                                                                                                                                        ; 16      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[30]~57                                                                                                                                                                                                                                                            ; 16      ;
; wishbone_arbiter:u_wishbone_arbiter|in_boot_mem~6                                                                                                                                                                                                                                                   ; 16      ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation.ALU_RWF~reg0                                                                                                                                                                                                                                             ; 16      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[6]~7                                                                                                                                                                                                                                                              ; 16      ;
; arm4u_cpu:ARM4U|decode:d|exe_barrelshift_operand                                                                                                                                                                                                                                                    ; 16      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan4~1                                                                                                                                                                                                                                             ; 16      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[1]                                                                                                                                                                                                                                                           ; 16      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[0]                                                                                                                                                                                                                                                           ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[30]~112                                                                                                                                                                                                                                                           ; 15      ;
; test_module:u_test_module|Equal20~0                                                                                                                                                                                                                                                                 ; 15      ;
; avalon_to_wb_bridge:A2WB_data|readdata[16]~35                                                                                                                                                                                                                                                       ; 15      ;
; avalon_to_wb_bridge:A2WB_data|readdata[16]~28                                                                                                                                                                                                                                                       ; 15      ;
; uart:u_uart0|tx_fifo[5][6]~1                                                                                                                                                                                                                                                                        ; 15      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[10]~16                                                                                                                                                                                                                                                        ; 15      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[30]~62                                                                                                                                                                                                                                                            ; 15      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[30]~59                                                                                                                                                                                                                                                            ; 15      ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[30]~58                                                                                                                                                                                                                                                            ; 15      ;
; wishbone_arbiter:u_wishbone_arbiter|Equal2~1                                                                                                                                                                                                                                                        ; 15      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[24]~14                                                                                                                                                                                                                                              ; 15      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[23]                                                                                                                                                                                                                                                       ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[31]~31                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[30]~30                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[29]~29                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[28]~28                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[27]~27                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[26]~26                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[25]~25                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[24]~24                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[23]~23                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[22]~22                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[21]~21                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[20]~20                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[19]~19                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[18]~18                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[17]~17                                                                                                                                                                                                                                              ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[16]~16                                                                                                                                                                                                                                              ; 14      ;
; test_module:u_test_module|Selector21~8                                                                                                                                                                                                                                                              ; 14      ;
; test_module:u_test_module|Selector21~4                                                                                                                                                                                                                                                              ; 14      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]                                                                                                                                                                                                  ; 14      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0]                                                                                                                                                                                                  ; 14      ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~24                                                                                                                                                                                                                                                        ; 14      ;
; uart:u_uart0|wb_start_read                                                                                                                                                                                                                                                                          ; 14      ;
; uart:u_uart0|Equal16~0                                                                                                                                                                                                                                                                              ; 14      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[11]~17                                                                                                                                                                                                                                                        ; 14      ;
; arm4u_cpu:ARM4U|decode:d|reset_l                                                                                                                                                                                                                                                                    ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[16]~3                                                                                                                                                                                                                                               ; 14      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[18]~2                                                                                                                                                                                                                                               ; 14      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal0~7                                                                                                                                                                                                                                                ; 14      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal0~4                                                                                                                                                                                                                                                ; 14      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[8]                                                                                                                                                                                                                                                           ; 14      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[2]                                                                                                                                                                                                                                                           ; 14      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                                                                                                               ; 14      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~94                                                                                                                                                                                                                                           ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~93                                                                                                                                                                                                                                           ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~92                                                                                                                                                                                                                                           ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~91                                                                                                                                                                                                                                           ; 13      ;
; timer_module:u_timer_module|timer2_ctrl_reg[3]                                                                                                                                                                                                                                                      ; 13      ;
; timer_module:u_timer_module|timer1_ctrl_reg[3]                                                                                                                                                                                                                                                      ; 13      ;
; timer_module:u_timer_module|timer0_ctrl_reg[3]                                                                                                                                                                                                                                                      ; 13      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                                                                                                                             ; 13      ;
; avalon_to_wb_bridge:A2WB_data|readdata[5]~49                                                                                                                                                                                                                                                        ; 13      ;
; avalon_to_wb_bridge:A2WB_data|readdata[5]~48                                                                                                                                                                                                                                                        ; 13      ;
; avalon_to_wb_bridge:A2WB_data|readdata[31]~39                                                                                                                                                                                                                                                       ; 13      ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~25                                                                                                                                                                                                                                                        ; 13      ;
; arm4u_cpu:ARM4U|decode:d|Equal11~0                                                                                                                                                                                                                                                                  ; 13      ;
; wishbone_arbiter:u_wishbone_arbiter|LessThan0~11                                                                                                                                                                                                                                                    ; 13      ;
; wishbone_arbiter:u_wishbone_arbiter|Equal0~4                                                                                                                                                                                                                                                        ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dqm_o[1]~7                                                                                                                                                                                                                                              ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~2                                                                                                                                                                                                                                               ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~1                                                                                                                                                                                                                                               ; 13      ;
; arm4u_cpu:ARM4U|cache:c|r_address[7]                                                                                                                                                                                                                                                                ; 13      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[26]                                                                                                                                                                                                                                                          ; 13      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[16]~0                                                                                                                                                                                                                                                     ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~1                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                                                                                                ; 12      ;
; uart:u_uart0|restart_rx_bit_count                                                                                                                                                                                                                                                                   ; 12      ;
; uart:u_uart0|wb_rdata32[23]                                                                                                                                                                                                                                                                         ; 12      ;
; arm4u_cpu:ARM4U|decode:d|Mux61~2                                                                                                                                                                                                                                                                    ; 12      ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[5]~23                                                                                                                                                                                                                                                           ; 12      ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[5]~22                                                                                                                                                                                                                                                           ; 12      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[4]~3                                                                                                                                                                                                                                                          ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[13]~6                                                                                                                                                                                                                                               ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[14]~5                                                                                                                                                                                                                                               ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[15]~4                                                                                                                                                                                                                                               ; 12      ;
; uart:u_uart0|txd_state[0]                                                                                                                                                                                                                                                                           ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux11~1                                                                                                                                                                                                                                                 ; 12      ;
; arm4u_cpu:ARM4U|cache:c|r_address[6]                                                                                                                                                                                                                                                                ; 12      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[9]                                                                                                                                                                                                                                                           ; 12      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[5]                                                                                                                                                                                                                                                           ; 12      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[4]                                                                                                                                                                                                                                                           ; 12      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[24]                                                                                                                                                                                                                                                          ; 12      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[19]~4                                                                                                                                                                                                                                                     ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[31]                                                                                                                                                                                                                                         ; 12      ;
; i_uart0_tx~input                                                                                                                                                                                                                                                                                    ; 11      ;
; ~GND                                                                                                                                                                                                                                                                                                ; 11      ;
; interrupt_controller:u_interrupt_controller|Equal10~3                                                                                                                                                                                                                                               ; 11      ;
; arm4u_cpu:ARM4U|decode:d|Equal13~4                                                                                                                                                                                                                                                                  ; 11      ;
; interrupt_controller:u_interrupt_controller|WideNor1                                                                                                                                                                                                                                                ; 11      ;
; timer_module:u_timer_module|Equal8~7                                                                                                                                                                                                                                                                ; 11      ;
; timer_module:u_timer_module|Equal6~7                                                                                                                                                                                                                                                                ; 11      ;
; timer_module:u_timer_module|Equal4~7                                                                                                                                                                                                                                                                ; 11      ;
; interrupt_controller:u_interrupt_controller|Equal5~0                                                                                                                                                                                                                                                ; 11      ;
; timer_module:u_timer_module|Equal15~0                                                                                                                                                                                                                                                               ; 11      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state[1]                                                                                                                                                                                                                        ; 11      ;
; uart:u_uart0|always6~4                                                                                                                                                                                                                                                                              ; 11      ;
; arm4u_cpu:ARM4U|decode:d|state.LDMSTM_WRITEBACK                                                                                                                                                                                                                                                     ; 11      ;
; arm4u_cpu:ARM4U|decode:d|current_inst[5]~9                                                                                                                                                                                                                                                          ; 11      ;
; wishbone_arbiter:u_wishbone_arbiter|master_stb~0                                                                                                                                                                                                                                                    ; 11      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave[1]~16                                                                                                                                                                                                                                             ; 11      ;
; arm4u_cpu:ARM4U|execute:e|alu:alu|Selector31~5                                                                                                                                                                                                                                                      ; 11      ;
; uart:u_uart0|txd_state[1]                                                                                                                                                                                                                                                                           ; 11      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[1]~31                                                                                                                                                                                                                                                 ; 11      ;
; arm4u_cpu:ARM4U|cache:c|r_address[4]                                                                                                                                                                                                                                                                ; 11      ;
; arm4u_cpu:ARM4U|cache:c|r_address[3]                                                                                                                                                                                                                                                                ; 11      ;
; arm4u_cpu:ARM4U|cache:c|r_address[24]                                                                                                                                                                                                                                                               ; 11      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq                                                                                                                                                                                                                       ; 11      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[18]~3                                                                                                                                                                                                                                                     ; 11      ;
; timer_module:u_timer_module|timer2_ctrl_reg[6]                                                                                                                                                                                                                                                      ; 10      ;
; timer_module:u_timer_module|timer1_ctrl_reg[6]                                                                                                                                                                                                                                                      ; 10      ;
; timer_module:u_timer_module|timer0_ctrl_reg[6]                                                                                                                                                                                                                                                      ; 10      ;
; interrupt_controller:u_interrupt_controller|wb_rdata32[2]~1                                                                                                                                                                                                                                         ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_sel[1]~4                                                                                                                                                                                                                                                ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_sel[3]~3                                                                                                                                                                                                                                                ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_sel[0]~2                                                                                                                                                                                                                                                ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_sel[2]~1                                                                                                                                                                                                                                                ; 10      ;
; avalon_to_wb_bridge:A2WB_data|readdata[16]~37                                                                                                                                                                                                                                                       ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~15                                                                                                                                                                                                                                              ; 10      ;
; interrupt_controller:u_interrupt_controller|Equal11~1                                                                                                                                                                                                                                               ; 10      ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~27                                                                                                                                                                                                                                                        ; 10      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state[0]                                                                                                                                                                                                                        ; 10      ;
; arm4u_cpu:ARM4U|decode:d|next_state~5                                                                                                                                                                                                                                                               ; 10      ;
; arm4u_cpu:ARM4U|decode:d|decode~20                                                                                                                                                                                                                                                                  ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave[0]~21                                                                                                                                                                                                                                             ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~14                                                                                                                                                                                                                                                ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[22]~15                                                                                                                                                                                                                                              ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[17]~13                                                                                                                                                                                                                                              ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[19]~12                                                                                                                                                                                                                                              ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[20]~11                                                                                                                                                                                                                                              ; 10      ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[21]~10                                                                                                                                                                                                                                              ; 10      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~6                                                                                                                                                                                                                                               ; 10      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[12]~5                                                                                                                                                                                                                        ; 10      ;
; arm4u_cpu:ARM4U|cache:c|r_address[5]                                                                                                                                                                                                                                                                ; 10      ;
; arm4u_cpu:ARM4U|cache:c|r_address[22]                                                                                                                                                                                                                                                               ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[6]                                                                                                                                                                                                                                                           ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[30]                                                                                                                                                                                                                                                          ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[29]                                                                                                                                                                                                                                                          ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[28]                                                                                                                                                                                                                                                          ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[27]                                                                                                                                                                                                                                                          ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[25]                                                                                                                                                                                                                                                          ; 10      ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[23]                                                                                                                                                                                                                                                          ; 10      ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[17]~2                                                                                                                                                                                                                                                     ; 10      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|empty_o                                                                                                                                                                                                     ; 10      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[1]                                                                                                                                                                                                                                          ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 9       ;
; avalon_to_wb_bridge:A2WB_data|readdata[5]~52                                                                                                                                                                                                                                                        ; 9       ;
; test_module:u_test_module|always1~5                                                                                                                                                                                                                                                                 ; 9       ;
; avalon_to_wb_bridge:A2WB_data|readdata[31]~42                                                                                                                                                                                                                                                       ; 9       ;
; avalon_to_wb_bridge:A2WB_data|readdata[16]~38                                                                                                                                                                                                                                                       ; 9       ;
; avalon_to_wb_bridge:A2WB_instr|readdatavalid                                                                                                                                                                                                                                                        ; 9       ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~29                                                                                                                                                                                                                                                        ; 9       ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[20]~37                                                                                                                                                                                                                                                    ; 9       ;
; arm4u_cpu:ARM4U|decode:d|alu_operation~2                                                                                                                                                                                                                                                            ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[0]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[1]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[5]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[2]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[3]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[4]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[6]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_wrdata[7]                                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_next_bitmask[8]~7                                                                                                                                                                                                                                                   ; 9       ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_next_bitmask[0]~0                                                                                                                                                                                                                                                   ; 9       ;
; arm4u_cpu:ARM4U|decode:d|current_inst[6]~7                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|decode:d|decode~6                                                                                                                                                                                                                                                                   ; 9       ;
; arm4u_cpu:ARM4U|decode:d|current_inst[7]~2                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|fetch:f|flush                                                                                                                                                                                                                                                                       ; 9       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|Mux66~2                                                                                                                                                                                                                                                    ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_ack~1                                                                                                                                                                                                                                                   ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave[3]~17                                                                                                                                                                                                                                             ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[23]~16                                                                                                                                                                                                                                              ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[29]~0                                                                                                                                                                                                                                               ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_stage_valid                                                                                                                                                                                                                                                           ; 9       ;
; uart:u_uart0|txd_state[3]                                                                                                                                                                                                                                                                           ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan4~0                                                                                                                                                                                                                                             ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~0                                                                                                                                                                                                                                               ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~34                                                                                                                                                                                                                                      ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan1~1                                                                                                                                                                                                                                             ; 9       ;
; arm4u_cpu:ARM4U|cache:c|r_address[9]                                                                                                                                                                                                                                                                ; 9       ;
; arm4u_cpu:ARM4U|cache:c|r_address[8]                                                                                                                                                                                                                                                                ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[7]                                                                                                                                                                                                                                                           ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[31]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[22]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[21]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[20]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[19]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[18]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[17]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[16]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[12]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[11]                                                                                                                                                                                                                                                          ; 9       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[10]                                                                                                                                                                                                                                                          ; 9       ;
; avalon_to_wb_bridge:A2WB_data|read_access                                                                                                                                                                                                                                                           ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[0]                                                                                                                                                                                                                                          ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[3]                                                                                                                                                                                                                                          ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                                                                                                   ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 8       ;
; test_module:u_test_module|always2~3                                                                                                                                                                                                                                                                 ; 8       ;
; test_module:u_test_module|always3~3                                                                                                                                                                                                                                                                 ; 8       ;
; interrupt_controller:u_interrupt_controller|Equal4~8                                                                                                                                                                                                                                                ; 8       ;
; arm4u_cpu:ARM4U|decode:d|literal_data[2]~53                                                                                                                                                                                                                                                         ; 8       ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_shift_amnt[3]~11                                                                                                                                                                                                                                               ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean~3                                                                                                                                                                                                                        ; 8       ;
; test_module:u_test_module|random_num[5]~1                                                                                                                                                                                                                                                           ; 8       ;
; uart:u_uart0|uart_lcrm_reg[5]~0                                                                                                                                                                                                                                                                     ; 8       ;
; uart:u_uart0|uart_lcrl_reg[5]~0                                                                                                                                                                                                                                                                     ; 8       ;
; uart:u_uart0|uart_rsr_reg[5]~0                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|rx_fifo[15][5]~16                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|rx_fifo[12][5]~15                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|rx_fifo[13][5]~14                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|rx_fifo[14][5]~13                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|rx_fifo[3][5]~12                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[1][5]~11                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[2][5]~10                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[7][5]~9                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[4][5]~8                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[5][5]~7                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[6][5]~6                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[11][5]~5                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[8][5]~4                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[10][5]~3                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[9][5]~2                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[0][5]~1                                                                                                                                                                                                                                                                        ; 8       ;
; test_module:u_test_module|WideOr2~2                                                                                                                                                                                                                                                                 ; 8       ;
; timer_module:u_timer_module|timer2_value_reg[0]~3                                                                                                                                                                                                                                                   ; 8       ;
; timer_module:u_timer_module|timer2_ctrl_reg[2]                                                                                                                                                                                                                                                      ; 8       ;
; timer_module:u_timer_module|timer1_value_reg[0]~19                                                                                                                                                                                                                                                  ; 8       ;
; timer_module:u_timer_module|timer1_ctrl_reg[2]                                                                                                                                                                                                                                                      ; 8       ;
; timer_module:u_timer_module|timer0_value_reg[0]~3                                                                                                                                                                                                                                                   ; 8       ;
; timer_module:u_timer_module|timer0_ctrl_reg[2]                                                                                                                                                                                                                                                      ; 8       ;
; boot_mem32:u_boot_mem|start_write                                                                                                                                                                                                                                                                   ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                                                                                ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_sel[1]~0                                                                                                                                                                                                                                                ; 8       ;
; avalon_to_wb_bridge:A2WB_data|readdata[5]~51                                                                                                                                                                                                                                                        ; 8       ;
; avalon_to_wb_bridge:A2WB_data|readdata[31]~44                                                                                                                                                                                                                                                       ; 8       ;
; test_module:u_test_module|firq_timer[5]~10                                                                                                                                                                                                                                                          ; 8       ;
; test_module:u_test_module|irq_timer[5]~10                                                                                                                                                                                                                                                           ; 8       ;
; uart:u_uart0|uart_cr_reg[5]~0                                                                                                                                                                                                                                                                       ; 8       ;
; interrupt_controller:u_interrupt_controller|Equal15~0                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_burstoffset[0]                                                                                                                                                                                                                                                            ; 8       ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~31                                                                                                                                                                                                                                                        ; 8       ;
; arm4u_cpu:ARM4U|decode:d|literal_data~47                                                                                                                                                                                                                                                            ; 8       ;
; arm4u_cpu:ARM4U|decode:d|state.LDMSTM_RETURN_FROM_EXCEPTION                                                                                                                                                                                                                                         ; 8       ;
; arm4u_cpu:ARM4U|decode:d|decode~25                                                                                                                                                                                                                                                                  ; 8       ;
; uart:u_uart0|uart_lcrh_reg[4]~0                                                                                                                                                                                                                                                                     ; 8       ;
; uart:u_uart0|tx_fifo[15][7]~16                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|tx_fifo[3][7]~15                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[7][7]~14                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[11][7]~13                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|tx_fifo[12][7]~12                                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|tx_fifo[8][7]~11                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[4][7]~10                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[13][7]~9                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[1][7]~8                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[5][7]~7                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[9][7]~6                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[14][7]~5                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[2][7]~4                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[10][7]~3                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[6][7]~2                                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[0][1]~0                                                                                                                                                                                                                                                                        ; 8       ;
; interrupt_controller:u_interrupt_controller|Equal4~3                                                                                                                                                                                                                                                ; 8       ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_next_bitmask[0]~1                                                                                                                                                                                                                                                   ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|flush_r                                                                                                                                                                                                                                                                     ; 8       ;
; arm4u_cpu:ARM4U|execute:e|lowflags[3]                                                                                                                                                                                                                                                               ; 8       ;
; uart:u_uart0|wb_start_read_d1                                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|txd_state[2]                                                                                                                                                                                                                                                                           ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~37                                                                                                                                                                                                                                      ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[22]~14                                                                                                                                                                                                                       ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[20]~13                                                                                                                                                                                                                       ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_address[28]                                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_address[27]                                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_address[26]                                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_address[25]                                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_address[23]                                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|cache:c|r_address[21]                                                                                                                                                                                                                                                               ; 8       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[15]                                                                                                                                                                                                                                                          ; 8       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[14]                                                                                                                                                                                                                                                          ; 8       ;
; arm4u_cpu:ARM4U|execute:e|mem_exe_data[13]                                                                                                                                                                                                                                                          ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[9]~26                                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[8]~25                                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[7]~24                                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[6]~23                                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[5]~22                                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[11]~1                                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_cpu:ARM4U|fetch:f|pc[10]~0                                                                                                                                                                                                                                                                    ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[6]~0 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 7       ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation~31                                                                                                                                                                                                                                                       ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                                                                                ; 7       ;
; uart:u_uart0|Equal31~0                                                                                                                                                                                                                                                                              ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                                                                                                                                                                                                ; 7       ;
; uart:u_uart0|rx_fifo_empty                                                                                                                                                                                                                                                                          ; 7       ;
; interrupt_controller:u_interrupt_controller|Equal12~0                                                                                                                                                                                                                                               ; 7       ;
; uart:u_uart0|WideNor0~0                                                                                                                                                                                                                                                                             ; 7       ;
; interrupt_controller:u_interrupt_controller|WideNor0~0                                                                                                                                                                                                                                              ; 7       ;
; arm4u_cpu:ARM4U|decode:d|state.RESET_CYCLE2                                                                                                                                                                                                                                                         ; 7       ;
; wishbone_arbiter:u_wishbone_arbiter|Equal14~0                                                                                                                                                                                                                                                       ; 7       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage4_dout[25]~7                                                                                                                                                                                                                                          ; 7       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage4_dout[25]~6                                                                                                                                                                                                                                          ; 7       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage4_dout[25]~5                                                                                                                                                                                                                                          ; 7       ;
; arm4u_cpu:ARM4U|memory:m|avalon_acknowledge                                                                                                                                                                                                                                                         ; 7       ;
; arm4u_cpu:ARM4U|execute:e|c                                                                                                                                                                                                                                                                         ; 7       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_amnt[4]~5                                                                                                                                                                                                                                            ; 7       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[5]~22                                                                                                                                                                                                                                              ; 7       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|barrelshift~1                                                                                                                                                                                                                                              ; 7       ;
; arm4u_cpu:ARM4U|memory:m|wb_rdest_adr[4]                                                                                                                                                                                                                                                            ; 7       ;
; arm4u_cpu:ARM4U|memory:m|wb_rdest_adr[3]                                                                                                                                                                                                                                                            ; 7       ;
; arm4u_cpu:ARM4U|memory:m|wb_rdest_adr[2]                                                                                                                                                                                                                                                            ; 7       ;
; arm4u_cpu:ARM4U|memory:m|wb_rdest_adr[1]                                                                                                                                                                                                                                                            ; 7       ;
; arm4u_cpu:ARM4U|memory:m|wb_stage_valid                                                                                                                                                                                                                                                             ; 7       ;
; arm4u_cpu:ARM4U|memory:m|wb_rdest_adr[0]                                                                                                                                                                                                                                                            ; 7       ;
; uart:u_uart0|tx_bit_pulse                                                                                                                                                                                                                                                                           ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[10]~3                                                                                                                                                                                                                        ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[11]~2                                                                                                                                                                                                                        ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]~36                                                                                                                                                                                                                                      ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[29]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[20]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[19]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[18]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[17]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[16]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[15]                                                                                                                                                                                                                                                               ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_address[14]                                                                                                                                                                                                                                                               ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram                                                                                                                                                                                                                    ; 7       ;
; arm4u_cpu:ARM4U|cache:c|r_burstoffset[1]                                                                                                                                                                                                                                                            ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o                                                                                                                                                                                                                           ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                                                                                                    ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[2]                                                                                                                                                                                                                                          ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; timer_module:u_timer_module|Equal14~0                                                                                                                                                                                                                                                               ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal15~1                                                                                                                                                                                                                                               ; 6       ;
; test_module:u_test_module|Selector31~1                                                                                                                                                                                                                                                              ; 6       ;
; test_module:u_test_module|always1~4                                                                                                                                                                                                                                                                 ; 6       ;
; uart:u_uart0|WideNor0~5                                                                                                                                                                                                                                                                             ; 6       ;
; uart:u_uart0|Equal17~0                                                                                                                                                                                                                                                                              ; 6       ;
; test_module:u_test_module|wb_start_write                                                                                                                                                                                                                                                            ; 6       ;
; test_module:u_test_module|Equal19~0                                                                                                                                                                                                                                                                 ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal14~2                                                                                                                                                                                                                                               ; 6       ;
; test_module:u_test_module|Equal15~2                                                                                                                                                                                                                                                                 ; 6       ;
; arm4u_cpu:ARM4U|execute:e|lowflags[5]~0                                                                                                                                                                                                                                                             ; 6       ;
; arm4u_cpu:ARM4U|decode:d|exe_mem_ctrl~8                                                                                                                                                                                                                                                             ; 6       ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[5]~27                                                                                                                                                                                                                                                     ; 6       ;
; arm4u_cpu:ARM4U|decode:d|rdest_adr~5                                                                                                                                                                                                                                                                ; 6       ;
; arm4u_cpu:ARM4U|decode:d|exe_barrelshift_type[1]~0                                                                                                                                                                                                                                                  ; 6       ;
; arm4u_cpu:ARM4U|decode:d|state.UNDEF_CYCLE2                                                                                                                                                                                                                                                         ; 6       ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_next_bitmask[0]~6                                                                                                                                                                                                                                                   ; 6       ;
; arm4u_cpu:ARM4U|decode:d|opb_is_literal~0                                                                                                                                                                                                                                                           ; 6       ;
; timer_module:u_timer_module|wb_start_read_d1                                                                                                                                                                                                                                                        ; 6       ;
; wishbone_arbiter:u_wishbone_arbiter|Equal2~0                                                                                                                                                                                                                                                        ; 6       ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[25]~9                                                                                                                                                                                                                                               ; 6       ;
; wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_adr[26]~8                                                                                                                                                                                                                                               ; 6       ;
; arm4u_cpu:ARM4U|memory:m|avm_data_write~0                                                                                                                                                                                                                                                           ; 6       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|shift_in[0]~35                                                                                                                                                                                                                                             ; 6       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[30]~80                                                                                                                                                                                                                                             ; 6       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[27]~68                                                                                                                                                                                                                                             ; 6       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[1]~16                                                                                                                                                                                                                                              ; 6       ;
; arm4u_cpu:ARM4U|memory:m|wb_exe_data[1]                                                                                                                                                                                                                                                             ; 6       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[2]~13                                                                                                                                                                                                                                              ; 6       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[3]~10                                                                                                                                                                                                                                              ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a~37                                                                                                                                                                                                                                                    ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~8                                                                                                                                                                                                                                               ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[1]~20                                                                                                                                                                                                                                                 ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dqm_o[1]~17                                                                                                                                                                                                                                             ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux13~0                                                                                                                                                                                                                                                 ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal6~2                                                                                                                                                                                                                                                ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan9~0                                                                                                                                                                                                                                             ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[21]~12                                                                                                                                                                                                                       ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[18]~11                                                                                                                                                                                                                       ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[19]~10                                                                                                                                                                                                                       ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[16]~9                                                                                                                                                                                                                        ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[17]~8                                                                                                                                                                                                                        ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[14]~7                                                                                                                                                                                                                        ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[15]~6                                                                                                                                                                                                                        ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[13]~4                                                                                                                                                                                                                        ; 6       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal6~0                                                                                                                                                                                                                                                ; 6       ;
; arm4u_cpu:ARM4U|cache:c|r_address[13]                                                                                                                                                                                                                                                               ; 6       ;
; arm4u_cpu:ARM4U|cache:c|r_address[12]                                                                                                                                                                                                                                                               ; 6       ;
; arm4u_cpu:ARM4U|cache:c|r_address[11]                                                                                                                                                                                                                                                               ; 6       ;
; arm4u_cpu:ARM4U|cache:c|r_address[10]                                                                                                                                                                                                                                                               ; 6       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram                                                                                                                                                                                                                 ; 6       ;
; arm4u_cpu:ARM4U|cache:c|r_burstoffset[2]                                                                                                                                                                                                                                                            ; 6       ;
; arm4u_cpu:ARM4U|fetch:f|pc[4]~29                                                                                                                                                                                                                                                                    ; 6       ;
; arm4u_cpu:ARM4U|fetch:f|pc[2]~27                                                                                                                                                                                                                                                                    ; 6       ;
; arm4u_cpu:ARM4U|fetch:f|pc[3]~28                                                                                                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; arm4u_cpu:ARM4U|fetch_latch_enable~2_wirecell                                                                                                                                                                                                                                                       ; 5       ;
; test_module:u_test_module|Equal11~2                                                                                                                                                                                                                                                                 ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[5]~38                                                                                                                                                                                                                                                     ; 5       ;
; arm4u_cpu:ARM4U|decode:d|mem_ctrl.LOAD_WORD~4                                                                                                                                                                                                                                                       ; 5       ;
; arm4u_cpu:ARM4U|decode:d|decode~30                                                                                                                                                                                                                                                                  ; 5       ;
; test_module:u_test_module|always4~0                                                                                                                                                                                                                                                                 ; 5       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]~0                                                                                                                                                                                           ; 5       ;
; timer_module:u_timer_module|Equal13~2                                                                                                                                                                                                                                                               ; 5       ;
; interrupt_controller:u_interrupt_controller|Equal13~0                                                                                                                                                                                                                                               ; 5       ;
; timer_module:u_timer_module|WideNor0~3                                                                                                                                                                                                                                                              ; 5       ;
; uart:u_uart0|rx_fifo_count[3]~13                                                                                                                                                                                                                                                                    ; 5       ;
; interrupt_controller:u_interrupt_controller|Equal17~0                                                                                                                                                                                                                                               ; 5       ;
; arm4u_cpu:ARM4U|decode:d|rdest_adr~9                                                                                                                                                                                                                                                                ; 5       ;
; uart:u_uart0|tx_fifo_count[4]~7                                                                                                                                                                                                                                                                     ; 5       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]~0                                                                                                                                                                                           ; 5       ;
; avalon_to_wb_bridge:A2WB_data|readdata[31]~47                                                                                                                                                                                                                                                       ; 5       ;
; test_module:u_test_module|always3~2                                                                                                                                                                                                                                                                 ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[23]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[22]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[21]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[20]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[19]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[18]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[17]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[16]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[15]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[14]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[13]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[12]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[11]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[10]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[9]                                                                                                                                                                                                                                                     ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[8]                                                                                                                                                                                                                                                     ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[23]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[22]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[21]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[20]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[19]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[18]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[17]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[16]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[15]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[14]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[13]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[12]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[11]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[10]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[9]                                                                                                                                                                                                                                                     ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[8]                                                                                                                                                                                                                                                     ; 5       ;
; timer_module:u_timer_module|always1~7                                                                                                                                                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[23]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[22]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[21]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[20]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[19]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[18]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[17]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[16]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[15]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[14]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[13]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[12]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[11]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[10]                                                                                                                                                                                                                                                    ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[9]                                                                                                                                                                                                                                                     ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[8]                                                                                                                                                                                                                                                     ; 5       ;
; test_module:u_test_module|Equal16~0                                                                                                                                                                                                                                                                 ; 5       ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[1]~0                                                                                                                                                                                                                                   ; 5       ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[1]~0                                                                                                                                                                                                                                   ; 5       ;
; wishbone_arbiter:u_wishbone_arbiter|Equal10~1                                                                                                                                                                                                                                                       ; 5       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|always1~0                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|alu_operation~3                                                                                                                                                                                                                                                            ; 5       ;
; arm4u_cpu:ARM4U|decode:d|rfile_A_adr[1]~0                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[11]~36                                                                                                                                                                                                                                                    ; 5       ;
; arm4u_cpu:ARM4U|decode:d|literal_data[11]~28                                                                                                                                                                                                                                                        ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[4]~49                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[0]~46                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|mem_ctrl~0                                                                                                                                                                                                                                                                 ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[1]~43                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_next_bitmask~19                                                                                                                                                                                                                                                     ; 5       ;
; arm4u_cpu:ARM4U|decode:d|rdest_adr~4                                                                                                                                                                                                                                                                ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[2]~40                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[3]~37                                                                                                                                                                                                                                                           ; 5       ;
; uart:u_uart0|tx_fifo_push_not_full~2                                                                                                                                                                                                                                                                ; 5       ;
; uart:u_uart0|wb_start_write                                                                                                                                                                                                                                                                         ; 5       ;
; uart:u_uart0|tx_fifo_empty~2                                                                                                                                                                                                                                                                        ; 5       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                                                                                                     ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[9]~34                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[8]~33                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[7]~32                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[6]~29                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[5]~26                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[31]~21                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[30]~20                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[29]~19                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[28]~18                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[27]~17                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[26]~16                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[25]~15                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[24]~14                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[23]~13                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[22]~12                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[21]~11                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[20]~10                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[19]~9                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[18]~8                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[17]~7                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[16]~6                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[15]~5                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[14]~4                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[13]~3                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[12]~2                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[11]~1                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|cache:c|state.S_READY                                                                                                                                                                                                                                                               ; 5       ;
; arm4u_cpu:ARM4U|decode:d|state.SWI_CYCLE2                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|state~33                                                                                                                                                                                                                                                                   ; 5       ;
; arm4u_cpu:ARM4U|decode:d|Equal10~0                                                                                                                                                                                                                                                                  ; 5       ;
; arm4u_cpu:ARM4U|decode:d|current_inst[5]~8                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|current_inst_l[26]                                                                                                                                                                                                                                                         ; 5       ;
; arm4u_cpu:ARM4U|decode:d|state.LDMSTM_TRANSFER                                                                                                                                                                                                                                                      ; 5       ;
; arm4u_cpu:ARM4U|decode:d|state.RETURN_FROM_EXCEPTION                                                                                                                                                                                                                                                ; 5       ;
; arm4u_cpu:ARM4U|fetch:f|decode_stage_valid                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|cache:c|s_miss~0                                                                                                                                                                                                                                                                    ; 5       ;
; arm4u_cpu:ARM4U|writeback:w|wb_data[10]~0                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|execute:e|stage_active                                                                                                                                                                                                                                                              ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_condition[3]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[1]~41                                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[2]~38                                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[3]~35                                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[6]~26                                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[7]~23                                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|Mux33~3                                                                                                                                                                                                                                                    ; 5       ;
; avalon_to_wb_bridge:A2WB_data|readdata[16]~22                                                                                                                                                                                                                                                       ; 5       ;
; wishbone_arbiter:u_wishbone_arbiter|Equal3~4                                                                                                                                                                                                                                                        ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[24]~87                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[28]~83                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[31]~77                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[29]~74                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[26]~71                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[25]~65                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[23]                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[21]                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[14]                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[15]                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[13]                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[11]                                                                                                                                                                                                                                                          ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[9]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[4]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[6]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[7]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[5]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|memory:m|wb_exe_data[0]                                                                                                                                                                                                                                                             ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[0]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[1]                                                                                                                                                                                                                                                           ; 5       ;
; arm4u_cpu:ARM4U|execute:e|forwarding:fwc|forwarding~7                                                                                                                                                                                                                                               ; 5       ;
; arm4u_cpu:ARM4U|decode:d|exe_pc_plus_8[3]                                                                                                                                                                                                                                                           ; 5       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[4]~43                                                                                                                                                                                                                                                 ; 5       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                                                                                                          ; 5       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux11~0                                                                                                                                                                                                                                                 ; 5       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan5~0                                                                                                                                                                                                                                             ; 5       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|ba[1]                                                                                                                                                                                                                                                   ; 5       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[0]                                                                                                                                                                                                                       ; 5       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~10                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; test_module:u_test_module|always9~2                                                                                                                                                                                                                                                                 ; 4       ;
; interrupt_controller:u_interrupt_controller|WideNor1~14                                                                                                                                                                                                                                             ; 4       ;
; uart:u_uart0|rx_fifo_pop                                                                                                                                                                                                                                                                            ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal7~3                                                                                                                                                                                                                                                ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux6~6                                                                                                                                                                                                                                                  ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan0~5                                                                                                                                                                                                                                             ; 4       ;
; test_module:u_test_module|Equal28~6                                                                                                                                                                                                                                                                 ; 4       ;
; timer_module:u_timer_module|timer2_ctrl_reg[3]~0                                                                                                                                                                                                                                                    ; 4       ;
; timer_module:u_timer_module|timer1_ctrl_reg[3]~0                                                                                                                                                                                                                                                    ; 4       ;
; timer_module:u_timer_module|timer0_ctrl_reg[3]~0                                                                                                                                                                                                                                                    ; 4       ;
; test_module:u_test_module|random_num[7]                                                                                                                                                                                                                                                             ; 4       ;
; uart:u_uart0|always1~0                                                                                                                                                                                                                                                                              ; 4       ;
; interrupt_controller:u_interrupt_controller|WideNor1~10                                                                                                                                                                                                                                             ; 4       ;
; interrupt_controller:u_interrupt_controller|WideNor1~9                                                                                                                                                                                                                                              ; 4       ;
; test_module:u_test_module|Selector31~0                                                                                                                                                                                                                                                              ; 4       ;
; arm4u_cpu:ARM4U|decode:d|rdest_adr~15                                                                                                                                                                                                                                                               ; 4       ;
; uart:u_uart0|rx_fifo[15][0]~0                                                                                                                                                                                                                                                                       ; 4       ;
; uart:u_uart0|rx_fifo_rp[4]~7                                                                                                                                                                                                                                                                        ; 4       ;
; uart:u_uart0|tx_fifo_wp[4]~6                                                                                                                                                                                                                                                                        ; 4       ;
; uart:u_uart0|always4~0                                                                                                                                                                                                                                                                              ; 4       ;
; arm4u_cpu:ARM4U|cache:c|state.S_WAIT                                                                                                                                                                                                                                                                ; 4       ;
; arm4u_cpu:ARM4U|cache:c|state.S_DELAY                                                                                                                                                                                                                                                               ; 4       ;
; interrupt_controller:u_interrupt_controller|Equal4~7                                                                                                                                                                                                                                                ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[7]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[6]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[5]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[4]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[7]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[6]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[5]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[4]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[7]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[6]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[5]                                                                                                                                                                                                                                                     ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[4]                                                                                                                                                                                                                                                     ; 4       ;
; test_module:u_test_module|Selector21~0                                                                                                                                                                                                                                                              ; 4       ;
; avalon_to_wb_bridge:A2WB_data|readdata[8]~26                                                                                                                                                                                                                                                        ; 4       ;
; arm4u_cpu:ARM4U|decode:d|exe_condition[3]~1                                                                                                                                                                                                                                                         ; 4       ;
; wishbone_arbiter:u_wishbone_arbiter|Equal13~0                                                                                                                                                                                                                                                       ; 4       ;
; arm4u_cpu:ARM4U|execute:e|process_3~0                                                                                                                                                                                                                                                               ; 4       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage5_cout~2                                                                                                                                                                                                                                              ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Mux114~2                                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Mux115~2                                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Mux116~2                                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|decode:d|literal_data[12]~33                                                                                                                                                                                                                                                        ; 4       ;
; arm4u_cpu:ARM4U|decode:d|literal_data[11]~29                                                                                                                                                                                                                                                        ; 4       ;
; arm4u_cpu:ARM4U|decode:d|state.IRQ_CYCLE2                                                                                                                                                                                                                                                           ; 4       ;
; arm4u_cpu:ARM4U|decode:d|exe_literal_data[4]~32                                                                                                                                                                                                                                                     ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Equal18~0                                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Equal19~0                                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_cpu:ARM4U|decode:d|res~2                                                                                                                                                                                                                                                                      ; 4       ;
; arm4u_cpu:ARM4U|decode:d|rfile_B_adr[2]~21                                                                                                                                                                                                                                                          ; 4       ;
; arm4u_cpu:ARM4U|decode:d|barrelshift_operand~0                                                                                                                                                                                                                                                      ; 4       ;
; arm4u_cpu:ARM4U|decode:d|rfile_B_adr[4]~10                                                                                                                                                                                                                                                          ; 4       ;
; arm4u_cpu:ARM4U|decode:d|affect_sflags~2                                                                                                                                                                                                                                                            ; 4       ;
; arm4u_cpu:ARM4U|decode:d|rfile_C_adr[4]~9                                                                                                                                                                                                                                                           ; 4       ;
; arm4u_cpu:ARM4U|writeback:w|rfile_wr_enable                                                                                                                                                                                                                                                         ; 4       ;
; arm4u_cpu:ARM4U|decode:d|exe_alu_operation~23                                                                                                                                                                                                                                                       ; 4       ;
; uart:u_uart0|tx_fifo_rp[4]~10                                                                                                                                                                                                                                                                       ; 4       ;
; uart:u_uart0|tx_fifo_full_flag                                                                                                                                                                                                                                                                      ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state_count[3]~2                                                                                                                                                                                                                                        ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[0]~2                                                                                                                                                                                                                                         ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux6~3                                                                                                                                                                                                                                                  ; 4       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~87                                                                                                                                                                                                                                           ; 4       ;
; arm4u_cpu:ARM4U|decode:d|decode~17                                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_cpu:ARM4U|decode:d|decode~16                                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_cpu:ARM4U|decode:d|ldmstm_current_reg~3                                                                                                                                                                                                                                                       ; 4       ;
; arm4u_cpu:ARM4U|decode:d|find_rightmost_bit~1                                                                                                                                                                                                                                                       ; 4       ;
; arm4u_cpu:ARM4U|decode:d|decode~12                                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Mux6~0                                                                                                                                                                                                                                                                     ; 4       ;
; arm4u_cpu:ARM4U|decode:d|Equal2~0                                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|decode:d|current_inst_l[24]                                                                                                                                                                                                                                                         ; 4       ;
; arm4u_cpu:ARM4U|decode:d|decode~7                                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|decode:d|current_inst_l[25]                                                                                                                                                                                                                                                         ; 4       ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[6]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[6]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[6]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[6]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[7]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[7]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[7]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[7]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[1]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[1]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[1]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[1]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[5]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[5]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[5]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[5]                                                                                                                                                                                                                                     ; 4       ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[0]                                                                                                                                                                                                                                      ; 4       ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[0]                                                                                                                                                                                                                                      ; 4       ;
; arm4u_cpu:ARM4U|cache:c|Equal0~12                                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|cache:c|Equal0~4                                                                                                                                                                                                                                                                    ; 4       ;
; arm4u_cpu:ARM4U|cache:c|r_read                                                                                                                                                                                                                                                                      ; 4       ;
; arm4u_cpu:ARM4U|execute:e|mem_wb_sel                                                                                                                                                                                                                                                                ; 4       ;
; arm4u_cpu:ARM4U|execute:e|alu:alu|Selector0~5                                                                                                                                                                                                                                                       ; 4       ;
; arm4u_cpu:ARM4U|execute:e|barrelshift:bs|Mux132~1                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_cpu:ARM4U|execute:e|alu_opb[28]~103                                                                                                                                                                                                                                                           ; 4       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                ; M9K_X22_Y16_N0, M9K_X22_Y17_N0, M9K_X22_Y18_N0, M9K_X22_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ;
; arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688   ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; None                                ; M9K_X33_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ;
; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                ; M9K_X33_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; Old data        ; Old data        ;
; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                ; M9K_X33_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; Old data        ; Old data        ;
; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                ; M9K_X33_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; Old data        ; Old data        ;
; boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536  ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; ./sw/hello-world-my/hello-world.mif ; M9K_X33_Y11_N0, M9K_X33_Y12_N0, M9K_X33_Y13_N0, M9K_X33_Y15_N0, M9K_X33_Y14_N0, M9K_X33_Y10_N0, M9K_X33_Y17_N0, M9K_X33_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 69           ; 4096         ; 69           ; yes                    ; no                      ; yes                    ; no                      ; 282624 ; 4096                        ; 69                          ; 4096                        ; 69                          ; 282624              ; 35   ; None                                ; M9K_X33_Y9_N0, M9K_X33_Y31_N0, M9K_X33_Y27_N0, M9K_X33_Y32_N0, M9K_X33_Y30_N0, M9K_X33_Y26_N0, M9K_X33_Y29_N0, M9K_X33_Y24_N0, M9K_X22_Y7_N0, M9K_X22_Y9_N0, M9K_X22_Y10_N0, M9K_X22_Y11_N0, M9K_X22_Y8_N0, M9K_X22_Y6_N0, M9K_X22_Y5_N0, M9K_X22_Y12_N0, M9K_X22_Y25_N0, M9K_X22_Y27_N0, M9K_X22_Y24_N0, M9K_X22_Y22_N0, M9K_X22_Y23_N0, M9K_X22_Y26_N0, M9K_X33_Y25_N0, M9K_X22_Y21_N0, M9K_X22_Y30_N0, M9K_X33_Y28_N0, M9K_X22_Y19_N0, M9K_X22_Y31_N0, M9K_X22_Y32_N0, M9K_X22_Y20_N0, M9K_X22_Y29_N0, M9K_X22_Y28_N0, M9K_X33_Y23_N0, M9K_X33_Y8_N0, M9K_X33_Y22_N0 ; Don't care           ; Old data        ; Old data        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 2    ; None                                ; M9K_X22_Y14_N0, M9K_X22_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated|ALTSYNCRAM                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)    ;(11100001001111111111000000000000) (634957296) (-515903488) (-1-14-120-1000)   ;(11100011111000000000000000000000) (884967296) (-471859200) (-1-12-200000)   ;(11101110000000110000111100010000) (2117796936) (-301789424) (-1-1-15-12-150-150)   ;(11100011101000000000000000000001) (867189519) (-476053503) (-1-12-5-15-15-15-15-15)   ;(11101110000000100000111100010000) (2117596936) (-301854960) (-1-1-15-13-150-150)   ;(11100101100111111101000000000100) (1064939522) (-442511356) (-1-10-60-2-15-15-12)   ;(11101011000000000000001101110111) (1817191085) (-352320649) (-1-4-15-15-15-12-8-9)   ;
;8;(11101010000000000000000100011100) (1717189952) (-369098468) (-1-5-15-15-15-14-14-4)    ;(00000000000000000001111111110000) (17760) (8176) (1FF0)   ;(11100001101000000010000000000000) (667207296) (-509599744) (-1-14-5-15-14000)   ;(11100101100100000011000000000000) (1061217296) (-443535360) (-1-10-6-15-13000)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;(11100010100000110000000000000001) (757789519) (-494731263) (-1-13-7-12-15-15-15-15)   ;(11100101100000100000000000000000) (1057567296) (-444465152) (-1-10-7-140000)   ;
;16;(11100101110000110001000000000000) (1077797296) (-440201216) (-1-10-3-12-15000)    ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11100001101000000000000000000001) (667189519) (-509607935) (-1-14-5-15-15-15-15-15)   ;(11101010000000000000000100010101) (1717189943) (-369098475) (-1-5-15-15-15-14-14-11)   ;(11101001001011010100001111111000) (1630431286) (-382909448) (-1-6-13-2-11-120-8)   ;(11100001101000000110000000000000) (667247296) (-509583360) (-1-14-5-15-10000)   ;(11100001101000000111000000000001) (667259519) (-509579263) (-1-14-5-15-8-15-15-15)   ;(11100010010100100100000000000000) (741627296) (-497926144) (-1-13-10-13-12000)   ;
;24;(11000011101000000010000000000000) (1162174592) (-1012916224) (-3-12-5-15-14000)    ;(11011010000000000000000000001010) (-282810470) (-637534198) (-2-5-15-15-15-15-15-6)   ;(11100111110101110001000000000010) (1282799520) (-405336062) (-1-8-2-8-14-15-15-14)   ;(11100011010100010000000000000000) (841367296) (-481230848) (-1-12-10-150000)   ;(00010010100000100010000000000001) (-2054547295) (310517761) (12822001)   ;(00011010111111111111111111111011) (-1017189523) (452984827) (1AFFFFFB)   ;(11100001010100100000000000000100) (641589522) (-514719740) (-1-14-10-13-15-15-15-12)   ;(10110000011000100100000000000100) (400145874) (-1335738364) (-4-15-9-13-11-15-15-12)   ;
;32;(10100001101000000100000000000001) (-1480254129) (-1583333375) (-5-14-5-15-11-15-15-15)    ;(11100011000100110000000000000010) (821789520) (-485294078) (-1-12-14-12-15-15-15-14)   ;(00010011101000001000000000110000) (-1944867236) (329285680) (13A08030)   ;(00000011101000001000000000100000) (350100040) (60850208) (3A08020)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000001000000000100000) (867289556) (-476020704) (-1-12-5-15-7-15-140)   ;(11100011000100110000000000000001) (821789519) (-485294079) (-1-12-14-12-15-15-15-15)   ;(00000001101000000101000000000100) (150050004) (27283460) (1A05004)   ;
;40;(00000010000010001001000011111111) (202110377) (34115839) (20890FF)    ;(00011010000000000000000000001001) (-1094967285) (436207625) (1A000009)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(11011010000000000000000000000100) (-282810478) (-637534204) (-2-5-15-15-15-15-15-12)   ;(11100001101000000000000000000110) (667189524) (-509607930) (-1-14-5-15-15-15-15-10)   ;(11100001101000000001000000001001) (667199529) (-509603831) (-1-14-5-15-14-15-15-7)   ;(11101011111111111111111111011010) (1894967250) (-335544358) (-1-40000-2-6)   ;(11100010010001010101000000000001) (738439519) (-498774015) (-1-13-11-10-10-15-15-15)   ;
;48;(11101010111111111111111111111000) (1794967286) (-352321544) (-1-500000-8)    ;(11100001110001000101111111000100) (678247222) (-507224124) (-1-14-3-11-100-3-12)   ;(11100000011001010100000000000100) (548429522) (-530235388) (-1-15-9-10-11-15-15-12)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000000101000000000000) (867237296) (-476033024) (-1-12-5-15-11000)   ;(11100000011001010111000000000111) (548459525) (-530223097) (-1-15-9-10-8-15-15-9)   ;(11100111110101110001000000000101) (1282799523) (-405336059) (-1-8-2-8-14-15-15-11)   ;(11100011010100010000000000000000) (841367296) (-481230848) (-1-12-10-150000)   ;
;56;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)    ;(11100001101000000000000000000110) (667189524) (-509607930) (-1-14-5-15-15-15-15-10)   ;(11101011111111111111111111001110) (1894967234) (-335544370) (-1-40000-3-2)   ;(11100010100001010101000000000001) (758439519) (-494579711) (-1-13-7-10-10-15-15-15)   ;(11101010111111111111111111111000) (1794967286) (-352321544) (-1-500000-8)   ;(11100001101000000111000000000100) (667259522) (-509579260) (-1-14-5-15-8-15-15-12)   ;(11100010000010001000000011111111) (719289895) (-502759169) (-1-13-15-7-7-150-1)   ;(11100011010101110000000000000000) (842767296) (-480837632) (-1-12-10-90000)   ;
;64;(11011010000000000000000000000100) (-282810478) (-637534204) (-2-5-15-15-15-15-15-12)    ;(11100001101000000000000000000110) (667189524) (-509607930) (-1-14-5-15-15-15-15-10)   ;(11100001101000000001000000001000) (667199526) (-509603832) (-1-14-5-15-14-15-15-8)   ;(11101011111111111111111111000101) (1894967223) (-335544379) (-1-40000-3-11)   ;(11100010010001110111000000000001) (738859519) (-498634751) (-1-13-11-8-8-15-15-15)   ;(11101010111111111111111111111000) (1794967286) (-352321544) (-1-500000-8)   ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(10100000100001010000000000000100) (-1589094126) (-1601896444) (-5-15-7-10-15-15-15-12)   ;
;72;(10110010100001010000000000000000) (610883648) (-1299906560) (-4-13-7-110000)    ;(11101000101111011000001111111000) (1574491286) (-390233096) (-1-7-4-2-7-120-8)   ;(11101001001011010100111111110000) (1630437276) (-382906384) (-1-6-13-2-110-10)   ;(11100010010011011101000000011100) (740539552) (-498216932) (-1-13-11-2-2-15-14-4)   ;(11100001101000001001000000000000) (667297296) (-509571072) (-1-14-5-15-7000)   ;(11100001101000000101000000000010) (667239520) (-509587454) (-1-14-5-15-10-15-15-14)   ;(11100010100011010110000001000000) (760449596) (-494051264) (-1-13-7-2-9-15-120)   ;(11101000100101100000000101000000) (1562589996) (-392822464) (-1-7-6-9-15-14-120)   ;
;80;(11100010010100010100000000000000) (741427296) (-497991680) (-1-13-10-14-12000)    ;(00011010000000000000000000000111) (-1094967289) (436207623) (1A000007)   ;(11100011101000000011000000110000) (867219576) (-476041168) (-1-12-5-15-12-15-130)   ;(11100101110011010011000000001000) (1080419526) (-439537656) (-1-10-3-2-12-15-15-8)   ;(11100101110011010001000000001001) (1080399529) (-439545847) (-1-10-3-2-14-15-15-7)   ;(11100010100011010001000000001000) (760399526) (-494071800) (-1-13-7-2-14-15-15-8)   ;(11100001101000000010000000000110) (667209524) (-509599738) (-1-14-5-15-13-15-15-10)   ;(11100001101000000011000000001000) (667219526) (-509595640) (-1-14-5-15-12-15-15-8)   ;
;88;(11101011111111111111111110111010) (1894967190) (-335544390) (-1-40000-4-6)    ;(11101010000000000000000000111101) (1717189593) (-369098691) (-1-5-15-15-15-15-12-3)   ;(11100010100100111011000000000000) (761917296) (-493637632) (-1-13-6-12-5000)   ;(00010011101000001011000000000001) (-1944837295) (329297921) (13A0B001)   ;(11100011010100100000000000001010) (841589530) (-481165302) (-1-12-10-13-15-15-15-6)   ;(00010011101000001011000000000000) (-1944837296) (329297920) (13A0B000)   ;(11100011010110110000000000000000) (843767296) (-480575488) (-1-12-10-50000)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;
;96;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)    ;(10110010011001000100000000000000) (600743648) (-1302052864) (-4-13-9-11-12000)   ;(10110011101000001011000000000001) (719835871) (-1281314815) (-4-12-5-15-4-15-15-15)   ;(10100011101000001011000000000000) (-1280166352) (-1549750272) (-5-12-5-15-5000)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100101110011010011000000010111) (1080419545) (-439537641) (-1-10-3-2-12-15-14-9)   ;(11100010100011010111000000010111) (760459545) (-494047209) (-1-13-7-2-8-15-14-9)   ;(11100101100111011010000001001000) (1064509626) (-442654648) (-1-10-6-2-5-15-11-8)   ;
;104;(11100010010010101010000000111010) (739709590) (-498425798) (-1-13-11-5-5-15-12-6)    ;(11100001101000000011000000000111) (667219525) (-509595641) (-1-14-5-15-12-15-15-9)   ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(00001010000000000000000000010011) (1200000023) (167772179) (A000013)   ;(11100011010101010000000000010000) (842389536) (-480968688) (-1-12-10-10-15-15-150)   ;(00000010000001000010000000001111) (201020017) (33824783) (204200F)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;
;112;(11100001101000000001000000000101) (667199523) (-509603835) (-1-14-5-15-14-15-15-11)    ;(11101011000000000000000011001011) (1817189831) (-352321333) (-1-4-15-15-15-15-3-5)   ;(11100000000000000000000010010101) (517189743) (-536870763) (-1-15-15-15-15-15-6-11)   ;(11100000011000000010000000000100) (547209522) (-530571260) (-1-15-9-15-13-15-15-12)   ;(11100011010100100000000000001001) (841589529) (-481165303) (-1-12-10-13-15-15-15-7)   ;(11000000100000100010000000001010) (852576826) (-1065213942) (-3-15-7-13-13-15-15-6)   ;(11100010100000100010000000110000) (757609576) (-494788560) (-1-13-7-13-13-15-130)   ;(11100101011001110010000000000001) (1048809519) (-446226431) (-1-10-9-8-13-15-15-15)   ;
;120;(11100011010101010000000000010000) (842389536) (-480968688) (-1-12-10-10-15-15-150)    ;(00000001101000000100001000100100) (150041044) (27279908) (1A04224)   ;(00001010111111111111111111101101) (1277777755) (184549357) (AFFFFED)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100001101000000001000000000101) (667199523) (-509603835) (-1-14-5-15-14-15-15-11)   ;(11101011000000000000000010111111) (1817189795) (-352321345) (-1-4-15-15-15-15-4-1)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11101010111111111111111111101000) (1794967266) (-352321560) (-1-50000-1-8)   ;
;128;(11100011010110110000000000000000) (843767296) (-480575488) (-1-12-10-50000)    ;(00001010000000000000000000001111) (1200000017) (167772175) (A00000F)   ;(11100011010101100000000000000000) (842567296) (-480903168) (-1-12-10-100000)   ;(00001010000000000000000000001001) (1200000011) (167772169) (A000009)   ;(11100011000110000000000000000010) (823189520) (-484966398) (-1-12-14-7-15-15-15-14)   ;(00001010000000000000000000000111) (1200000007) (167772167) (A000007)   ;(11100001101000000000000000001001) (667189529) (-509607927) (-1-14-5-15-15-15-15-7)   ;(11100011101000000001000000101101) (867199573) (-476049363) (-1-12-5-15-14-15-13-3)   ;
;136;(11100101100011010111000000000100) (1060459522) (-443715580) (-1-10-7-2-8-15-15-12)    ;(11101011111111111111111101111111) (1894967095) (-335544449) (-1-40000-8-1)   ;(11100010010001100110000000000001) (738649519) (-498704383) (-1-13-11-9-9-15-15-15)   ;(11100011101000001011000000000001) (867319519) (-476008447) (-1-12-5-15-4-15-15-15)   ;(11100101100111010011000000000100) (1064419522) (-442683388) (-1-10-6-2-12-15-15-12)   ;(11101010000000000000000000000011) (1717189521) (-369098749) (-1-5-15-15-15-15-15-13)   ;(11100010010001110011000000000001) (738819519) (-498651135) (-1-13-11-8-12-15-15-15)   ;(11100011101000000010000000101101) (867209573) (-476045267) (-1-12-5-15-13-15-13-3)   ;
;144;(11100101010001110010000000000001) (1038809519) (-448323583) (-1-10-11-8-13-15-15-15)    ;(11100011101000001011000000000000) (867317296) (-476008448) (-1-12-5-15-5000)   ;(11100001101000000000000000001001) (667189529) (-509607927) (-1-14-5-15-15-15-15-7)   ;(11100001101000000001000000000011) (667199521) (-509603837) (-1-14-5-15-14-15-15-13)   ;(11100001101000000010000000000110) (667209524) (-509599738) (-1-14-5-15-13-15-15-10)   ;(11100001101000000011000000001000) (667219526) (-509595640) (-1-14-5-15-12-15-15-8)   ;(11101011111111111111111101111100) (1894967092) (-335544452) (-1-40000-8-4)   ;(11100000100010110000000000000000) (559767296) (-527761408) (-1-15-7-50000)   ;
;152;(11100010100011011101000000011100) (760539552) (-494022628) (-1-13-7-2-2-15-14-4)    ;(11101000101111011000111111110000) (1574497276) (-390230032) (-1-7-4-2-70-10)   ;(11101001001011010100111111110000) (1630437276) (-382906384) (-1-6-13-2-110-10)   ;(11100010010011011101000000011100) (740539552) (-498216932) (-1-13-11-2-2-15-14-4)   ;(11100001101000000111000000000000) (667257296) (-509579264) (-1-14-5-15-9000)   ;(11100001101000000110000000000001) (667249519) (-509583359) (-1-14-5-15-9-15-15-15)   ;(11100001101000000100000000000010) (667229520) (-509591550) (-1-14-5-15-11-15-15-14)   ;(11100011101000000101000000000000) (867237296) (-476033024) (-1-12-5-15-11000)   ;
;160;(11100001101000001000000000000101) (667289523) (-509575163) (-1-14-5-15-7-15-15-11)    ;(11100101100111111001000110011100) (1064900152) (-442527332) (-1-10-60-6-14-6-4)   ;(11100101110101100011000000000000) (1082617296) (-438947840) (-1-10-2-9-13000)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001010000000000000000001100001) (1200000141) (167772257) (A000061)   ;(11100011010100110000000000100101) (841789563) (-481099739) (-1-12-10-12-15-15-13-11)   ;(00011010000000000000000001010100) (-1094967172) (436207700) (1A000054)   ;(11100010100001100010000000000001) (758609519) (-494526463) (-1-13-7-9-13-15-15-15)   ;
;168;(11100101110101100011000000000001) (1082619519) (-438947839) (-1-10-2-9-12-15-15-15)    ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001010000000000000000001011011) (1200000133) (167772251) (A00005B)   ;(11100011010100110000000000100101) (841789563) (-481099739) (-1-12-10-12-15-15-13-11)   ;(00001010000000000000000001001101) (1200000115) (167772237) (A00004D)   ;(11100011010100110000000000101101) (841789573) (-481099731) (-1-12-10-12-15-15-13-3)   ;(00000010100001100010000000000010) (241420002) (42344450) (2862002)   ;(00000011101000000011000000000001) (350030001) (60829697) (3A03001)   ;
;176;(00010011101000000011000000000000) (-1944937296) (329265152) (13A03000)    ;(11100001101000001100000000000010) (667329520) (-509558782) (-1-14-5-15-3-15-15-14)   ;(11100010100000100010000000000001) (757609519) (-494788607) (-1-13-7-13-13-15-15-15)   ;(11100101110111000001000000000000) (1084197296) (-438562816) (-1-10-2-3-15000)   ;(11100011010100010000000000110000) (841389576) (-481230800) (-1-12-10-14-15-15-130)   ;(00000011100000110011000000000010) (340630002) (58929154) (3833002)   ;(00001010111111111111111111111001) (1277777771) (184549369) (AFFFFF9)   ;(11100011101000000010000000000000) (867207296) (-476045312) (-1-12-5-15-14000)   ;
;184;(11100011101000001011000000001010) (867319530) (-476008438) (-1-12-5-15-4-15-15-6)    ;(11100001101000000110000000001100) (667249532) (-509583348) (-1-14-5-15-9-15-15-4)   ;(11100101110111000001000000000000) (1084197296) (-438562816) (-1-10-2-3-15000)   ;(11100010100011001100000000000001) (760329519) (-494092287) (-1-13-7-3-3-15-15-15)   ;(11100010010000010000000000110000) (737389576) (-499056592) (-1-13-11-14-15-15-130)   ;(11100010000000001010000011111111) (717309895) (-503275265) (-1-13-15-15-5-150-1)   ;(11100011010110100000000000001001) (843589529) (-480641015) (-1-12-10-5-15-15-15-7)   ;(10010000001000100000001010011011) (675074399) (-1876819301) (-6-15-13-13-15-13-6-5)   ;
;192;(10011010111111111111111111110111) (1942450933) (-1694498825) (-6-500000-9)    ;(11100011010100010000000001110011) (841389681) (-481230733) (-1-12-10-14-15-15-8-13)   ;(00011010000000000000000000000101) (-1094967291) (436207621) (1A000005)   ;(11100010100001001010000000000100) (758309522) (-494624764) (-1-13-7-11-5-15-15-12)   ;(11100101100101000001000000000000) (1062197296) (-443281408) (-1-10-6-11-15000)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100011010100010000000000000000) (841367296) (-481230848) (-1-12-10-150000)   ;(00000001101000000001000000001001) (150010011) (27267081) (1A01009)   ;
;200;(11101010000000000000000000101111) (1717189575) (-369098705) (-1-5-15-15-15-15-13-1)    ;(11100011010100010000000001100100) (841389662) (-481230748) (-1-12-10-14-15-15-9-12)   ;(00011010000000000000000000001011) (-1094967283) (436207627) (1A00000B)   ;(11100010100001001010000000000100) (758309522) (-494624764) (-1-13-7-11-5-15-15-12)   ;(11101000100011010000000000001100) (1560389532) (-393412596) (-1-7-7-2-15-15-15-4)   ;(11100011101000000011000001100001) (867219659) (-476041119) (-1-12-5-15-12-15-9-15)   ;(11100101100011010011000000001000) (1060419526) (-443731960) (-1-10-7-2-12-15-15-8)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;
;208;(11100101100101000001000000000000) (1062197296) (-443281408) (-1-10-6-11-15000)    ;(11100011101000000010000000001010) (867209530) (-476045302) (-1-12-5-15-13-15-15-6)   ;(11100011101000000011000000000001) (867219519) (-476041215) (-1-12-5-15-12-15-15-15)   ;(11101011111111111111111101110101) (1894967083) (-335544459) (-1-40000-8-11)   ;(11100000100001010101000000000000) (558437296) (-528134144) (-1-15-7-10-11000)   ;(11100001101000000100000000001010) (667229530) (-509591542) (-1-14-5-15-11-15-15-6)   ;(11101010000000000000000000101101) (1717189573) (-369098707) (-1-5-15-15-15-15-13-3)   ;(11100011010100010000000001111000) (841389686) (-481230728) (-1-12-10-14-15-15-8-8)   ;
;216;(00000010100001001010000000000100) (241120004) (42246148) (284A004)    ;(00001000100011010000000000001100) (1043200014) (143458316) (88D000C)   ;(00000011101000000011000001100001) (350030141) (60829793) (3A03061)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100011010100010000000001011000) (841389646) (-481230760) (-1-12-10-14-15-15-10-8)   ;(00011010000000000000000000000111) (-1094967289) (436207623) (1A000007)   ;(11100010100001001010000000000100) (758309522) (-494624764) (-1-13-7-11-5-15-15-12)   ;(11101000100011010000000000001100) (1560389532) (-393412596) (-1-7-7-2-15-15-15-4)   ;
;224;(11100011101000000011000001000001) (867219619) (-476041151) (-1-12-5-15-12-15-11-15)    ;(11100101100011010011000000001000) (1060419526) (-443731960) (-1-10-7-2-12-15-15-8)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100101100101000001000000000000) (1062197296) (-443281408) (-1-10-6-11-15000)   ;(11100011101000000010000000010000) (867209536) (-476045296) (-1-12-5-15-13-15-150)   ;(11101010000000000000000000001000) (1717189526) (-369098744) (-1-5-15-15-15-15-15-8)   ;(11100011010100010000000001110101) (841389683) (-481230731) (-1-12-10-14-15-15-8-11)   ;(00011010000000000000000000001000) (-1094967286) (436207624) (1A000008)   ;
;232;(11100010100001001010000000000100) (758309522) (-494624764) (-1-13-7-11-5-15-15-12)    ;(11101000100011010000000000001100) (1560389532) (-393412596) (-1-7-7-2-15-15-15-4)   ;(11100011101000000011000001100001) (867219659) (-476041119) (-1-12-5-15-12-15-9-15)   ;(11100101100011010011000000001000) (1060419526) (-443731960) (-1-10-7-2-12-15-15-8)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100101100101000001000000000000) (1062197296) (-443281408) (-1-10-6-11-15000)   ;(11100011101000000010000000001010) (867209530) (-476045302) (-1-12-5-15-13-15-15-6)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;
;240;(11101010111111111111111111100001) (1794967259) (-352321567) (-1-50000-1-15)    ;(11100011010100010000000001100011) (841389661) (-481230749) (-1-12-10-14-15-15-9-13)   ;(00011010000000000000000000010001) (-1094967275) (436207633) (1A000011)   ;(11100010100001001010000000000100) (758309522) (-494624764) (-1-13-7-11-5-15-15-12)   ;(11100101100101000001000000000000) (1062197296) (-443281408) (-1-10-6-11-15000)   ;(11100101110011010001000000010100) (1080399542) (-439545836) (-1-10-3-2-14-15-14-12)   ;(11100101110011011000000000010101) (1080489543) (-439517163) (-1-10-3-2-7-15-14-11)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;
;248;(11100010100011010001000000010100) (760399542) (-494071788) (-1-13-7-2-14-15-14-12)    ;(11101011111111111111111100011001) (1894966949) (-335544551) (-1-40000-14-7)   ;(11101010111111111111111111011000) (1794967246) (-352321576) (-1-50000-2-8)   ;(11100001101000000110000000000010) (667249520) (-509583358) (-1-14-5-15-9-15-15-14)   ;(11100101110101100011000000000000) (1082617296) (-438947840) (-1-10-2-9-13000)   ;(11100011010100110000000000001010) (841789530) (-481099766) (-1-12-10-12-15-15-15-6)   ;(00000001101000000000000000000111) (150000007) (27262983) (1A00007)   ;(00000011101000000001000000001101) (350010015) (60821517) (3A0100D)   ;
;256;(00001011111111111111111100001000) (1377777410) (201326344) (BFFFF08)    ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100101110101100001000000000000) (1082597296) (-438956032) (-1-10-2-9-15000)   ;(11101011111111111111111100000101) (1894966923) (-335544571) (-1-40000-15-11)   ;(11100010100001010101000000000001) (758439519) (-494579711) (-1-13-7-10-10-15-15-15)   ;(11100010100001100110000000000001) (758649519) (-494510079) (-1-13-7-9-9-15-15-15)   ;(11101010111111111111111110011010) (1794967150) (-352321638) (-1-50000-6-6)   ;(11100001101000000000000000000101) (667189523) (-509607931) (-1-14-5-15-15-15-15-11)   ;
;264;(11100010100011011101000000011100) (760539552) (-494022628) (-1-13-7-2-2-15-14-4)    ;(11101000101111011000111111110000) (1574497276) (-390230032) (-1-7-4-2-70-10)   ;(00000000000000000000111001111100) (7174) (3708) (E7C)   ;(11101001001011010000000000001110) (1630389534) (-382926834) (-1-6-13-2-15-15-15-2)   ;(11101001001011010100000000000011) (1630429521) (-382910461) (-1-6-13-2-11-15-15-13)   ;(11100010100011010011000000001000) (760419526) (-494063608) (-1-13-7-2-12-15-15-8)   ;(11100101001000110000000000000100) (1027789522) (-450691068) (-1-10-13-12-15-15-15-12)   ;(11100001101000000000000000000011) (667189521) (-509607933) (-1-14-5-15-15-15-15-13)   ;
;272;(11100101100111010001000000001100) (1064399532) (-442691572) (-1-10-6-2-14-15-15-4)    ;(11100010100011010010000000010000) (760409536) (-494067696) (-1-13-7-2-13-15-150)   ;(11101011111111111111111110000110) (1894967124) (-335544442) (-1-40000-7-10)   ;(11100010100011011101000000001000) (760539526) (-494022648) (-1-13-7-2-2-15-15-8)   ;(11100100100111011110000000000100) (964549522) (-459415548) (-1-11-6-2-1-15-15-12)   ;(11100010100011011101000000001100) (760539532) (-494022644) (-1-13-7-2-2-15-15-4)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11101001001011010000000000001111) (1630389535) (-382926833) (-1-6-13-2-15-15-15-1)   ;
;280;(11101001001011010100000000000111) (1630429525) (-382910457) (-1-6-13-2-11-15-15-9)    ;(11100010100011010000000000001000) (760389526) (-494075896) (-1-13-7-2-15-15-15-8)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100101001000000011000000000100) (1027219522) (-450875388) (-1-10-13-15-12-15-15-12)   ;(11100101100111010001000000010000) (1064399536) (-442691568) (-1-10-6-2-14-15-150)   ;(11100010100011010010000000010100) (760409542) (-494067692) (-1-13-7-2-13-15-14-12)   ;(11101011111111111111111101111010) (1894967090) (-335544454) (-1-40000-8-6)   ;(11100010100011011101000000001100) (760539532) (-494022644) (-1-13-7-2-2-15-15-4)   ;
;288;(11100100100111011110000000000100) (964549522) (-459415548) (-1-11-6-2-1-15-15-12)    ;(11100010100011011101000000010000) (760539536) (-494022640) (-1-13-7-2-2-15-150)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11100101100111111011010001101100) (1064921672) (-442518420) (-1-10-60-4-11-9-4)   ;(11100101100010110000000000000000) (1059767296) (-443875328) (-1-10-7-50000)   ;(11101010111111111111111111111100) (1794967292) (-352321540) (-1-500000-4)   ;(11100101100111111011010001100000) (1064921656) (-442518432) (-1-10-60-4-11-100)   ;(11100011101000001010000000010001) (867309539) (-476012527) (-1-12-5-15-5-15-14-15)   ;
;296;(11100101100010111010000000000000) (1059907296) (-443834368) (-1-10-7-4-6000)    ;(11101010111111111111111111111011) (1794967291) (-352321541) (-1-500000-5)   ;(11100101100111110001010001010100) (1064801642) (-442559404) (-1-10-60-14-11-10-12)   ;(11100101100111110011010001010100) (1064821642) (-442551212) (-1-10-60-12-11-10-12)   ;(11100101100100110010000000000000) (1061807296) (-443342848) (-1-10-6-12-14000)   ;(11100010000000100010000000100000) (717609556) (-503177184) (-1-13-15-13-13-15-140)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00000101110000010000000000000000) (560200000) (96534528) (5C10000)   ;
;304;(00000001101100001111000000001110) (154170016) (28373006) (1B0F00E)    ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100101100111110010010000110100) (1064811582) (-442555340) (-1-10-60-13-11-12-12)   ;(11100101100111110011010000110100) (1064821582) (-442551244) (-1-10-60-12-11-12-12)   ;(11100001101000000001010110000000) (667202096) (-509602432) (-1-14-5-15-14-10-80)   ;(11100000100000010001010010000000) (557401696) (-528411520) (-1-15-7-14-14-11-80)   ;(11100101100100110000000000000000) (1061767296) (-443351040) (-1-10-6-130000)   ;(11100010000100000000000000010000) (721189536) (-502267888) (-1-13-14-15-15-15-150)   ;
;312;(00000101110100100000000000000000) (564400000) (97648640) (5D20000)    ;(00000001101000001111000000001110) (150170016) (27324430) (1A0F00E)   ;(11100010010100010001000000000001) (741399519) (-498003967) (-1-13-10-14-14-15-15-15)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100011111000000000000000000000) (884967296) (-471859200) (-1-12-200000)   ;(11100001101100001111000000001110) (671359534) (-508497906) (-1-14-4-150-15-15-2)   ;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)   ;(11100010000000000010000100000010) (717209920) (-503308030) (-1-13-15-15-13-14-15-14)   ;
;320;(11100010000000010011000100000010) (717419920) (-503238398) (-1-13-15-14-12-14-15-14)    ;(11100000001000100100000000000011) (527629521) (-534626301) (-1-15-13-13-11-15-15-13)   ;(11100011000100000000000100000010) (821189920) (-485490430) (-1-12-14-15-15-14-15-14)   ;(00010001111000000000000000000000) (-2124967296) (299892736) (11E00000)   ;(00010010100000000000000000000001) (-2054967295) (310378497) (12800001)   ;(11100011000100010000000100000010) (821389920) (-485424894) (-1-12-14-14-15-14-15-14)   ;(00010001111000000001000000000001) (-2124957295) (299896833) (11E01001)   ;(00010010100000010001000000000001) (-2054757295) (310448129) (12811001)   ;
;328;(11100001101000000010000000000001) (667209519) (-509599743) (-1-14-5-15-13-15-15-15)    ;(11100001101000000001000000000000) (667197296) (-509603840) (-1-14-5-15-15000)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000010001) (1200000021) (167772177) (A000011)   ;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)   ;(11100011101000000011000000000001) (867219519) (-476041215) (-1-12-5-15-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00000011101000000011001000000001) (350031001) (60830209) (3A03201)   ;
;336;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)    ;(11100001010100100000000000000001) (641589519) (-514719743) (-1-14-10-13-15-15-15-15)   ;(10010001101000000010000010000010) (814693368) (-1851776894) (-6-14-5-15-13-15-7-14)   ;(10010001101000000011000010000011) (814703369) (-1851772797) (-6-14-5-15-12-15-7-13)   ;(10011010111111111111111111111000) (1942450934) (-1694498824) (-6-500000-8)   ;(11100001010100010000000000000010) (641389520) (-514785278) (-1-14-10-14-15-15-15-14)   ;(00100000010000010001000000000010) (-274757294) (541134850) (20411002)   ;(00100000100000000000000000000011) (-254967293) (545259523) (20800003)   ;
;344;(11100001101100000011000010100011) (671219761) (-508546909) (-1-14-4-15-12-15-5-13)    ;(00110001101000000010000010100010) (1855052946) (832577698) (31A020A2)   ;(00111010111111111111111111111001) (-1312156821) (989855737) (3AFFFFF9)   ;(11100011000101000000000100000010) (822189920) (-485228286) (-1-12-14-11-15-14-15-14)   ;(00010001111000000000000000000000) (-2124967296) (299892736) (11E00000)   ;(00010010100000000000000000000001) (-2054967295) (310378497) (12800001)   ;(11101000111111011000000000010000) (1594489536) (-386039792) (-1-70-2-7-15-150)   ;(11101001001011010100000001110000) (1630429676) (-382910352) (-1-6-13-2-11-15-90)   ;
;352;(11100001101000000110000000000000) (667247296) (-509583360) (-1-14-5-15-10000)    ;(11100001100001100010000000000001) (658609519) (-511303679) (-1-14-7-9-13-15-15-15)   ;(11100011000100100000000000000011) (821589521) (-485359613) (-1-12-14-13-15-15-15-13)   ;(00011010000000000000000000101010) (-1094967244) (436207658) (1A00002A)   ;(11101000101100010000000000111100) (1571389592) (-391053252) (-1-7-4-14-15-15-12-4)   ;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)   ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)   ;
;360;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)    ;(00010100100001100010000000000100) (-1853547292) (344334340) (14862004)   ;(00000010010000010001000000000100) (220210004) (37818372) (2411004)   ;(00010011000100110000000011111111) (-1990366919) (320012543) (131300FF)   ;(00010011000100110000110011111111) (-1990360919) (320015615) (13130CFF)   ;(00010011000100110000100011111111) (-1990362919) (320014591) (131308FF)   ;(00010011000100110000010011111111) (-1990364919) (320013567) (131304FF)   ;(00010100100001100011000000000100) (-1853537292) (344338436) (14863004)   ;
;368;(00000010010000010001000000000100) (220210004) (37818372) (2411004)    ;(00010011000101000000000011111111) (-1989966919) (320078079) (131400FF)   ;(00010011000101000000110011111111) (-1989960919) (320081151) (13140CFF)   ;(00010011000101000000100011111111) (-1989962919) (320080127) (131408FF)   ;(00010011000101000000010011111111) (-1989964919) (320079103) (131404FF)   ;(00010100100001100100000000000100) (-1853527292) (344342532) (14864004)   ;(00000010010000010001000000000100) (220210004) (37818372) (2411004)   ;(00010011000101010000000011111111) (-1989766919) (320143615) (131500FF)   ;
;376;(00010011000101010000110011111111) (-1989760919) (320146687) (13150CFF)    ;(00010011000101010000100011111111) (-1989762919) (320145663) (131508FF)   ;(00010011000101010000010011111111) (-1989764919) (320144639) (131504FF)   ;(00010100100001100101000000000100) (-1853517292) (344346628) (14865004)   ;(00000010010000010001000000000100) (220210004) (37818372) (2411004)   ;(00011010111111111111111111100101) (-1017189551) (452984805) (1AFFFFE5)   ;(11100100100100010011000000000100) (961419522) (-460247036) (-1-11-6-14-12-15-15-12)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;
;384;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)    ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100001101000000011010000100011) (667221561) (-509594589) (-1-14-5-15-12-11-13-13)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100001101000000011010000100011) (667221561) (-509594589) (-1-14-5-15-12-11-13-13)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;
;392;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)    ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100001101000000011010000100011) (667221561) (-509594589) (-1-14-5-15-12-11-13-13)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11101010111111111111111111101110) (1794967274) (-352321554) (-1-50000-1-2)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;
;400;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)    ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;
;408;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)    ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11101010111111111111111111101110) (1794967274) (-352321554) (-1-50000-1-2)   ;
;416;(11101001001011010100000111110000) (1630430276) (-382909968) (-1-6-13-2-11-14-10)    ;(11100001100000000010000000000001) (657209519) (-511696895) (-1-14-7-15-13-15-15-15)   ;(11100011000100100000000000000011) (821589521) (-485359613) (-1-12-14-13-15-15-15-13)   ;(00011010000000000000000000011000) (-1094967266) (436207640) (1A000018)   ;(11101000101100000000000000011100) (1571189552) (-391118820) (-1-7-4-15-15-15-14-4)   ;(11101000101100010000000011100000) (1571389856) (-391053088) (-1-7-4-14-15-15-20)   ;(11100001010100100000000000000101) (641589523) (-514719739) (-1-14-10-13-15-15-15-11)   ;(00011010000000000000000000010010) (-1094967274) (436207634) (1A000012)   ;
;424;(00000001010100110000000000000110) (124600006) (22216710) (1530006)    ;(00011010000000000000000000101011) (-1094967243) (436207659) (1A00002B)   ;(00000001010101000000000000000111) (125000007) (22282247) (1540007)   ;(00011010000000000000000001001001) (-1094967185) (436207689) (1A000049)   ;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)   ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)   ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;
;432;(00010011000100110000000011111111) (-1990366919) (320012543) (131300FF)    ;(00010011000100110000110011111111) (-1990360919) (320015615) (13130CFF)   ;(00010011000100110000100011111111) (-1990362919) (320014591) (131308FF)   ;(00010011000100110000010011111111) (-1990364919) (320013567) (131304FF)   ;(00010011000101000000000011111111) (-1989966919) (320078079) (131400FF)   ;(00010011000101000000110011111111) (-1989960919) (320081151) (13140CFF)   ;(00010011000101000000100011111111) (-1989962919) (320080127) (131408FF)   ;(00010011000101000000010011111111) (-1989964919) (320079103) (131404FF)   ;
;440;(00011010111111111111111111101010) (-1017189544) (452984810) (1AFFFFEA)    ;(00000011101000000000000000000000) (350000000) (60817408) (3A00000)   ;(00001000111111011000000111110000) (1077300760) (150831600) (8FD81F0)   ;(11100010010000000000000000001100) (737189532) (-499122164) (-1-13-11-15-15-15-15-4)   ;(11100010010000010001000000001100) (737399532) (-499052532) (-1-13-11-14-14-15-15-4)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;
;448;(00011010000000000000000001011010) (-1094967164) (436207706) (1A00005A)    ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000001010100) (1200000124) (167772244) (A000054)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000001010100) (-1094967172) (436207700) (1A000054)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;
;456;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)    ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000001001110) (1200000116) (167772238) (A00004E)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000001001110) (-1094967180) (436207694) (1A00004E)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;
;464;(00001010000000000000000001001000) (1200000110) (167772232) (A000048)    ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000001001000) (-1094967186) (436207688) (1A000048)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000001000100) (1200000104) (167772228) (A000044)   ;(00011010111111111111111111100110) (-1017189550) (452984806) (1AFFFFE6)   ;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)   ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;
;472;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)    ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;(00001010000000000000000000111110) (1200000076) (167772222) (A00003E)   ;(11100010010000000000000000001000) (737189526) (-499122168) (-1-13-11-15-15-15-15-8)   ;(11100010010000010001000000001000) (737399526) (-499052536) (-1-13-11-14-14-15-15-8)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;
;480;(00011010000000000000000000111010) (-1094967224) (436207674) (1A00003A)    ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000110100) (1200000064) (167772212) (A000034)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000000110100) (-1094967232) (436207668) (1A000034)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;
;488;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)    ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000000101110) (1200000056) (167772206) (A00002E)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000000101110) (-1094967240) (436207662) (1A00002E)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;
;496;(00001010000000000000000000101000) (1200000050) (167772200) (A000028)    ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000000101000) (-1094967246) (436207656) (1A000028)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000000100100) (1200000044) (167772196) (A000024)   ;(00011010111111111111111111000110) (-1017189590) (452984774) (1AFFFFC6)   ;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)   ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;
;504;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)    ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;(00010011000100110000000011111111) (-1990366919) (320012543) (131300FF)   ;(00010011000100110000110011111111) (-1990360919) (320015615) (13130CFF)   ;(00010011000100110000100011111111) (-1990362919) (320014591) (131308FF)   ;(00010011000100110000010011111111) (-1990364919) (320013567) (131304FF)   ;(00001010000000000000000000011010) (1200000032) (167772186) (A00001A)   ;(11100010010000000000000000000100) (737189522) (-499122172) (-1-13-11-15-15-15-15-12)   ;
;512;(11100010010000010001000000000100) (737399522) (-499052540) (-1-13-11-14-14-15-15-12)    ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000000010110) (-1094967270) (436207638) (1A000016)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;
;520;(00001010000000000000000000010000) (1200000020) (167772176) (A000010)    ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000000010000) (-1094967276) (436207632) (1A000010)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000000001010) (1200000012) (167772170) (A00000A)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;
;528;(00011010000000000000000000001010) (-1094967284) (436207626) (1A00000A)    ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000000000100) (-1094967292) (436207620) (1A000004)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;
;536;(00001010000000000000000000000000) (1200000000) (167772160) (A000000)    ;(00011010111111111111111110100010) (-1017189654) (452984738) (1AFFFFA2)   ;(00000011101000000000000000000000) (350000000) (60817408) (3A00000)   ;(00001000111111011000000111110000) (1077300760) (150831600) (8FD81F0)   ;(11100000010001010000000000000110) (538389524) (-532348922) (-1-15-11-10-15-15-15-10)   ;(11101000111111011000000111110000) (1594490276) (-386039312) (-1-70-2-7-14-10)   ;(11100101100111110001000001111100) (1064799692) (-442560388) (-1-10-60-14-15-8-4)   ;(11100101100000010001000000000000) (1057397296) (-444526592) (-1-10-7-14-15000)   ;
;544;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)    ;(11100101100111110001000001110000) (1064799676) (-442560400) (-1-10-60-14-15-90)   ;(11100101100100010000000000000000) (1061367296) (-443482112) (-1-10-6-150000)   ;(11100010100000000000100000000001) (757193519) (-494925823) (-1-13-7-15-15-7-15-15)   ;(11100101100000010000000000000000) (1057367296) (-444530688) (-1-10-7-150000)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;
;552;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)    ;(11100000100000000100000000000010) (557229520) (-528465918) (-1-15-7-15-11-15-15-14)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110000000011000000000001) (977219519) (-457166847) (-1-11-3-15-12-15-15-15)   ;(11100001010100000000000000000100) (641189522) (-514850812) (-1-14-10-15-15-15-15-12)   ;(00011010111111111111111111111011) (-1017189523) (452984827) (1AFFFFFB)   ;(11101000111111011000000000010000) (1594489536) (-386039792) (-1-70-2-7-15-150)   ;(11101001001011010100000001110000) (1630429676) (-382910352) (-1-6-13-2-11-15-90)   ;
;560;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)    ;(00000011101000000000000000000001) (350000001) (60817409) (3A00001)   ;(00001010000000000000000000001010) (1200000012) (167772170) (A00000A)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100100110100000100000000000001) (981229519) (-456114175) (-1-11-2-15-11-15-15-15)   ;(11100100110100010101000000000001) (981439519) (-456044543) (-1-11-2-14-10-15-15-15)   ;(11100000010101000110000000000101) (542249523) (-531341307) (-1-15-10-11-9-15-15-11)   ;
;568;(00010001101000000000000000000110) (-2144967290) (295698438) (11A00006)    ;(00011010000000000000000000000011) (-1094967293) (436207619) (1A000003)   ;(11100001010100110000000000000010) (641789520) (-514654206) (-1-14-10-12-15-15-15-14)   ;(00000011101000000000000000000000) (350000000) (60817408) (3A00000)   ;(00001010000000000000000000000000) (1200000000) (167772160) (A000000)   ;(11101010111111111111111111110101) (1794967283) (-352321547) (-1-500000-11)   ;(11101000111111011000000001110000) (1594489676) (-386039696) (-1-70-2-7-15-90)   ;(00000111000000000000000000000000) (700000000) (117440512) (7000000)   ;
;576;(11110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)    ;(00010110000000000000000000000000) (-1694967296) (369098752) (16000000)   ;(00010110000000000000000000011000) (-1694967266) (369098776) (16000018)   ;(11101001001011010100001111110000) (1630431276) (-382909456) (-1-6-13-2-11-12-10)   ;(11100011010100100000000000000111) (841589525) (-481165305) (-1-12-10-13-15-15-15-9)   ;(10000001101000000011000000000000) (-1185299056) (-2120208384) (-7-14-5-15-13000)   ;(10000000100000000010000000000010) (-1295306832) (-2139086846) (-7-15-7-15-13-15-15-14)   ;(10001010000000000000000000110001) (-135326773) (-1979711439) (-7-5-15-15-15-15-12-15)   ;
;584;(11100010010000100010000000000001) (737609519) (-498982911) (-1-13-11-13-13-15-15-15)    ;(11100011010100100000000000000110) (841589524) (-481165306) (-1-12-10-13-15-15-15-10)   ;(10010111100111111111000100000010) (1412443568) (-1751125758) (-6-8-600-14-15-14)   ;(11101010000000000000000100110010) (1717189980) (-369098446) (-1-5-15-15-15-14-12-14)   ;(00000000000000000000100111011000) (4730) (2520) (9D8)   ;(00000000000000000000100111000000) (4700) (2496) (9C0)   ;(00000000000000000000100110101000) (4650) (2472) (9A8)   ;(00000000000000000000100110010000) (4620) (2448) (990)   ;
;592;(00000000000000000000100101111000) (4570) (2424) (978)    ;(00000000000000000000100101100000) (4540) (2400) (960)   ;(00000000000000000000100101001100) (4514) (2380) (94C)   ;(11100010100000000011000000000001) (757219519) (-494915583) (-1-13-7-15-12-15-15-15)   ;(11100101110100010010000000000000) (1081407296) (-439279616) (-1-10-2-14-14000)   ;(11100101110000000010000000000000) (1077207296) (-440393728) (-1-10-3-15-14000)   ;(11100010100000010001000000000001) (757399519) (-494858239) (-1-13-7-14-14-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;
;600;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)    ;(11100010100000110010000000000001) (757809519) (-494723071) (-1-13-7-12-13-15-15-15)   ;(11100101110100011100000000000000) (1081527296) (-439238656) (-1-10-2-14-4000)   ;(11100101110000111100000000000000) (1077927296) (-440156160) (-1-10-3-12-4000)   ;(11100010100000010001000000000001) (757399519) (-494858239) (-1-13-7-14-14-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000010000000000000) (667207296) (-509599744) (-1-14-5-15-14000)   ;(11100010100000100011000000000001) (757619519) (-494784511) (-1-13-7-13-12-15-15-15)   ;
;608;(11100101110100011100000000000000) (1081527296) (-439238656) (-1-10-2-14-4000)    ;(11100101110000101100000000000000) (1077727296) (-440221696) (-1-10-3-13-4000)   ;(11100010100000010001000000000001) (757399519) (-494858239) (-1-13-7-14-14-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100010100000110010000000000001) (757809519) (-494723071) (-1-13-7-12-13-15-15-15)   ;(11100101110100011100000000000000) (1081527296) (-439238656) (-1-10-2-14-4000)   ;(11100101110000111100000000000000) (1077927296) (-440156160) (-1-10-3-12-4000)   ;
;616;(11100010100000010001000000000001) (757399519) (-494858239) (-1-13-7-14-14-15-15-15)    ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000010000000000000) (667207296) (-509599744) (-1-14-5-15-14000)   ;(11100010100000100011000000000001) (757619519) (-494784511) (-1-13-7-13-12-15-15-15)   ;(11100101110100011100000000000000) (1081527296) (-439238656) (-1-10-2-14-4000)   ;(11100101110000101100000000000000) (1077727296) (-440221696) (-1-10-3-13-4000)   ;(11100010100000010001000000000001) (757399519) (-494858239) (-1-13-7-14-14-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;
;624;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)    ;(11100010100000110010000000000001) (757809519) (-494723071) (-1-13-7-12-13-15-15-15)   ;(11100101110100011100000000000000) (1081527296) (-439238656) (-1-10-2-14-4000)   ;(11100101110000111100000000000000) (1077927296) (-440156160) (-1-10-3-12-4000)   ;(11100010100000010001000000000001) (757399519) (-494858239) (-1-13-7-14-14-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000010000000000000) (667207296) (-509599744) (-1-14-5-15-14000)   ;(11100101110100010011000000000000) (1081417296) (-439275520) (-1-10-2-14-13000)   ;
;632;(11100101110000100011000000000000) (1077617296) (-440258560) (-1-10-3-13-13000)    ;(11101000101111011000001111110000) (1574491276) (-390233104) (-1-7-4-2-7-12-10)   ;(11100000011000111100000000000010) (547929520) (-530333694) (-1-15-9-12-3-15-15-14)   ;(11100011000100110000000000000011) (821789521) (-485294077) (-1-12-14-12-15-15-15-13)   ;(00010100110100011100000000000001) (-1830627295) (349290497) (14D1C001)   ;(00010100110000111100000000000001) (-1834227295) (348372993) (14C3C001)   ;(00011010111111111111111111111010) (-1017189524) (452984826) (1AFFFFFA)   ;(11100010000000010010000000000011) (717409521) (-503242749) (-1-13-15-14-13-15-15-13)   ;
;640;(11100011010100100000000000000010) (841589520) (-481165310) (-1-12-10-13-15-15-15-14)    ;(11100001101000000100000100101100) (667229972) (-509591252) (-1-14-5-15-11-14-13-4)   ;(00001010000000000000000001101110) (1200000156) (167772270) (A00006E)   ;(11100011010100100000000000000011) (841589521) (-481165309) (-1-12-10-13-15-15-15-13)   ;(00001010000000000000000010101110) (1200000256) (167772334) (A0000AE)   ;(11100011010100100000000000000001) (841589519) (-481165311) (-1-12-10-13-15-15-15-15)   ;(00001010000000000000000000101001) (1200000051) (167772201) (A000029)   ;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)   ;
;648;(00010100100100010010000000000100) (-1850747292) (345055236) (14912004)    ;(00010100100000110010000000000100) (-1854347292) (344137732) (14832004)   ;(00010010010001000100000000000001) (-2073927295) (306462721) (12444001)   ;(00011010111111111111111111111010) (-1017189524) (452984826) (1AFFFFFA)   ;(11100001101000000110000000000001) (667249519) (-509583359) (-1-14-5-15-9-15-15-15)   ;(11100001101000000101000000000011) (667239521) (-509587453) (-1-14-5-15-10-15-15-13)   ;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)   ;(11100001101000000010000000000100) (667209522) (-509599740) (-1-14-5-15-13-15-15-12)   ;
;656;(11100010010100100010000000000001) (741609519) (-497934335) (-1-13-10-13-13-15-15-15)    ;(00111010000000000000000000010010) (-1389934570) (973078546) (3A000012)   ;(11100101100100010111000000000000) (1061457296) (-443453440) (-1-10-6-14-9000)   ;(11100101100000110111000000000000) (1057857296) (-444370944) (-1-10-7-12-9000)   ;(11100101100100010111000000000100) (1061459522) (-443453436) (-1-10-6-14-8-15-15-12)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100010111000000001000) (1061459526) (-443453432) (-1-10-6-14-8-15-15-8)   ;(11100101100000110111000000001000) (1057859526) (-444370936) (-1-10-7-12-8-15-15-8)   ;
;664;(11100101100100010111000000001100) (1061459532) (-443453428) (-1-10-6-14-8-15-15-4)    ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100010111000000010000) (1061459536) (-443453424) (-1-10-6-14-8-15-150)   ;(11100101100000110111000000010000) (1057859536) (-444370928) (-1-10-7-12-8-15-150)   ;(11100101100100010111000000010100) (1061459542) (-443453420) (-1-10-6-14-8-15-14-12)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100010111000000011000) (1061459546) (-443453416) (-1-10-6-14-8-15-14-8)   ;(11100101100000110111000000011000) (1057859546) (-444370920) (-1-10-7-12-8-15-14-8)   ;
;672;(11100101100100010111000000011100) (1061459552) (-443453412) (-1-10-6-14-8-15-14-4)    ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000010001000000100000) (757399556) (-494858208) (-1-13-7-14-14-15-140)   ;(11101010111111111111111111101010) (1794967270) (-352321558) (-1-50000-1-6)   ;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)   ;(11100000100001010011000000000010) (558419520) (-528142334) (-1-15-7-10-12-15-15-14)   ;(11100000100001100010000000000010) (558609520) (-528080894) (-1-15-7-9-13-15-15-14)   ;
;680;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)    ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000011001101) (1200000315) (167772365) (A0000CD)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;(00011010000000000000000011000100) (-1094966992) (436207812) (1A0000C4)   ;(11100111110101100001001010000100) (1282600722) (-405400956) (-1-8-2-9-14-13-7-12)   ;(11100111110001010001001010000100) (1278400722) (-406515068) (-1-8-3-10-14-13-7-12)   ;(11100010100000100010000000000001) (757609519) (-494788607) (-1-13-7-13-13-15-15-15)   ;
;688;(11101010000000000000000011000110) (1717189824) (-369098554) (-1-5-15-15-15-15-3-10)    ;(11100011110000110011000000000011) (877819521) (-473747453) (-1-12-3-12-12-15-15-13)   ;(11100011110000010001000000000011) (877399521) (-473886717) (-1-12-3-14-14-15-15-13)   ;(11100010100000010010000000000100) (757409522) (-494854140) (-1-13-7-14-13-15-15-12)   ;(11100101100100010001000000000000) (1061397296) (-443478016) (-1-10-6-14-15000)   ;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)   ;(00001010000000000000000000000101) (1200000005) (167772165) (A000005)   ;(11100001101000000101010000100001) (667241559) (-509586399) (-1-14-5-15-10-11-13-15)   ;
;696;(11100100100100100001000000000100) (961599522) (-460189692) (-1-11-6-13-14-15-15-12)    ;(11100001100001010101110000000001) (658445519) (-511353855) (-1-14-7-10-10-3-15-15)   ;(11100100100000110101000000000100) (957839522) (-461156348) (-1-11-7-12-10-15-15-12)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11101010111111111111111111110111) (1794967285) (-352321545) (-1-500000-9)   ;(11100001101000001000000000000010) (667289520) (-509575166) (-1-14-5-15-7-15-15-14)   ;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)   ;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)   ;
;704;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)    ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00111010000000000000000000100010) (-1389934550) (973078562) (3A000022)   ;(11100101100100100111000000000000) (1061657296) (-443387904) (-1-10-6-13-9000)   ;(11100001101000001001110000000111) (667305525) (-509567993) (-1-14-5-15-6-3-15-9)   ;(11100001100010010001010000100001) (659401559) (-511110111) (-1-14-7-6-14-11-13-15)   ;(11100101100000110001000000000000) (1057797296) (-444395520) (-1-10-7-12-15000)   ;(11100101100100100001000000000100) (1061599522) (-443412476) (-1-10-6-13-14-15-15-12)   ;
;712;(11100001101000001001110000000001) (667305519) (-509567999) (-1-14-5-15-6-3-15-15)    ;(11100001100010010111010000100111) (659461565) (-511085529) (-1-14-7-6-8-11-13-9)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100100111000000001000) (1061659526) (-443387896) (-1-10-6-13-8-15-15-8)   ;(11100001101000001001110000000111) (667305525) (-509567993) (-1-14-5-15-6-3-15-9)   ;(11100001100010010001010000100001) (659401559) (-511110111) (-1-14-7-6-14-11-13-15)   ;(11100101100000110001000000001000) (1057799526) (-444395512) (-1-10-7-12-14-15-15-8)   ;(11100101100100100001000000001100) (1061599532) (-443412468) (-1-10-6-13-14-15-15-4)   ;
;720;(11100001101000001001110000000001) (667305519) (-509567999) (-1-14-5-15-6-3-15-15)    ;(11100001100010010111010000100111) (659461565) (-511085529) (-1-14-7-6-8-11-13-9)   ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100100111000000010000) (1061659536) (-443387888) (-1-10-6-13-8-15-150)   ;(11100001101000001001110000000111) (667305525) (-509567993) (-1-14-5-15-6-3-15-9)   ;(11100001100010010001010000100001) (659401559) (-511110111) (-1-14-7-6-14-11-13-15)   ;(11100101100000110001000000010000) (1057799536) (-444395504) (-1-10-7-12-14-15-150)   ;(11100101100100100001000000010100) (1061599542) (-443412460) (-1-10-6-13-14-15-14-12)   ;
;728;(11100001101000001001110000000001) (667305519) (-509567999) (-1-14-5-15-6-3-15-15)    ;(11100001100010010111010000100111) (659461565) (-511085529) (-1-14-7-6-8-11-13-9)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100100111000000011000) (1061659546) (-443387880) (-1-10-6-13-8-15-14-8)   ;(11100001101000001001110000000111) (667305525) (-509567993) (-1-14-5-15-6-3-15-9)   ;(11100001100010010001010000100001) (659401559) (-511110111) (-1-14-7-6-14-11-13-15)   ;(11100101100000110001000000011000) (1057799546) (-444395496) (-1-10-7-12-14-15-14-8)   ;(11100101100100100001000000011100) (1061599552) (-443412452) (-1-10-6-13-14-15-14-4)   ;
;736;(11100001101000001001110000000001) (667305519) (-509567999) (-1-14-5-15-6-3-15-15)    ;(11100001100010010111010000100111) (659461565) (-511085529) (-1-14-7-6-8-11-13-9)   ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000100010000000100000) (757609556) (-494788576) (-1-13-7-13-13-15-140)   ;(11101010111111111111111111011010) (1794967250) (-352321574) (-1-50000-2-6)   ;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)   ;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)   ;
;744;(11100000100010000001000000000010) (559199520) (-527953918) (-1-15-7-7-14-15-15-14)    ;(11100010010000010010000000000011) (737409521) (-499048445) (-1-13-11-14-13-15-15-13)   ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000010001011) (1200000213) (167772299) (A00008B)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;(00011010000000000000000010000010) (-1094967094) (436207746) (1A000082)   ;(11100010010000010010000000000010) (737409520) (-499048446) (-1-13-11-14-13-15-15-14)   ;
;752;(11100101010100010001000000000011) (1041399521) (-447672317) (-1-10-10-14-14-15-15-13)    ;(11101010000000000000000000111111) (1717189595) (-369098689) (-1-5-15-15-15-15-12-1)   ;(11100011110000110011000000000011) (877819521) (-473747453) (-1-12-3-12-12-15-15-13)   ;(11100011110000010001000000000011) (877399521) (-473886717) (-1-12-3-14-14-15-15-13)   ;(11100010100000010010000000000100) (757409522) (-494854140) (-1-13-7-14-13-15-15-12)   ;(11100101100100010001000000000000) (1061397296) (-443478016) (-1-10-6-14-15000)   ;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)   ;(00001010000000000000000000000101) (1200000005) (167772165) (A000005)   ;
;760;(11100001101000000101100000100001) (667243559) (-509585375) (-1-14-5-15-10-7-13-15)    ;(11100100100100100001000000000100) (961599522) (-460189692) (-1-11-6-13-14-15-15-12)   ;(11100001100001010101100000000001) (658443519) (-511354879) (-1-14-7-10-10-7-15-15)   ;(11100100100000110101000000000100) (957839522) (-461156348) (-1-11-7-12-10-15-15-12)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11101010111111111111111111110111) (1794967285) (-352321545) (-1-500000-9)   ;(11100001101000001000000000000010) (667289520) (-509575166) (-1-14-5-15-7-15-15-14)   ;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)   ;
;768;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)    ;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)   ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00111010000000000000000000100010) (-1389934550) (973078562) (3A000022)   ;(11100101100100100111000000000000) (1061657296) (-443387904) (-1-10-6-13-9000)   ;(11100001101000001001100000000111) (667303525) (-509569017) (-1-14-5-15-6-7-15-9)   ;(11100001100010010001100000100001) (659403559) (-511109087) (-1-14-7-6-14-7-13-15)   ;(11100101100000110001000000000000) (1057797296) (-444395520) (-1-10-7-12-15000)   ;
;776;(11100101100100100001000000000100) (1061599522) (-443412476) (-1-10-6-13-14-15-15-12)    ;(11100001101000001001100000000001) (667303519) (-509569023) (-1-14-5-15-6-7-15-15)   ;(11100001100010010111100000100111) (659463565) (-511084505) (-1-14-7-6-8-7-13-9)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100100111000000001000) (1061659526) (-443387896) (-1-10-6-13-8-15-15-8)   ;(11100001101000001001100000000111) (667303525) (-509569017) (-1-14-5-15-6-7-15-9)   ;(11100001100010010001100000100001) (659403559) (-511109087) (-1-14-7-6-14-7-13-15)   ;(11100101100000110001000000001000) (1057799526) (-444395512) (-1-10-7-12-14-15-15-8)   ;
;784;(11100101100100100001000000001100) (1061599532) (-443412468) (-1-10-6-13-14-15-15-4)    ;(11100001101000001001100000000001) (667303519) (-509569023) (-1-14-5-15-6-7-15-15)   ;(11100001100010010111100000100111) (659463565) (-511084505) (-1-14-7-6-8-7-13-9)   ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100100111000000010000) (1061659536) (-443387888) (-1-10-6-13-8-15-150)   ;(11100001101000001001100000000111) (667303525) (-509569017) (-1-14-5-15-6-7-15-9)   ;(11100001100010010001100000100001) (659403559) (-511109087) (-1-14-7-6-14-7-13-15)   ;(11100101100000110001000000010000) (1057799536) (-444395504) (-1-10-7-12-14-15-150)   ;
;792;(11100101100100100001000000010100) (1061599542) (-443412460) (-1-10-6-13-14-15-14-12)    ;(11100001101000001001100000000001) (667303519) (-509569023) (-1-14-5-15-6-7-15-15)   ;(11100001100010010111100000100111) (659463565) (-511084505) (-1-14-7-6-8-7-13-9)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100100111000000011000) (1061659546) (-443387880) (-1-10-6-13-8-15-14-8)   ;(11100001101000001001100000000111) (667303525) (-509569017) (-1-14-5-15-6-7-15-9)   ;(11100001100010010001100000100001) (659403559) (-511109087) (-1-14-7-6-14-7-13-15)   ;(11100101100000110001000000011000) (1057799546) (-444395496) (-1-10-7-12-14-15-14-8)   ;
;800;(11100101100100100001000000011100) (1061599552) (-443412452) (-1-10-6-13-14-15-14-4)    ;(11100001101000001001100000000001) (667303519) (-509569023) (-1-14-5-15-6-7-15-15)   ;(11100001100010010111100000100111) (659463565) (-511084505) (-1-14-7-6-8-7-13-9)   ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000100010000000100000) (757609556) (-494788576) (-1-13-7-13-13-15-140)   ;(11101010111111111111111111011010) (1794967250) (-352321574) (-1-50000-2-6)   ;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)   ;
;808;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)    ;(11100000100010000001000000000010) (559199520) (-527953918) (-1-15-7-7-14-15-15-14)   ;(11100010010000010010000000000010) (737409520) (-499048446) (-1-13-11-14-13-15-15-14)   ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000001001010) (1200000112) (167772234) (A00004A)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;(00011010000000000000000001000001) (-1094967195) (436207681) (1A000041)   ;
;816;(11100010010000010010000000000001) (737409519) (-499048447) (-1-13-11-14-13-15-15-15)    ;(11100101010100010001000000000010) (1041399520) (-447672318) (-1-10-10-14-14-15-15-14)   ;(11100111110001100001001010000100) (1278600722) (-406449532) (-1-8-3-9-14-13-7-12)   ;(11101010000000000000000001000011) (1717189621) (-369098685) (-1-5-15-15-15-15-11-13)   ;(11100011110000110011000000000011) (877819521) (-473747453) (-1-12-3-12-12-15-15-13)   ;(11100011110000010001000000000011) (877399521) (-473886717) (-1-12-3-14-14-15-15-13)   ;(11100010100000010010000000000100) (757409522) (-494854140) (-1-13-7-14-13-15-15-12)   ;(11100101100100010001000000000000) (1061397296) (-443478016) (-1-10-6-14-15000)   ;
;824;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)    ;(00001010000000000000000000000101) (1200000005) (167772165) (A000005)   ;(11100001101000000101110000100001) (667245559) (-509584351) (-1-14-5-15-10-3-13-15)   ;(11100100100100100001000000000100) (961599522) (-460189692) (-1-11-6-13-14-15-15-12)   ;(11100001100001010101010000000001) (658441519) (-511355903) (-1-14-7-10-10-11-15-15)   ;(11100100100000110101000000000100) (957839522) (-461156348) (-1-11-7-12-10-15-15-12)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11101010111111111111111111110111) (1794967285) (-352321545) (-1-500000-9)   ;
;832;(11100001101000001000000000000010) (667289520) (-509575166) (-1-14-5-15-7-15-15-14)    ;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)   ;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)   ;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)   ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00111010000000000000000000100010) (-1389934550) (973078562) (3A000022)   ;(11100101100100100111000000000000) (1061657296) (-443387904) (-1-10-6-13-9000)   ;(11100001101000001001010000000111) (667301525) (-509570041) (-1-14-5-15-6-11-15-9)   ;
;840;(11100001100010010001110000100001) (659405559) (-511108063) (-1-14-7-6-14-3-13-15)    ;(11100101100000110001000000000000) (1057797296) (-444395520) (-1-10-7-12-15000)   ;(11100101100100100001000000000100) (1061599522) (-443412476) (-1-10-6-13-14-15-15-12)   ;(11100001101000001001010000000001) (667301519) (-509570047) (-1-14-5-15-6-11-15-15)   ;(11100001100010010111110000100111) (659465565) (-511083481) (-1-14-7-6-8-3-13-9)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100100111000000001000) (1061659526) (-443387896) (-1-10-6-13-8-15-15-8)   ;(11100001101000001001010000000111) (667301525) (-509570041) (-1-14-5-15-6-11-15-9)   ;
;848;(11100001100010010001110000100001) (659405559) (-511108063) (-1-14-7-6-14-3-13-15)    ;(11100101100000110001000000001000) (1057799526) (-444395512) (-1-10-7-12-14-15-15-8)   ;(11100101100100100001000000001100) (1061599532) (-443412468) (-1-10-6-13-14-15-15-4)   ;(11100001101000001001010000000001) (667301519) (-509570047) (-1-14-5-15-6-11-15-15)   ;(11100001100010010111110000100111) (659465565) (-511083481) (-1-14-7-6-8-3-13-9)   ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100100111000000010000) (1061659536) (-443387888) (-1-10-6-13-8-15-150)   ;(11100001101000001001010000000111) (667301525) (-509570041) (-1-14-5-15-6-11-15-9)   ;
;856;(11100001100010010001110000100001) (659405559) (-511108063) (-1-14-7-6-14-3-13-15)    ;(11100101100000110001000000010000) (1057799536) (-444395504) (-1-10-7-12-14-15-150)   ;(11100101100100100001000000010100) (1061599542) (-443412460) (-1-10-6-13-14-15-14-12)   ;(11100001101000001001010000000001) (667301519) (-509570047) (-1-14-5-15-6-11-15-15)   ;(11100001100010010111110000100111) (659465565) (-511083481) (-1-14-7-6-8-3-13-9)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100100111000000011000) (1061659546) (-443387880) (-1-10-6-13-8-15-14-8)   ;(11100001101000001001010000000111) (667301525) (-509570041) (-1-14-5-15-6-11-15-9)   ;
;864;(11100001100010010001110000100001) (659405559) (-511108063) (-1-14-7-6-14-3-13-15)    ;(11100101100000110001000000011000) (1057799546) (-444395496) (-1-10-7-12-14-15-14-8)   ;(11100101100100100001000000011100) (1061599552) (-443412452) (-1-10-6-13-14-15-14-4)   ;(11100001101000001001010000000001) (667301519) (-509570047) (-1-14-5-15-6-11-15-15)   ;(11100001100010010111110000100111) (659465565) (-511083481) (-1-14-7-6-8-3-13-9)   ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000100010000000100000) (757609556) (-494788576) (-1-13-7-13-13-15-140)   ;
;872;(11101010111111111111111111011010) (1794967250) (-352321574) (-1-50000-2-6)    ;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)   ;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)   ;(11100000100010000001000000000010) (559199520) (-527953918) (-1-15-7-7-14-15-15-14)   ;(11100010010000010010000000000001) (737409519) (-499048447) (-1-13-11-14-13-15-15-15)   ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000000001000) (1200000010) (167772168) (A000008)   ;
;880;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)    ;(00001010000000000000000000000010) (1200000002) (167772162) (A000002)   ;(11100011010111000000000000000001) (844189519) (-480509951) (-1-12-10-3-15-15-15-15)   ;(00011000101111011000001111110000) (-1237665536) (415073264) (18BD83F0)   ;(11101010000000000000000000000111) (1717189525) (-369098745) (-1-5-15-15-15-15-15-9)   ;(11100101010100010010000000000001) (1041409519) (-447668223) (-1-10-10-14-13-15-15-15)   ;(11100111110001100010001010000100) (1278610722) (-406445436) (-1-8-3-9-13-13-7-12)   ;(11100001101000000010000000000001) (667209519) (-509599743) (-1-14-5-15-13-15-15-15)   ;
;888;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)    ;(11100101110100100001000000000000) (1081597296) (-439218176) (-1-10-2-13-15000)   ;(11100101110000110001000000000000) (1077797296) (-440201216) (-1-10-3-12-15000)   ;(11100010100000100010000000000001) (757609519) (-494788607) (-1-13-7-13-13-15-15-15)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100101110100100010000000000000) (1081607296) (-439214080) (-1-10-2-13-14000)   ;(11100101110000110010000000000000) (1077807296) (-440197120) (-1-10-3-12-14000)   ;(11101000101111011000001111110000) (1574491276) (-390233104) (-1-7-4-2-7-12-10)   ;
;896;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)    ;(11100101100111110000000000101100) (1064789572) (-442564564) (-1-10-60-15-15-13-4)   ;(11101011111111111111110110010011) (1894966141) (-335544941) (-1-4000-2-6-13)   ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;(11100001101000000001000000000100) (667199522) (-509603836) (-1-14-5-15-14-15-15-12)   ;(11100101100111110000000000100000) (1064789556) (-442564576) (-1-10-60-15-15-140)   ;(11100010100001000100000000000001) (758229519) (-494649343) (-1-13-7-11-11-15-15-15)   ;(11101011111111111111110110001110) (1894966134) (-335544946) (-1-4000-2-7-2)   ;
;904;(11100011010101000000000000000101) (842189523) (-481034235) (-1-12-10-11-15-15-15-11)    ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100101100111110000000000010000) (1064789536) (-442564592) (-1-10-60-15-15-150)   ;(11101011111111111111110110001010) (1894966130) (-335544950) (-1-4000-2-7-6)   ;(11101000101111010100000000010000) (1574429536) (-390250480) (-1-7-4-2-11-15-150)   ;(11101010111111111111110110010111) (1794966145) (-352322153) (-1-5000-2-6-9)   ;(00000000000000000000111001000100) (7104) (3652) (E44)   ;(00000000000000000000111001100000) (7140) (3680) (E60)   ;
;912;(00000000000000000000111001101000) (7150) (3688) (E68)    ;(01110010011000010100110100001010) (-212204532) (1918979338) (72614D0A)   ;(01101111011010000110111101110011) (-710383381) (1869115251) (6F686F73)   ;(00100000001110100011001001100100) (-278536152) (540684900) (203A3264)   ;(01101100011011000110010101001000) (-1009388434) (1819043144) (6C6C6548)   ;(01010111001000000010110001101111) (562542509) (1461726319) (57202C6F)   ;(01100100011011000111001001101111) (-2009379787) (1684828783) (646C726F)   ;(00000000000000000000101000100001) (5041) (2593) (A21)   ;
;920;(01100100001001010010000000101010) (-2031230892) (1680154666) (6425202A)    ;(00000000000010100010101000100000) (2425040) (666144) (A2A20)   ;(00100000001000000010000000100000) (-284947256) (538976288) (20202020)   ;(00100000001000000010000000100000) (-284947256) (538976288) (20202020)   ;(00100000001000000010000000100000) (-284947256) (538976288) (20202020)   ;(00100000001000000010000000100000) (-284947256) (538976288) (20202020)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01101100011101010110111000101000) (-1007183894) (1819635240) (6C756E28)   ;
;928;(01000001000000000010100101101100) (-2047459094) (1090529644) (4100296C)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X13_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+-----------------------------+--------------------------+
; Other Routing Resource Type ; Usage                    ;
+-----------------------------+--------------------------+
; Block interconnects         ; 10,334 / 71,559 ( 14 % ) ;
; C16 interconnects           ; 99 / 2,597 ( 4 % )       ;
; C4 interconnects            ; 5,833 / 46,848 ( 12 % )  ;
; Direct links                ; 1,153 / 71,559 ( 2 % )   ;
; Global clocks               ; 5 / 20 ( 25 % )          ;
; Local interconnects         ; 3,665 / 24,624 ( 15 % )  ;
; R24 interconnects           ; 168 / 2,496 ( 7 % )      ;
; R4 interconnects            ; 6,632 / 62,424 ( 11 % )  ;
+-----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.53) ; Number of LABs  (Total = 546) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 24                            ;
; 3                                           ; 15                            ;
; 4                                           ; 8                             ;
; 5                                           ; 22                            ;
; 6                                           ; 11                            ;
; 7                                           ; 5                             ;
; 8                                           ; 5                             ;
; 9                                           ; 5                             ;
; 10                                          ; 18                            ;
; 11                                          ; 12                            ;
; 12                                          ; 21                            ;
; 13                                          ; 31                            ;
; 14                                          ; 29                            ;
; 15                                          ; 77                            ;
; 16                                          ; 242                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.58) ; Number of LABs  (Total = 546) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 75                            ;
; 1 Clock                            ; 389                           ;
; 1 Clock enable                     ; 175                           ;
; 1 Sync. clear                      ; 29                            ;
; 1 Sync. load                       ; 30                            ;
; 2 Clock enables                    ; 114                           ;
; 2 Clocks                           ; 53                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.43) ; Number of LABs  (Total = 546) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 10                            ;
; 2                                            ; 13                            ;
; 3                                            ; 14                            ;
; 4                                            ; 12                            ;
; 5                                            ; 5                             ;
; 6                                            ; 13                            ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 8                             ;
; 10                                           ; 16                            ;
; 11                                           ; 8                             ;
; 12                                           ; 13                            ;
; 13                                           ; 9                             ;
; 14                                           ; 10                            ;
; 15                                           ; 19                            ;
; 16                                           ; 60                            ;
; 17                                           ; 19                            ;
; 18                                           ; 26                            ;
; 19                                           ; 23                            ;
; 20                                           ; 30                            ;
; 21                                           ; 26                            ;
; 22                                           ; 20                            ;
; 23                                           ; 16                            ;
; 24                                           ; 18                            ;
; 25                                           ; 19                            ;
; 26                                           ; 29                            ;
; 27                                           ; 24                            ;
; 28                                           ; 24                            ;
; 29                                           ; 12                            ;
; 30                                           ; 10                            ;
; 31                                           ; 6                             ;
; 32                                           ; 25                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.40) ; Number of LABs  (Total = 546) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 56                            ;
; 2                                               ; 56                            ;
; 3                                               ; 43                            ;
; 4                                               ; 40                            ;
; 5                                               ; 30                            ;
; 6                                               ; 31                            ;
; 7                                               ; 41                            ;
; 8                                               ; 55                            ;
; 9                                               ; 23                            ;
; 10                                              ; 31                            ;
; 11                                              ; 19                            ;
; 12                                              ; 23                            ;
; 13                                              ; 23                            ;
; 14                                              ; 21                            ;
; 15                                              ; 9                             ;
; 16                                              ; 30                            ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 2                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
; 31                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.30) ; Number of LABs  (Total = 546) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 32                            ;
; 3                                            ; 31                            ;
; 4                                            ; 14                            ;
; 5                                            ; 14                            ;
; 6                                            ; 11                            ;
; 7                                            ; 18                            ;
; 8                                            ; 20                            ;
; 9                                            ; 17                            ;
; 10                                           ; 30                            ;
; 11                                           ; 17                            ;
; 12                                           ; 19                            ;
; 13                                           ; 30                            ;
; 14                                           ; 11                            ;
; 15                                           ; 15                            ;
; 16                                           ; 19                            ;
; 17                                           ; 12                            ;
; 18                                           ; 16                            ;
; 19                                           ; 16                            ;
; 20                                           ; 31                            ;
; 21                                           ; 16                            ;
; 22                                           ; 28                            ;
; 23                                           ; 23                            ;
; 24                                           ; 10                            ;
; 25                                           ; 12                            ;
; 26                                           ; 11                            ;
; 27                                           ; 10                            ;
; 28                                           ; 6                             ;
; 29                                           ; 13                            ;
; 30                                           ; 7                             ;
; 31                                           ; 11                            ;
; 32                                           ; 8                             ;
; 33                                           ; 12                            ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 45           ; 0            ; 45           ; 0            ; 0            ; 53        ; 45           ; 0            ; 53        ; 53        ; 0            ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 53        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 8            ; 53           ; 8            ; 53           ; 53           ; 0         ; 8            ; 53           ; 0         ; 0         ; 53           ; 53           ; 53           ; 53           ; 33           ; 53           ; 53           ; 33           ; 53           ; 53           ; 53           ; 53           ; 53           ; 53           ; 53           ; 53           ; 53           ; 0         ; 53           ; 53           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sys_clk_o           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_clk_o           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ras_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cas_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_we_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cs_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cke             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_uart0_rts         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_uart0_rx          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_uart0_cts         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; brd_n_rst           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; brd_clk_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_uart0_tx          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "msystem"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 49 total pins
    Info (169086): Pin sys_clk_o not assigned to an exact location on the device
    Info (169086): Pin mem_clk_o not assigned to an exact location on the device
    Info (169086): Pin i_uart0_rts not assigned to an exact location on the device
    Info (169086): Pin o_uart0_cts not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'msystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: brd_clk_p was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0
Info (176353): Automatically promoted node my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node my_clocks_resets:u_clk_r|o_sys_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node my_clocks_resets:u_clk_r|o_system_ready
        Info (176357): Destination node avalon_to_wb_bridge:A2WB_data|read_access
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o
        Info (176357): Destination node avalon_to_wb_bridge:A2WB_instr|read_access
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|first_req
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb
        Info (176357): Destination node arm4u_cpu:ARM4U|cache:c|r_address[8]~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15064): PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "mem_clk_o~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdr_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "i_spi0_int"
    Warning (15710): Ignored I/O standard assignment to node "i_spi0_miso"
    Warning (15710): Ignored I/O standard assignment to node "i_spi1_miso"
    Warning (15710): Ignored I/O standard assignment to node "led3"
    Warning (15710): Ignored I/O standard assignment to node "led4"
    Warning (15710): Ignored I/O standard assignment to node "led5"
    Warning (15710): Ignored I/O standard assignment to node "led6"
    Warning (15710): Ignored I/O standard assignment to node "led7"
    Warning (15710): Ignored I/O standard assignment to node "led8"
    Warning (15710): Ignored I/O standard assignment to node "led9"
    Warning (15710): Ignored I/O standard assignment to node "o_spi0_mosi"
    Warning (15710): Ignored I/O standard assignment to node "o_spi0_sclk"
    Warning (15710): Ignored I/O standard assignment to node "o_spi0_ss"
    Warning (15710): Ignored I/O standard assignment to node "o_spi1_mosi"
    Warning (15710): Ignored I/O standard assignment to node "o_spi1_sclk"
    Warning (15710): Ignored I/O standard assignment to node "o_spi1_ss"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "i_spi0_miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "i_spi1_miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "o_spi0_mosi" is assigned to location or region, but does not exist in design
    Warning (15706): Node "o_spi0_sclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "o_spi0_ss" is assigned to location or region, but does not exist in design
    Warning (15706): Node "o_spi1_mosi" is assigned to location or region, but does not exist in design
    Warning (15706): Node "o_spi1_sclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "o_spi1_ss" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:15
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic replication
Info (128003): Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin i_uart0_rts uses I/O standard 3.3-V LVTTL at T14
    Info (169178): Pin sdr_dq[0] uses I/O standard 3.3-V LVTTL at G2
    Info (169178): Pin sdr_dq[1] uses I/O standard 3.3-V LVTTL at G1
    Info (169178): Pin sdr_dq[2] uses I/O standard 3.3-V LVTTL at L8
    Info (169178): Pin sdr_dq[3] uses I/O standard 3.3-V LVTTL at K5
    Info (169178): Pin sdr_dq[4] uses I/O standard 3.3-V LVTTL at K2
    Info (169178): Pin sdr_dq[5] uses I/O standard 3.3-V LVTTL at J2
    Info (169178): Pin sdr_dq[6] uses I/O standard 3.3-V LVTTL at J1
    Info (169178): Pin sdr_dq[7] uses I/O standard 3.3-V LVTTL at R7
    Info (169178): Pin sdr_dq[8] uses I/O standard 3.3-V LVTTL at T4
    Info (169178): Pin sdr_dq[9] uses I/O standard 3.3-V LVTTL at T2
    Info (169178): Pin sdr_dq[10] uses I/O standard 3.3-V LVTTL at T3
    Info (169178): Pin sdr_dq[11] uses I/O standard 3.3-V LVTTL at R3
    Info (169178): Pin sdr_dq[12] uses I/O standard 3.3-V LVTTL at R5
    Info (169178): Pin sdr_dq[13] uses I/O standard 3.3-V LVTTL at P3
    Info (169178): Pin sdr_dq[14] uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin sdr_dq[15] uses I/O standard 3.3-V LVTTL at K1
    Info (169178): Pin brd_n_rst uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin brd_clk_p uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin i_uart0_tx uses I/O standard 3.3-V LVTTL at N16
Info (144001): Generated suppressed messages file D:/arm4u-soc2/msystem.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 1273 megabytes
    Info: Processing ended: Sun Mar 06 22:43:02 2016
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/arm4u-soc2/msystem.fit.smsg.


