Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 29 11:42:39 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7640_HDMI_Display_timing_summary_routed.rpt -pb OV7640_HDMI_Display_timing_summary_routed.pb -rpx OV7640_HDMI_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7640_HDMI_Display
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3998)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13139)
5. checking no_input_delay (14)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3998)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/r_1mhz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce2/r_1mhz_reg/Q (HIGH)

 There are 3982 register/latch pins with no clock driven by root clock pin: ov7670_pclk_ff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13139)
----------------------------------------------------
 There are 13139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.065        0.000                      0                  551        0.121        0.000                      0                  551        1.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
sys_clk_pin       {0.000 5.000}        10.000          100.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin             5.380        0.000                      0                  126        0.127        0.000                      0                  126        3.000        0.000                       0                   100  
  DCM_TMDS_CLKFX        1.641        0.000                      0                   39        0.224        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       33.763        0.000                      0                  166        0.171        0.000                      0                  166       19.500        0.000                       0                    93  
  clkfb_in                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  sys_clk_pin           2.068        0.000                      0                  204        0.121        0.000                      0                  204  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.065        0.000                      0                   30        0.122        0.000                      0                   30  
sys_clk_pin     MMCM_pix_clock        3.526        0.000                      0                   16        0.182        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.244ns (28.560%)  route 3.112ns (71.440%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.569     8.968    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.092 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.420     9.512    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.124     9.636 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.668    10.305    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X107Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.672    15.460    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X107Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.465    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X107Y70        FDCE (Setup_fdce_C_CE)      -0.205    15.684    U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.244ns (28.560%)  route 3.112ns (71.440%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.569     8.968    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.092 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.420     9.512    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.124     9.636 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.668    10.305    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X107Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.672    15.460    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X107Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.465    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X107Y70        FDCE (Setup_fdce_C_CE)      -0.205    15.684    U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.244ns (27.974%)  route 3.203ns (72.026%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 15.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 f  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.822     9.222    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.346 r  U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_2/O
                         net (fo=8, routed)           0.926    10.272    U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  U_SCCB_intf/U_SCCB/clk_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.396    U_SCCB_intf/U_SCCB/clk_cnt_reg[4]_i_1_n_0
    SLICE_X110Y68        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.676    15.464    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X110Y68        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[4]/C
                         clock pessimism              0.424    15.888    
                         clock uncertainty           -0.035    15.852    
    SLICE_X110Y68        FDCE (Setup_fdce_C_D)        0.029    15.881    U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.881    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.244ns (28.472%)  route 3.125ns (71.528%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 15.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 f  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.822     9.222    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.346 r  U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_2/O
                         net (fo=8, routed)           0.848    10.194    U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I0_O)        0.124    10.318 r  U_SCCB_intf/U_SCCB/clk_cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.318    U_SCCB_intf/U_SCCB/clk_cnt_reg[7]_i_1_n_0
    SLICE_X110Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.675    15.463    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X110Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[7]/C
                         clock pessimism              0.424    15.887    
                         clock uncertainty           -0.035    15.851    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)        0.029    15.880    U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.880    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.244ns (29.857%)  route 2.923ns (70.143%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.569     8.968    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.092 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.420     9.512    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.124     9.636 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.479    10.115    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X106Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.672    15.460    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.465    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X106Y70        FDCE (Setup_fdce_C_CE)      -0.205    15.684    U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.244ns (29.857%)  route 2.923ns (70.143%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.569     8.968    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.092 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.420     9.512    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.124     9.636 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.479    10.115    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X106Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.672    15.460    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.465    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X106Y70        FDCE (Setup_fdce_C_CE)      -0.205    15.684    U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.244ns (29.857%)  route 2.923ns (70.143%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.569     8.968    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.092 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.420     9.512    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_5_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.124     9.636 r  U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.479    10.115    U_SCCB_intf/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X106Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.672    15.460    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.465    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X106Y70        FDCE (Setup_fdce_C_CE)      -0.205    15.684    U_SCCB_intf/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.272ns (28.928%)  route 3.125ns (71.072%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 15.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 f  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.822     9.222    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     9.346 r  U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_2/O
                         net (fo=8, routed)           0.848    10.194    U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X110Y69        LUT5 (Prop_lut5_I4_O)        0.152    10.346 r  U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.346    U_SCCB_intf/U_SCCB/clk_cnt_reg[8]_i_1_n_0
    SLICE_X110Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.675    15.463    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X110Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[8]/C
                         clock pessimism              0.424    15.887    
                         clock uncertainty           -0.035    15.851    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)        0.075    15.926    U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/temp_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.120ns (27.170%)  route 3.002ns (72.830%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 15.459 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.956     9.356    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124     9.480 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_1/O
                         net (fo=24, routed)          0.592    10.071    U_SCCB_intf/U_SCCB/temp_data_next
    SLICE_X106Y71        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.671    15.459    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y71        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[0]/C
                         clock pessimism              0.465    15.924    
                         clock uncertainty           -0.035    15.888    
    SLICE_X106Y71        FDCE (Setup_fdce_C_CE)      -0.205    15.683    U_SCCB_intf/U_SCCB/temp_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/temp_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.120ns (27.170%)  route 3.002ns (72.830%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 15.459 - 10.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.851     5.949    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X108Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518     6.467 r  U_SCCB_intf/U_SCCB/clk_cnt_reg_reg[1]/Q
                         net (fo=9, routed)           1.003     7.469    U_SCCB_intf/U_SCCB/clk_cnt_reg[1]
    SLICE_X108Y69        LUT4 (Prop_lut4_I1_O)        0.150     7.619 f  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7/O
                         net (fo=1, routed)           0.452     8.072    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_7_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I5_O)        0.328     8.400 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4/O
                         net (fo=4, routed)           0.956     9.356    U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_4_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124     9.480 r  U_SCCB_intf/U_SCCB/temp_data_reg[23]_i_1/O
                         net (fo=24, routed)          0.592    10.071    U_SCCB_intf/U_SCCB/temp_data_next
    SLICE_X106Y71        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.671    15.459    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y71        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[1]/C
                         clock pessimism              0.465    15.924    
                         clock uncertainty           -0.035    15.888    
    SLICE_X106Y71        FDCE (Setup_fdce_C_CE)      -0.205    15.683    U_SCCB_intf/U_SCCB/temp_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  5.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.851%)  route 0.222ns (61.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.709    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.141     1.850 r  U_SCCB_intf/U_SCCB/addr_reg_reg[6]/Q
                         net (fo=4, routed)           0.222     2.072    U_SCCB_intf/U_config_rom/ADDRARDADDR[6]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.945    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.274%)  route 0.254ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.709    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X104Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.164     1.873 r  U_SCCB_intf/U_SCCB/addr_reg_reg[2]/Q
                         net (fo=7, routed)           0.254     2.127    U_SCCB_intf/U_config_rom/ADDRARDADDR[2]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.945    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.674%)  route 0.278ns (66.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.600     1.710    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDCE (Prop_fdce_C_Q)         0.141     1.851 r  U_SCCB_intf/U_SCCB/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.278     2.129    U_SCCB_intf/U_config_rom/ADDRARDADDR[4]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.945    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.672%)  route 0.241ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.600     1.710    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDCE (Prop_fdce_C_Q)         0.128     1.838 r  U_SCCB_intf/U_SCCB/addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.241     2.079    U_SCCB_intf/U_config_rom/ADDRARDADDR[3]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.891    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/temp_data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/temp_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.625     1.735    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X107Y71        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDCE (Prop_fdce_C_Q)         0.141     1.876 r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.984    U_SCCB_intf/U_SCCB/in11[12]
    SLICE_X107Y72        LUT4 (Prop_lut4_I3_O)        0.045     2.029 r  U_SCCB_intf/U_SCCB/temp_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.029    U_SCCB_intf/U_SCCB/temp_data_reg[12]_i_1_n_0
    SLICE_X107Y72        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.892     2.259    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X107Y72        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[12]/C
                         clock pessimism             -0.510     1.748    
    SLICE_X107Y72        FDCE (Hold_fdce_C_D)         0.092     1.840    U_SCCB_intf/U_SCCB/temp_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.739%)  route 0.290ns (67.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.600     1.710    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDCE (Prop_fdce_C_Q)         0.141     1.851 r  U_SCCB_intf/U_SCCB/addr_reg_reg[0]/Q
                         net (fo=9, routed)           0.290     2.141    U_SCCB_intf/U_config_rom/ADDRARDADDR[0]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.945    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.709    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.141     1.850 r  U_SCCB_intf/U_SCCB/addr_reg_reg[5]/Q
                         net (fo=5, routed)           0.296     2.146    U_SCCB_intf/U_config_rom/ADDRARDADDR[5]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.945    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.702%)  route 0.304ns (68.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.600     1.710    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y69        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDCE (Prop_fdce_C_Q)         0.141     1.851 r  U_SCCB_intf/U_SCCB/addr_reg_reg[1]/Q
                         net (fo=8, routed)           0.304     2.155    U_SCCB_intf/U_config_rom/ADDRARDADDR[1]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.945    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.452%)  route 0.279ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.709    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X105Y70        FDCE                                         r  U_SCCB_intf/U_SCCB/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.128     1.837 r  U_SCCB_intf/U_SCCB/addr_reg_reg[7]/Q
                         net (fo=3, routed)           0.279     2.116    U_SCCB_intf/U_config_rom/ADDRARDADDR[7]
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.906     2.273    U_SCCB_intf/U_config_rom/clk_IBUF_BUFG
    RAMB18_X5Y28         RAMB18E1                                     r  U_SCCB_intf/U_config_rom/dout_reg/CLKARDCLK
                         clock pessimism             -0.511     1.762    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.891    U_SCCB_intf/U_config_rom/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB/temp_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB/temp_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.625     1.735    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y72        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.128     1.863 r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.107     1.970    U_SCCB_intf/U_SCCB/in11[6]
    SLICE_X106Y72        LUT4 (Prop_lut4_I3_O)        0.104     2.074 r  U_SCCB_intf/U_SCCB/temp_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.074    U_SCCB_intf/U_SCCB/temp_data_reg[6]_i_1_n_0
    SLICE_X106Y72        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.892     2.259    U_SCCB_intf/U_SCCB/clk_IBUF_BUFG
    SLICE_X106Y72        FDCE                                         r  U_SCCB_intf/U_SCCB/temp_data_reg_reg[6]/C
                         clock pessimism             -0.523     1.735    
    SLICE_X106Y72        FDCE (Hold_fdce_C_D)         0.107     1.842    U_SCCB_intf/U_SCCB/temp_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y14     U_BackProjection/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y18     U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y12     U_BackProjection/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y16     U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y16     U_BackProjection/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y18     U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16     U_BackProjection/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y20     U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15     U_BackProjection/U_BPBuffer/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y19     U_BackProjection2/U_BPBuffer/mem_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y69    U_SCCB_intf/U_SCCB/addr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y69    U_SCCB_intf/U_SCCB/addr_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y70    U_SCCB_intf/U_SCCB/addr_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y69    U_SCCB_intf/U_SCCB/addr_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y69    U_SCCB_intf/U_SCCB/addr_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y70    U_SCCB_intf/U_SCCB/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y70    U_SCCB_intf/U_SCCB/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y70    U_SCCB_intf/U_SCCB/addr_reg_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y99     U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y74    U_btn_debounce/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y74    U_btn_debounce/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y74    U_btn_debounce/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y74    U_btn_debounce/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y83    ov7670_pclk_f_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y83    ov7670_pclk_ff_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y57    U_OV7670_Clk_Gen/p_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 f  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     7.125    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT4 (Prop_lut4_I0_O)        0.124     7.249 r  U_HDMI_TX_TOP/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     7.883    U_HDMI_TX_TOP/TMDS_mod10[3]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
                         clock pessimism              0.503    10.018    
                         clock uncertainty           -0.065     9.953    
    SLICE_X89Y104        FDRE (Setup_fdre_C_R)       -0.429     9.524    U_HDMI_TX_TOP/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 f  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     7.125    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT4 (Prop_lut4_I0_O)        0.124     7.249 r  U_HDMI_TX_TOP/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     7.883    U_HDMI_TX_TOP/TMDS_mod10[3]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[1]/C
                         clock pessimism              0.503    10.018    
                         clock uncertainty           -0.065     9.953    
    SLICE_X89Y104        FDRE (Setup_fdre_C_R)       -0.429     9.524    U_HDMI_TX_TOP/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 f  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     7.125    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT4 (Prop_lut4_I0_O)        0.124     7.249 r  U_HDMI_TX_TOP/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     7.883    U_HDMI_TX_TOP/TMDS_mod10[3]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                         clock pessimism              0.503    10.018    
                         clock uncertainty           -0.065     9.953    
    SLICE_X89Y104        FDRE (Setup_fdre_C_R)       -0.429     9.524    U_HDMI_TX_TOP/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 f  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     7.125    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT4 (Prop_lut4_I0_O)        0.124     7.249 r  U_HDMI_TX_TOP/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     7.883    U_HDMI_TX_TOP/TMDS_mod10[3]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[3]/C
                         clock pessimism              0.503    10.018    
                         clock uncertainty           -0.065     9.953    
    SLICE_X89Y104        FDRE (Setup_fdre_C_R)       -0.429     9.524    U_HDMI_TX_TOP/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.984%)  route 1.354ns (70.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.354     7.828    U_HDMI_TX_TOP/encode_B/TMDS_shift_load
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.124     7.952 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.952    U_HDMI_TX_TOP/encode_B_n_10
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.441     9.957    
                         clock uncertainty           -0.065     9.892    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.029     9.921    U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.608ns (30.983%)  route 1.354ns (69.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.354     7.828    U_HDMI_TX_TOP/encode_B/TMDS_shift_load
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.152     7.980 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.980    U_HDMI_TX_TOP/encode_B_n_9
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.441     9.957    
                         clock uncertainty           -0.065     9.892    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.075     9.967    U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.580ns (33.030%)  route 1.176ns (66.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 f  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     7.125    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT4 (Prop_lut4_I0_O)        0.124     7.249 r  U_HDMI_TX_TOP/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.525     7.774    U_HDMI_TX_TOP/TMDS_mod10[3]_i_1_n_0
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                         clock pessimism              0.478     9.993    
                         clock uncertainty           -0.065     9.928    
    SLICE_X87Y104        FDRE (Setup_fdre_C_D)       -0.058     9.870    U_HDMI_TX_TOP/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.580ns (33.046%)  route 1.175ns (66.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.175     7.649    U_HDMI_TX_TOP/encode_R/TMDS_shift_load
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.124     7.773 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.773    U_HDMI_TX_TOP/encode_R_n_1
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.441     9.957    
                         clock uncertainty           -0.065     9.892    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.032     9.924    U_HDMI_TX_TOP/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.605ns (33.986%)  route 1.175ns (66.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.175     7.649    U_HDMI_TX_TOP/encode_R/TMDS_shift_load
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.149     7.798 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.798    U_HDMI_TX_TOP/encode_R_n_0
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.441     9.957    
                         clock uncertainty           -0.065     9.892    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.075     9.967    U_HDMI_TX_TOP/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.420%)  route 1.105ns (65.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.917     6.018    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.105     7.579    U_HDMI_TX_TOP/encode_B/TMDS_shift_load
    SLICE_X85Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.703 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.703    U_HDMI_TX_TOP/encode_B_n_4
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.441     9.957    
                         clock uncertainty           -0.065     9.892    
    SLICE_X85Y102        FDRE (Setup_fdre_C_D)        0.029     9.921    U_HDMI_TX_TOP/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  2.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.034%)  route 0.142ns (42.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.142     2.063    U_HDMI_TX_TOP/encode_R/TMDS_shift_red_reg[8][1]
    SLICE_X87Y104        LUT3 (Prop_lut3_I2_O)        0.048     2.111 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.111    U_HDMI_TX_TOP/encode_R_n_8
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.107     1.886    U_HDMI_TX_TOP/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.990%)  route 0.156ns (45.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156     2.076    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.049     2.125 r  U_HDMI_TX_TOP/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     2.125    U_HDMI_TX_TOP/TMDS_mod10[3]_i_2_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X89Y104        FDRE (Hold_fdre_C_D)         0.107     1.886    U_HDMI_TX_TOP/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.315%)  route 0.159ns (45.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.668     1.780    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.141     1.921 r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.159     2.080    U_HDMI_TX_TOP/encode_B/Q[1]
    SLICE_X84Y101        LUT3 (Prop_lut3_I2_O)        0.048     2.128 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    U_HDMI_TX_TOP/encode_B_n_9
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.529     1.780    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.107     1.887    U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156     2.076    U_HDMI_TX_TOP/TMDS_mod10[2]
    SLICE_X89Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.121 r  U_HDMI_TX_TOP/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     2.121    U_HDMI_TX_TOP/TMDS_mod10[2]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X89Y104        FDRE (Hold_fdre_C_D)         0.092     1.871    U_HDMI_TX_TOP/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178     2.099    U_HDMI_TX_TOP/TMDS_mod10[0]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.042     2.141 r  U_HDMI_TX_TOP/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     2.141    U_HDMI_TX_TOP/TMDS_mod10[1]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[1]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X89Y104        FDRE (Hold_fdre_C_D)         0.107     1.886    U_HDMI_TX_TOP/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.949%)  route 0.183ns (50.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.183     2.104    U_HDMI_TX_TOP/encode_R/TMDS_shift_load
    SLICE_X87Y104        LUT3 (Prop_lut3_I1_O)        0.042     2.146 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.146    U_HDMI_TX_TOP/encode_R_n_4
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.107     1.886    U_HDMI_TX_TOP/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.192ns (48.495%)  route 0.204ns (51.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.204     2.124    U_HDMI_TX_TOP/encode_G/Q[5]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.051     2.175 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.175    U_HDMI_TX_TOP/encode_G_n_5
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.513     1.795    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.107     1.902    U_HDMI_TX_TOP/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 f  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178     2.099    U_HDMI_TX_TOP/TMDS_mod10[0]
    SLICE_X89Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.144 r  U_HDMI_TX_TOP/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000     2.144    U_HDMI_TX_TOP/TMDS_mod10[0]_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X89Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X89Y104        FDRE (Hold_fdre_C_D)         0.091     1.870    U_HDMI_TX_TOP/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.836%)  route 0.191ns (50.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.191     2.112    U_HDMI_TX_TOP/encode_R/TMDS_shift_load
    SLICE_X87Y104        LUT3 (Prop_lut3_I1_O)        0.049     2.161 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.161    U_HDMI_TX_TOP/encode_R_n_6
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.530     1.779    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.107     1.886    U_HDMI_TX_TOP/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.667     1.779    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.195     2.116    U_HDMI_TX_TOP/encode_G/Q[7]
    SLICE_X83Y103        LUT3 (Prop_lut3_I2_O)        0.045     2.161 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.161    U_HDMI_TX_TOP/encode_G_n_3
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.529     1.779    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.107     1.886    U_HDMI_TX_TOP/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    U_HDMI_TX_TOP/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X89Y104    U_HDMI_TX_TOP/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y101    U_HDMI_TX_TOP/TMDS_shift_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y104    U_HDMI_TX_TOP/TMDS_shift_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y104    U_HDMI_TX_TOP/TMDS_shift_green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y104    U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y104    U_HDMI_TX_TOP/TMDS_shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y104    U_HDMI_TX_TOP/TMDS_shift_green_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y104    U_HDMI_TX_TOP/TMDS_shift_green_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X83Y103    U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X83Y103    U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X83Y103    U_HDMI_TX_TOP/TMDS_shift_green_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X83Y103    U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       33.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.763ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.773ns (13.689%)  route 4.874ns (86.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          2.279    11.461    U_HDMI_TX_TOP/encode_B/balance_acc_reg[3]_0
    SLICE_X82Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X82Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.323    45.839    
                         clock uncertainty           -0.091    45.748    
    SLICE_X82Y101        FDRE (Setup_fdre_C_R)       -0.524    45.224    U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.224    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 33.763    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.773ns (14.040%)  route 4.733ns (85.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          2.138    11.319    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X82Y103        FDSE (Setup_fdse_C_S)       -0.524    45.223    U_HDMI_TX_TOP/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/TMDS_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.773ns (14.040%)  route 4.733ns (85.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          2.138    11.319    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X82Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X82Y103        FDRE (Setup_fdre_C_R)       -0.524    45.223    U_HDMI_TX_TOP/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.773ns (14.040%)  route 4.733ns (85.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          2.138    11.319    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X82Y103        FDSE (Setup_fdse_C_S)       -0.524    45.223    U_HDMI_TX_TOP/encode_G/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             34.193ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.773ns (14.820%)  route 4.443ns (85.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          1.848    11.030    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X82Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X82Y104        FDRE (Setup_fdre_C_R)       -0.524    45.223    U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 34.193    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.773ns (14.820%)  route 4.443ns (85.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          1.848    11.030    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X83Y104        FDRE (Setup_fdre_C_R)       -0.429    45.318    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.318    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/balance_acc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.773ns (14.820%)  route 4.443ns (85.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          1.848    11.030    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X83Y104        FDRE (Setup_fdre_C_R)       -0.429    45.318    U_HDMI_TX_TOP/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.318    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/balance_acc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.773ns (14.820%)  route 4.443ns (85.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          1.848    11.030    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X83Y104        FDRE (Setup_fdre_C_R)       -0.429    45.318    U_HDMI_TX_TOP/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         45.318    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/TMDS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.773ns (15.302%)  route 4.279ns (84.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          1.684    10.865    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X84Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X84Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X84Y103        FDRE (Setup_fdre_C_R)       -0.429    45.318    U_HDMI_TX_TOP/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.318    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 34.452    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/TMDS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.773ns (15.302%)  route 4.279ns (84.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 45.514 - 40.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.713     5.814    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.478     6.292 f  U_HDMI_TX_TOP/DrawArea_reg/Q
                         net (fo=33, routed)          2.595     8.887    U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]_0
    SLICE_X90Y99         LUT1 (Prop_lut1_I0_O)        0.295     9.182 r  U_HDMI_TX_TOP/encode_G/balance_acc[3]_i_1/O
                         net (fo=29, routed)          1.684    10.865    U_HDMI_TX_TOP/encode_G/DrawArea_reg
    SLICE_X84Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.723    45.514    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X84Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.323    45.838    
                         clock uncertainty           -0.091    45.747    
    SLICE_X84Y103        FDRE (Setup_fdre_C_R)       -0.429    45.318    U_HDMI_TX_TOP/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.318    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 34.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/y_pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/y_pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.591%)  route 0.089ns (32.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X84Y81         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/y_pixel_reg[2]/Q
                         net (fo=15, routed)          0.089     1.920    U_HDMI_TX_TOP/y_pixel_reg[2]_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.965 r  U_HDMI_TX_TOP/y_pixel[6]_i_1/O
                         net (fo=2, routed)           0.000     1.965    U_HDMI_TX_TOP/y_pixel[6]_i_1_n_0
    SLICE_X85Y81         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.845     2.214    U_HDMI_TX_TOP/rclk
    SLICE_X85Y81         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[6]/C
                         clock pessimism             -0.510     1.703    
    SLICE_X85Y81         FDRE (Hold_fdre_C_D)         0.091     1.794    U_HDMI_TX_TOP/y_pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X83Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[0]/Q
                         net (fo=5, routed)           0.120     2.041    U_HDMI_TX_TOP/encode_G/balance_acc[0]
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  U_HDMI_TX_TOP/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.086    U_HDMI_TX_TOP/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X82Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.940     2.309    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y104        FDRE                                         r  U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]/C
                         clock pessimism             -0.516     1.792    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.120     1.912    U_HDMI_TX_TOP/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/y_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.480%)  route 0.131ns (38.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.576     1.688    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.164     1.852 r  U_HDMI_TX_TOP/y_pixel_reg[3]/Q
                         net (fo=14, routed)          0.131     1.983    U_HDMI_TX_TOP/y_pixel_reg[3]_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.028 r  U_HDMI_TX_TOP/vSync_i_1/O
                         net (fo=1, routed)           0.000     2.028    U_HDMI_TX_TOP/vSync0
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.845     2.214    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/vSync_reg/C
                         clock pessimism             -0.510     1.703    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.121     1.824    U_HDMI_TX_TOP/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/x_pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.395%)  route 0.149ns (41.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X86Y81         FDRE                                         r  U_HDMI_TX_TOP/x_pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.164     1.854 r  U_HDMI_TX_TOP/x_pixel_reg[9]/Q
                         net (fo=14, routed)          0.149     2.003    U_HDMI_TX_TOP/x_pixel[9]
    SLICE_X86Y80         LUT6 (Prop_lut6_I1_O)        0.045     2.048 r  U_HDMI_TX_TOP/hSync_i_1/O
                         net (fo=1, routed)           0.000     2.048    U_HDMI_TX_TOP/hSync0
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.845     2.214    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/hSync_reg/C
                         clock pessimism             -0.510     1.703    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.120     1.823    U_HDMI_TX_TOP/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_B/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.668     1.780    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X85Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141     1.921 r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[0]/Q
                         net (fo=5, routed)           0.148     2.070    U_HDMI_TX_TOP/encode_B/balance_acc[0]
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  U_HDMI_TX_TOP/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.115    U_HDMI_TX_TOP/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X85Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.941     2.310    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X85Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[1]/C
                         clock pessimism             -0.529     1.780    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.092     1.872    U_HDMI_TX_TOP/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_B/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.668     1.780    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X85Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141     1.921 r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[0]/Q
                         net (fo=5, routed)           0.195     2.117    U_HDMI_TX_TOP/encode_B/balance_acc[0]
    SLICE_X82Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.162 r  U_HDMI_TX_TOP/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.162    U_HDMI_TX_TOP/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X82Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.941     2.310    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X82Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]/C
                         clock pessimism             -0.513     1.796    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.120     1.916    U_HDMI_TX_TOP/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/y_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/y_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.576     1.688    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.164     1.852 r  U_HDMI_TX_TOP/y_pixel_reg[3]/Q
                         net (fo=14, routed)          0.164     2.016    U_HDMI_TX_TOP/y_pixel_reg[3]_0
    SLICE_X86Y79         LUT4 (Prop_lut4_I3_O)        0.045     2.061 r  U_HDMI_TX_TOP/y_pixel[3]_i_1/O
                         net (fo=2, routed)           0.000     2.061    U_HDMI_TX_TOP/y_pixel[3]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.844     2.213    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/y_pixel_reg[3]/C
                         clock pessimism             -0.524     1.688    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.121     1.809    U_HDMI_TX_TOP/y_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/red_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_R/TMDS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.804%)  route 0.203ns (52.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.668     1.780    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDSE (Prop_fdse_C_Q)         0.141     1.921 f  U_HDMI_TX_TOP/red_reg[2]/Q
                         net (fo=15, routed)          0.203     2.125    U_HDMI_TX_TOP/encode_R/Q[2]
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.045     2.170 r  U_HDMI_TX_TOP/encode_R/TMDS[8]_i_1/O
                         net (fo=1, routed)           0.000     2.170    U_HDMI_TX_TOP/encode_R/TMDS0[8]
    SLICE_X86Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_R/TMDS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.942     2.311    U_HDMI_TX_TOP/encode_R/CLK
    SLICE_X86Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_R/TMDS_reg[8]/C
                         clock pessimism             -0.514     1.796    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.120     1.916    U_HDMI_TX_TOP/encode_R/TMDS_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.207ns (27.037%)  route 0.559ns (72.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.577     1.689    U_HDMI_TX_TOP/rclk
    SLICE_X86Y80         FDRE                                         r  U_HDMI_TX_TOP/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.164     1.853 r  U_HDMI_TX_TOP/hSync_reg/Q
                         net (fo=10, routed)          0.559     2.412    U_HDMI_TX_TOP/encode_B/CD[0]
    SLICE_X86Y102        LUT4 (Prop_lut4_I2_O)        0.043     2.455 r  U_HDMI_TX_TOP/encode_B/TMDS[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.455    U_HDMI_TX_TOP/encode_B/TMDS[9]_i_1__1_n_0
    SLICE_X86Y102        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.942     2.311    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X86Y102        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[9]/C
                         clock pessimism             -0.261     2.049    
    SLICE_X86Y102        FDRE (Hold_fdre_C_D)         0.131     2.180    U_HDMI_TX_TOP/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/x_pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/x_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.575     1.687    U_HDMI_TX_TOP/rclk
    SLICE_X86Y78         FDRE                                         r  U_HDMI_TX_TOP/x_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.164     1.851 f  U_HDMI_TX_TOP/x_pixel_reg[0]/Q
                         net (fo=15, routed)          0.187     2.039    U_HDMI_TX_TOP/x_pixel[0]
    SLICE_X86Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.084 r  U_HDMI_TX_TOP/x_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     2.084    U_HDMI_TX_TOP/x_pixel[0]_i_1_n_0
    SLICE_X86Y78         FDRE                                         r  U_HDMI_TX_TOP/x_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.843     2.212    U_HDMI_TX_TOP/rclk
    SLICE_X86Y78         FDRE                                         r  U_HDMI_TX_TOP/x_pixel_reg[0]/C
                         clock pessimism             -0.524     1.687    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.120     1.807    U_HDMI_TX_TOP/x_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    U_HDMI_TX_TOP/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y80     U_HDMI_TX_TOP/DrawArea_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y102    U_HDMI_TX_TOP/encode_B/TMDS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y100    U_HDMI_TX_TOP/encode_B/TMDS_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y100    U_HDMI_TX_TOP/encode_B/TMDS_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y102    U_HDMI_TX_TOP/encode_B/TMDS_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X90Y101    U_HDMI_TX_TOP/green_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X90Y101    U_HDMI_TX_TOP/green_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X90Y101    U_HDMI_TX_TOP/green_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X90Y101    U_HDMI_TX_TOP/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y80     U_HDMI_TX_TOP/DrawArea_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y102    U_HDMI_TX_TOP/encode_B/TMDS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y100    U_HDMI_TX_TOP/encode_B/TMDS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y80     U_HDMI_TX_TOP/DrawArea_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y80     U_HDMI_TX_TOP/DrawArea_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y102    U_HDMI_TX_TOP/encode_B/TMDS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y101    U_HDMI_TX_TOP/encode_B/TMDS_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y100    U_HDMI_TX_TOP/encode_B/TMDS_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y100    U_HDMI_TX_TOP/encode_B/TMDS_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y102    U_HDMI_TX_TOP/encode_B/TMDS_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y102    U_HDMI_TX_TOP/encode_B/TMDS_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U_HDMI_TX_TOP/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 2.777ns (39.976%)  route 4.170ns (60.024%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           1.487    12.759    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X5Y16         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.641    15.430    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.309    15.739    
                         clock uncertainty           -0.190    15.549    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    14.827    U_BackProjection2/U_BPBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.777ns (40.348%)  route 4.106ns (59.652%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 15.435 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           1.423    12.695    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X5Y17         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.646    15.435    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_1/CLKBWRCLK
                         clock pessimism              0.309    15.744    
                         clock uncertainty           -0.190    15.554    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    14.832    U_BackProjection2/U_BPBuffer/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.777ns (40.299%)  route 4.114ns (59.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           1.431    12.704    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X5Y21         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.826    15.614    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y21         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_3/CLKBWRCLK
                         clock pessimism              0.309    15.923    
                         clock uncertainty           -0.190    15.734    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    15.012    U_BackProjection2/U_BPBuffer/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.777ns (41.474%)  route 3.919ns (58.526%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 15.439 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           1.236    12.509    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X5Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.650    15.439    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.309    15.748    
                         clock uncertainty           -0.190    15.558    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    14.836    U_BackProjection2/U_BPBuffer/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.774ns (41.007%)  route 3.991ns (58.993%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 f  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT3 (Prop_lut3_I1_O)        0.329    11.269 r  U_HDMI_TX_TOP/mem_reg_1_8__0_i_2/O
                         net (fo=4, routed)           1.308    12.578    U_BackProjection2/U_BPBuffer/mem_reg_1_11__0_1
    RAMB36_X5Y22         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.823    15.611    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.309    15.920    
                         clock uncertainty           -0.190    15.731    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    15.064    U_BackProjection2/U_BPBuffer/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 2.777ns (41.418%)  route 3.928ns (58.582%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 15.615 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           1.245    12.518    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X5Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.827    15.615    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.309    15.924    
                         clock uncertainty           -0.190    15.735    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    15.013    U_BackProjection2/U_BPBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 2.777ns (42.702%)  route 3.726ns (57.298%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 15.440 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           1.044    12.316    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X5Y19         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.651    15.440    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y19         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_2/CLKBWRCLK
                         clock pessimism              0.309    15.749    
                         clock uncertainty           -0.190    15.559    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    14.837    U_BackProjection2/U_BPBuffer/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 2.777ns (43.564%)  route 3.598ns (56.436%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 15.435 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[1]
                         net (fo=2, routed)           1.241    10.940    U_HDMI_TX_TOP/rAddr0[15]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.332    11.272 r  U_HDMI_TX_TOP/mem_reg_0_0_i_3/O
                         net (fo=9, routed)           0.915    12.187    U_BackProjection2/U_BPBuffer/rAddr[15]
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.646    15.435    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.309    15.744    
                         clock uncertainty           -0.190    15.554    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.722    14.832    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 2.624ns (40.539%)  route 3.849ns (59.461%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.588 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[0]
                         net (fo=1, routed)           0.641    10.229    U_HDMI_TX_TOP/rAddr0[14]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.291    10.520 r  U_HDMI_TX_TOP/mem_reg_0_0_i_4/O
                         net (fo=12, routed)          1.765    12.286    U_BackProjection2/U_BPBuffer/rAddr[14]
    RAMB36_X5Y22         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.823    15.611    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.309    15.920    
                         clock uncertainty           -0.190    15.731    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.770    14.961    U_BackProjection2/U_BPBuffer/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_11__0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.624ns (40.617%)  route 3.836ns (59.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 15.607 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.712     5.813    U_HDMI_TX_TOP/rclk
    SLICE_X86Y79         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  U_HDMI_TX_TOP/rAddr0[-1111111108]__0/Q
                         net (fo=3, routed)           0.853     7.184    U_HDMI_TX_TOP/rAddr0[-1111111108]__0_n_0
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  U_HDMI_TX_TOP/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     7.308    U_HDMI_TX_TOP/mem_reg_0_0_i_26_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.706 r  U_HDMI_TX_TOP/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.706    U_HDMI_TX_TOP/mem_reg_0_0_i_21_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.928 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_4/O[0]
                         net (fo=1, routed)           0.589     8.517    U_HDMI_TX_TOP/rAddr1[11]
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.366 r  U_HDMI_TX_TOP/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_HDMI_TX_TOP/mem_reg_0_0_i_19_n_0
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.588 r  U_HDMI_TX_TOP/mem_reg_mux_sel__10_i_2/O[0]
                         net (fo=1, routed)           0.641    10.229    U_HDMI_TX_TOP/rAddr0[14]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.291    10.520 r  U_HDMI_TX_TOP/mem_reg_0_0_i_4/O
                         net (fo=12, routed)          1.753    12.273    U_BackProjection2/U_BPBuffer/rAddr[14]
    RAMB36_X4Y22         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_11__0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.819    15.607    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y22         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.309    15.916    
                         clock uncertainty           -0.190    15.727    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.770    14.957    U_BackProjection2/U_BPBuffer/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  2.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.366%)  route 0.646ns (77.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111111]/Q
                         net (fo=1, routed)           0.195     2.026    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111111]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.071 r  U_HDMI_TX_TOP/mem_reg_0_0_i_18/O
                         net (fo=12, routed)          0.450     2.522    U_BackProjection2/U_BPBuffer/rAddr[0]
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.917     2.284    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.256     2.028    
                         clock uncertainty            0.190     2.218    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.401    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.184ns (23.000%)  route 0.616ns (77.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111107]/Q
                         net (fo=1, routed)           0.158     1.989    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111107]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.043     2.032 r  U_HDMI_TX_TOP/mem_reg_0_0_i_14/O
                         net (fo=12, routed)          0.458     2.490    U_BackProjection2/U_BPBuffer/rAddr[4]
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.917     2.284    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.256     2.028    
                         clock uncertainty            0.190     2.218    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.116     2.334    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.505%)  route 0.721ns (79.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111110]/Q
                         net (fo=1, routed)           0.213     2.044    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111110]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.089 r  U_HDMI_TX_TOP/mem_reg_0_0_i_17/O
                         net (fo=12, routed)          0.508     2.597    U_BackProjection2/U_BPBuffer/rAddr[1]
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.917     2.284    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.256     2.028    
                         clock uncertainty            0.190     2.218    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.401    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/x_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/is_motor_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.297ns (39.774%)  route 0.450ns (60.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.576     1.688    U_HDMI_TX_TOP/rclk
    SLICE_X87Y79         FDRE                                         r  U_HDMI_TX_TOP/x_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.829 r  U_HDMI_TX_TOP/x_pixel_reg[3]/Q
                         net (fo=14, routed)          0.312     2.141    U_HDMI_TX_TOP/x_pixel[3]
    SLICE_X87Y80         LUT2 (Prop_lut2_I1_O)        0.044     2.185 f  U_HDMI_TX_TOP/is_motor_area_i_5/O
                         net (fo=1, routed)           0.138     2.323    U_HDMI_TX_TOP/is_motor_area_i_5_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.112     2.435 r  U_HDMI_TX_TOP/is_motor_area_i_1/O
                         net (fo=1, routed)           0.000     2.435    U_HDMI_TX_TOP/is_motor_area0
    SLICE_X87Y80         FDRE                                         r  U_HDMI_TX_TOP/is_motor_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.843     2.210    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  U_HDMI_TX_TOP/is_motor_area_reg/C
                         clock pessimism             -0.256     1.953    
                         clock uncertainty            0.190     2.143    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.092     2.235    U_HDMI_TX_TOP/is_motor_area_reg
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.838%)  route 0.752ns (80.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111111]/Q
                         net (fo=1, routed)           0.195     2.026    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111111]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.071 r  U_HDMI_TX_TOP/mem_reg_0_0_i_18/O
                         net (fo=12, routed)          0.556     2.628    U_BackProjection2/U_BPBuffer/rAddr[0]
    RAMB36_X4Y19         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.918     2.285    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.256     2.029    
                         clock uncertainty            0.190     2.219    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.402    U_BackProjection2/U_BPBuffer/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_9__0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.823%)  route 0.858ns (82.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111111]/Q
                         net (fo=1, routed)           0.195     2.026    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111111]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.071 r  U_HDMI_TX_TOP/mem_reg_0_0_i_18/O
                         net (fo=12, routed)          0.662     2.734    U_BackProjection2/U_BPBuffer/rAddr[0]
    RAMB36_X4Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_9__0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.005     2.372    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism             -0.256     2.116    
                         clock uncertainty            0.190     2.306    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.489    U_BackProjection2/U_BPBuffer/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.184ns (20.309%)  route 0.722ns (79.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111107]/Q
                         net (fo=1, routed)           0.158     1.989    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111107]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.043     2.032 r  U_HDMI_TX_TOP/mem_reg_0_0_i_14/O
                         net (fo=12, routed)          0.564     2.596    U_BackProjection2/U_BPBuffer/rAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.918     2.285    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.256     2.029    
                         clock uncertainty            0.190     2.219    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.116     2.335    U_BackProjection2/U_BPBuffer/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_9__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.184ns (18.182%)  route 0.828ns (81.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X87Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  U_HDMI_TX_TOP/rAddr0[-1111111107]/Q
                         net (fo=1, routed)           0.158     1.989    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111107]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.043     2.032 r  U_HDMI_TX_TOP/mem_reg_0_0_i_14/O
                         net (fo=12, routed)          0.670     2.702    U_BackProjection2/U_BPBuffer/rAddr[4]
    RAMB36_X4Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_9__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.005     2.372    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism             -0.256     2.116    
                         clock uncertainty            0.190     2.306    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.116     2.422    U_BackProjection2/U_BPBuffer/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111105]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.579     1.691    U_HDMI_TX_TOP/rclk
    SLICE_X88Y82         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  U_HDMI_TX_TOP/rAddr0[-1111111105]/Q
                         net (fo=2, routed)           0.346     2.178    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111105]
    SLICE_X89Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.223 r  U_HDMI_TX_TOP/mem_reg_0_0_i_12/O
                         net (fo=12, routed)          0.459     2.683    U_BackProjection2/U_BPBuffer/rAddr[6]
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.917     2.284    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.256     2.028    
                         clock uncertainty            0.190     2.218    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.401    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/rAddr0[-1111111106]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.208ns (22.329%)  route 0.724ns (77.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.578     1.690    U_HDMI_TX_TOP/rclk
    SLICE_X86Y81         FDRE                                         r  U_HDMI_TX_TOP/rAddr0[-1111111106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.164     1.854 r  U_HDMI_TX_TOP/rAddr0[-1111111106]/Q
                         net (fo=1, routed)           0.222     2.076    U_HDMI_TX_TOP/rAddr0[-_n_0_1111111106]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.044     2.120 r  U_HDMI_TX_TOP/mem_reg_0_0_i_13/O
                         net (fo=12, routed)          0.501     2.622    U_BackProjection2/U_BPBuffer/rAddr[5]
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.917     2.284    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.256     2.028    
                         clock uncertainty            0.190     2.218    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.118     2.336    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.642ns (26.883%)  route 1.746ns (73.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.918     6.019    U_HDMI_TX_TOP/encode_R/CLK
    SLICE_X86Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.518     6.537 r  U_HDMI_TX_TOP/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.746     8.283    U_HDMI_TX_TOP/encode_R/TMDS[8]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.124     8.407 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     8.407    U_HDMI_TX_TOP/encode_R_n_1
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.136     9.651    
                         clock uncertainty           -0.211     9.440    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.032     9.472    U_HDMI_TX_TOP/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.608ns (25.597%)  route 1.767ns (74.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.917     6.018    U_HDMI_TX_TOP/encode_R/CLK
    SLICE_X88Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.767     8.241    U_HDMI_TX_TOP/encode_R/TMDS[3]
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.152     8.393 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     8.393    U_HDMI_TX_TOP/encode_R_n_6
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.136     9.650    
                         clock uncertainty           -0.211     9.439    
    SLICE_X87Y104        FDRE (Setup_fdre_C_D)        0.075     9.514    U_HDMI_TX_TOP/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.809ns (34.112%)  route 1.563ns (65.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.916     6.017    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDSE (Prop_fdse_C_Q)         0.478     6.495 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.563     8.057    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[9]
    SLICE_X83Y103        LUT2 (Prop_lut2_I1_O)        0.331     8.388 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     8.388    U_HDMI_TX_TOP/encode_G_n_1
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.136     9.650    
                         clock uncertainty           -0.211     9.439    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.075     9.514    U_HDMI_TX_TOP/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.608ns (25.955%)  route 1.735ns (74.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.916     6.017    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X84Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.456     6.473 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.735     8.207    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[1]
    SLICE_X84Y104        LUT3 (Prop_lut3_I0_O)        0.152     8.359 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     8.359    U_HDMI_TX_TOP/encode_G_n_9
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.136     9.650    
                         clock uncertainty           -0.211     9.439    
    SLICE_X84Y104        FDRE (Setup_fdre_C_D)        0.075     9.514    U_HDMI_TX_TOP/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.365%)  route 1.707ns (74.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.917     6.018    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X83Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.707     8.180    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[2]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.124     8.304 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.304    U_HDMI_TX_TOP/encode_B_n_8
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.136     9.651    
                         clock uncertainty           -0.211     9.440    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.031     9.471    U_HDMI_TX_TOP/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.575%)  route 1.688ns (74.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.917     6.018    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X84Y100        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.688     8.162    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[4]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.124     8.286 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     8.286    U_HDMI_TX_TOP/encode_B_n_6
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.136     9.651    
                         clock uncertainty           -0.211     9.440    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.031     9.471    U_HDMI_TX_TOP/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.580ns (26.093%)  route 1.643ns (73.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.917     6.018    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X83Y101        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.643     8.117    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[0]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     8.241    U_HDMI_TX_TOP/encode_B_n_10
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.136     9.651    
                         clock uncertainty           -0.211     9.440    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.029     9.469    U_HDMI_TX_TOP/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.080%)  route 1.644ns (73.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.916     6.017    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X85Y104        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDSE (Prop_fdse_C_Q)         0.456     6.473 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.644     8.117    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[2]
    SLICE_X84Y104        LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     8.241    U_HDMI_TX_TOP/encode_G_n_8
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.136     9.650    
                         clock uncertainty           -0.211     9.439    
    SLICE_X84Y104        FDRE (Setup_fdre_C_D)        0.031     9.470    U_HDMI_TX_TOP/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.606ns (26.804%)  route 1.655ns (73.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.917     6.018    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X84Y102        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.456     6.474 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.655     8.129    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[7]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.279 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     8.279    U_HDMI_TX_TOP/encode_B_n_3
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.724     9.515    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.136     9.651    
                         clock uncertainty           -0.211     9.440    
    SLICE_X85Y102        FDRE (Setup_fdre_C_D)        0.075     9.515    U_HDMI_TX_TOP/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.011%)  route 1.571ns (70.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.806     5.904    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     2.111 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.889     4.000    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.101 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.916     6.017    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDSE (Prop_fdse_C_Q)         0.518     6.535 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.571     8.106    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[6]
    SLICE_X83Y103        LUT3 (Prop_lut3_I0_O)        0.124     8.230 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     8.230    U_HDMI_TX_TOP/encode_G_n_4
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     9.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     5.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.725     7.700    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.791 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          1.723     9.514    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.136     9.650    
                         clock uncertainty           -0.211     9.439    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.031     9.470    U_HDMI_TX_TOP/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.185ns (24.226%)  route 0.579ns (75.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_R/CLK
    SLICE_X87Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.579     2.499    U_HDMI_TX_TOP/encode_R/TMDS[1]
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.044     2.543 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.543    U_HDMI_TX_TOP/encode_R_n_8
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.206     2.103    
                         clock uncertainty            0.211     2.315    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.107     2.422    U_HDMI_TX_TOP/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.207ns (27.054%)  route 0.558ns (72.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.164     1.943 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.558     2.502    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[7]
    SLICE_X83Y103        LUT3 (Prop_lut3_I0_O)        0.043     2.545 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.545    U_HDMI_TX_TOP/encode_G_n_3
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.206     2.102    
                         clock uncertainty            0.211     2.314    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.107     2.421    U_HDMI_TX_TOP/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.185ns (23.957%)  route 0.587ns (76.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.668     1.780    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X84Y102        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.141     1.921 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.587     2.509    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[1]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.044     2.553 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.553    U_HDMI_TX_TOP/encode_B_n_9
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y101        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.206     2.103    
                         clock uncertainty            0.211     2.315    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.107     2.422    U_HDMI_TX_TOP/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.227ns (29.216%)  route 0.550ns (70.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_R/CLK
    SLICE_X88Y104        FDSE                                         r  U_HDMI_TX_TOP/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDSE (Prop_fdse_C_Q)         0.128     1.907 r  U_HDMI_TX_TOP/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.550     2.457    U_HDMI_TX_TOP/encode_R/TMDS[4]
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.099     2.556 r  U_HDMI_TX_TOP/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.556    U_HDMI_TX_TOP/encode_R_n_5
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X87Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.206     2.103    
                         clock uncertainty            0.211     2.315    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.092     2.407    U_HDMI_TX_TOP/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.962%)  route 0.590ns (76.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.668     1.780    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X84Y102        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.141     1.921 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.590     2.512    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[8]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.557 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     2.557    U_HDMI_TX_TOP/encode_B_n_2
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.206     2.103    
                         clock uncertainty            0.211     2.315    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.092     2.407    U_HDMI_TX_TOP/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.660%)  route 0.575ns (73.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDSE (Prop_fdse_C_Q)         0.164     1.943 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.575     2.518    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[6]
    SLICE_X83Y103        LUT3 (Prop_lut3_I0_O)        0.045     2.563 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.563    U_HDMI_TX_TOP/encode_G_n_4
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.206     2.102    
                         clock uncertainty            0.211     2.314    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.092     2.406    U_HDMI_TX_TOP/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.245ns (30.487%)  route 0.559ns (69.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X82Y103        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDSE (Prop_fdse_C_Q)         0.148     1.927 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.559     2.486    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[9]
    SLICE_X83Y103        LUT2 (Prop_lut2_I1_O)        0.097     2.583 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     2.583    U_HDMI_TX_TOP/encode_G_n_1
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X83Y103        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.206     2.102    
                         clock uncertainty            0.211     2.314    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.107     2.421    U_HDMI_TX_TOP/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.244ns (30.186%)  route 0.564ns (69.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.668     1.780    U_HDMI_TX_TOP/encode_B/CLK
    SLICE_X86Y102        FDRE                                         r  U_HDMI_TX_TOP/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.148     1.928 r  U_HDMI_TX_TOP/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.564     2.493    U_HDMI_TX_TOP/encode_B/TMDS_reg_n_0_[9]
    SLICE_X85Y102        LUT2 (Prop_lut2_I1_O)        0.096     2.589 r  U_HDMI_TX_TOP/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.589    U_HDMI_TX_TOP/encode_B_n_1
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.941     2.310    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X85Y102        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.206     2.103    
                         clock uncertainty            0.211     2.315    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.107     2.422    U_HDMI_TX_TOP/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.325%)  route 0.611ns (76.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X84Y103        FDRE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.611     2.532    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[0]
    SLICE_X84Y104        LUT3 (Prop_lut3_I0_O)        0.045     2.577 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.577    U_HDMI_TX_TOP/encode_G_n_10
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.206     2.102    
                         clock uncertainty            0.211     2.314    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.091     2.405    U_HDMI_TX_TOP/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.824%)  route 0.629ns (77.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.707    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.557 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.529     1.086    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.667     1.779    U_HDMI_TX_TOP/encode_G/CLK
    SLICE_X85Y104        FDSE                                         r  U_HDMI_TX_TOP/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDSE (Prop_fdse_C_Q)         0.141     1.920 r  U_HDMI_TX_TOP/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.629     2.549    U_HDMI_TX_TOP/encode_G/TMDS_reg_n_0_[2]
    SLICE_X84Y104        LUT3 (Prop_lut3_I0_O)        0.045     2.594 r  U_HDMI_TX_TOP/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.594    U_HDMI_TX_TOP/encode_G_n_8
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_TMDSp/O
                         net (fo=35, routed)          0.940     2.309    U_HDMI_TX_TOP/clk_TMDS
    SLICE_X84Y104        FDRE                                         r  U_HDMI_TX_TOP/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.206     2.102    
                         clock uncertainty            0.211     2.314    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.092     2.406    U_HDMI_TX_TOP/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.890ns  (logic 3.447ns (58.522%)  route 2.443ns (41.478%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.914ns = ( 35.914 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.816    35.914    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.786 r  U_BackProjection2/U_BPBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    38.852    U_BackProjection2/U_BPBuffer/mem_reg_0_1_n_1
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.277 r  U_BackProjection2/U_BPBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           1.821    41.098    U_BackProjection2/U_BPBuffer/mem_reg_1_1_n_67
    SLICE_X90Y101        LUT4 (Prop_lut4_I3_O)        0.150    41.248 r  U_BackProjection2/U_BPBuffer/red[1]_i_1/O
                         net (fo=1, routed)           0.556    41.804    U_HDMI_TX_TOP/D[1]
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[1]/C
                         clock pessimism              0.309    45.825    
                         clock uncertainty           -0.190    45.635    
    SLICE_X89Y101        FDSE (Setup_fdse_C_D)       -0.305    45.330    U_HDMI_TX_TOP/red_reg[1]
  -------------------------------------------------------------------
                         required time                         45.330    
                         arrival time                         -41.804    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.528ns  (logic 3.446ns (62.342%)  route 2.082ns (37.658%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 36.118 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.020    36.118    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.990 r  U_BackProjection2/U_BPBuffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    39.056    U_BackProjection2/U_BPBuffer/mem_reg_0_3_n_1
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.481 r  U_BackProjection2/U_BPBuffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.446    40.927    U_BackProjection2/U_BPBuffer/mem_reg_1_3_n_67
    SLICE_X90Y101        LUT4 (Prop_lut4_I3_O)        0.149    41.076 r  U_BackProjection2/U_BPBuffer/red[3]_i_2/O
                         net (fo=1, routed)           0.570    41.646    U_HDMI_TX_TOP/D[3]
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[3]/C
                         clock pessimism              0.309    45.825    
                         clock uncertainty           -0.190    45.635    
    SLICE_X89Y101        FDSE (Setup_fdse_C_D)       -0.289    45.346    U_HDMI_TX_TOP/red_reg[3]
  -------------------------------------------------------------------
                         required time                         45.346    
                         arrival time                         -41.646    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.696ns  (logic 3.450ns (60.574%)  route 2.246ns (39.426%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.924ns = ( 35.924 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.826    35.924    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.796 r  U_BackProjection2/U_BPBuffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    38.862    U_BackProjection2/U_BPBuffer/mem_reg_0_2_n_1
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.287 r  U_BackProjection2/U_BPBuffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.624    40.911    U_BackProjection2/U_BPBuffer/mem_reg_1_2_n_67
    SLICE_X90Y101        LUT4 (Prop_lut4_I3_O)        0.153    41.064 r  U_BackProjection2/U_BPBuffer/red[2]_i_1/O
                         net (fo=1, routed)           0.556    41.620    U_HDMI_TX_TOP/D[2]
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[2]/C
                         clock pessimism              0.309    45.825    
                         clock uncertainty           -0.190    45.635    
    SLICE_X89Y101        FDSE (Setup_fdse_C_D)       -0.268    45.367    U_HDMI_TX_TOP/red_reg[2]
  -------------------------------------------------------------------
                         required time                         45.367    
                         arrival time                         -41.620    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.432ns  (logic 3.443ns (63.381%)  route 1.989ns (36.619%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.920ns = ( 35.920 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.822    35.920    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.792 r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    38.858    U_BackProjection2/U_BPBuffer/mem_reg_0_0_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.283 r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.369    40.652    U_BackProjection2/U_BPBuffer/mem_reg_1_0_n_67
    SLICE_X90Y101        LUT4 (Prop_lut4_I3_O)        0.146    40.798 r  U_BackProjection2/U_BPBuffer/red[0]_i_1/O
                         net (fo=1, routed)           0.555    41.352    U_HDMI_TX_TOP/D[0]
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[0]/C
                         clock pessimism              0.309    45.825    
                         clock uncertainty           -0.190    45.635    
    SLICE_X89Y101        FDSE (Setup_fdse_C_D)       -0.271    45.364    U_HDMI_TX_TOP/red_reg[0]
  -------------------------------------------------------------------
                         required time                         45.364    
                         arrival time                         -41.352    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.308ns  (logic 3.421ns (64.454%)  route 1.887ns (35.546%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 45.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.914ns = ( 35.914 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.816    35.914    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.786 r  U_BackProjection2/U_BPBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    38.852    U_BackProjection2/U_BPBuffer/mem_reg_0_1_n_1
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.277 r  U_BackProjection2/U_BPBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           1.821    41.098    U_BackProjection2/U_BPBuffer/mem_reg_1_1_n_67
    SLICE_X90Y101        LUT5 (Prop_lut5_I3_O)        0.124    41.222 r  U_BackProjection2/U_BPBuffer/green[1]_i_1/O
                         net (fo=1, routed)           0.000    41.222    U_HDMI_TX_TOP/green_reg[1]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.783    45.574    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[1]/C
                         clock pessimism              0.309    45.884    
                         clock uncertainty           -0.190    45.694    
    SLICE_X90Y101        FDSE (Setup_fdse_C_D)        0.081    45.775    U_HDMI_TX_TOP/green_reg[1]
  -------------------------------------------------------------------
                         required time                         45.775    
                         arrival time                         -41.222    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.932ns  (logic 3.421ns (69.360%)  route 1.511ns (30.640%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 45.574 - 40.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 36.118 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          2.020    36.118    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y20         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.990 r  U_BackProjection2/U_BPBuffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    39.056    U_BackProjection2/U_BPBuffer/mem_reg_0_3_n_1
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.481 r  U_BackProjection2/U_BPBuffer/mem_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.446    40.927    U_BackProjection2/U_BPBuffer/mem_reg_1_3_n_67
    SLICE_X90Y101        LUT5 (Prop_lut5_I3_O)        0.124    41.051 r  U_BackProjection2/U_BPBuffer/green[3]_i_1/O
                         net (fo=1, routed)           0.000    41.051    U_HDMI_TX_TOP/green_reg[3]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.783    45.574    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[3]/C
                         clock pessimism              0.309    45.884    
                         clock uncertainty           -0.190    45.694    
    SLICE_X90Y101        FDSE (Setup_fdse_C_D)        0.079    45.773    U_HDMI_TX_TOP/green_reg[3]
  -------------------------------------------------------------------
                         required time                         45.773    
                         arrival time                         -41.051    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.111ns  (logic 3.421ns (66.939%)  route 1.690ns (33.061%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 45.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.924ns = ( 35.924 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.826    35.924    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X5Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.796 r  U_BackProjection2/U_BPBuffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    38.862    U_BackProjection2/U_BPBuffer/mem_reg_0_2_n_1
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.287 r  U_BackProjection2/U_BPBuffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.624    40.911    U_BackProjection2/U_BPBuffer/mem_reg_1_2_n_67
    SLICE_X90Y101        LUT5 (Prop_lut5_I3_O)        0.124    41.035 r  U_BackProjection2/U_BPBuffer/green[2]_i_1/O
                         net (fo=1, routed)           0.000    41.035    U_HDMI_TX_TOP/green_reg[2]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.783    45.574    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[2]/C
                         clock pessimism              0.309    45.884    
                         clock uncertainty           -0.190    45.694    
    SLICE_X90Y101        FDSE (Setup_fdse_C_D)        0.079    45.773    U_HDMI_TX_TOP/green_reg[2]
  -------------------------------------------------------------------
                         required time                         45.773    
                         arrival time                         -41.035    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.855ns  (logic 3.421ns (70.458%)  route 1.434ns (29.542%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 45.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.920ns = ( 35.920 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.822    35.920    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    38.792 r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    38.858    U_BackProjection2/U_BPBuffer/mem_reg_0_0_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    39.283 r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.369    40.652    U_BackProjection2/U_BPBuffer/mem_reg_1_0_n_67
    SLICE_X90Y101        LUT5 (Prop_lut5_I3_O)        0.124    40.776 r  U_BackProjection2/U_BPBuffer/green[0]_i_1/O
                         net (fo=1, routed)           0.000    40.776    U_HDMI_TX_TOP/green_reg[0]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.783    45.574    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[0]/C
                         clock pessimism              0.309    45.884    
                         clock uncertainty           -0.190    45.694    
    SLICE_X90Y101        FDSE (Setup_fdse_C_D)        0.077    45.771    U_HDMI_TX_TOP/green_reg[0]
  -------------------------------------------------------------------
                         required time                         45.771    
                         arrival time                         -40.776    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/is_frame_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.698ns  (logic 0.580ns (21.494%)  route 2.118ns (78.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.799ns = ( 35.799 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.701    35.799    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  U_HDMI_TX_TOP/is_frame_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.456    36.255 r  U_HDMI_TX_TOP/is_frame_area_reg/Q
                         net (fo=5, routed)           1.591    37.846    U_HDMI_TX_TOP/is_frame_area
    SLICE_X89Y101        LUT2 (Prop_lut2_I0_O)        0.124    37.970 r  U_HDMI_TX_TOP/red[3]_i_1/O
                         net (fo=4, routed)           0.528    38.497    U_HDMI_TX_TOP/red[3]_i_1_n_0
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[0]/C
                         clock pessimism              0.309    45.825    
                         clock uncertainty           -0.190    45.635    
    SLICE_X89Y101        FDSE (Setup_fdse_C_S)       -0.429    45.206    U_HDMI_TX_TOP/red_reg[0]
  -------------------------------------------------------------------
                         required time                         45.206    
                         arrival time                         -38.497    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 U_HDMI_TX_TOP/is_frame_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCM_pix_clock rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.698ns  (logic 0.580ns (21.494%)  route 2.118ns (78.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 45.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.799ns = ( 35.799 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    33.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.701    35.799    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  U_HDMI_TX_TOP/is_frame_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.456    36.255 r  U_HDMI_TX_TOP/is_frame_area_reg/Q
                         net (fo=5, routed)           1.591    37.846    U_HDMI_TX_TOP/is_frame_area
    SLICE_X89Y101        LUT2 (Prop_lut2_I0_O)        0.124    37.970 r  U_HDMI_TX_TOP/red[3]_i_1/O
                         net (fo=4, routed)           0.528    38.497    U_HDMI_TX_TOP/red[3]_i_1_n_0
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612    45.401    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    41.975 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.725    43.700    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.791 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          1.724    45.515    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[1]/C
                         clock pessimism              0.309    45.825    
                         clock uncertainty           -0.190    45.635    
    SLICE_X89Y101        FDSE (Setup_fdse_C_S)       -0.429    45.206    U_HDMI_TX_TOP/red_reg[1]
  -------------------------------------------------------------------
                         required time                         45.206    
                         arrival time                         -38.497    
  -------------------------------------------------------------------
                         slack                                  6.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.528%)  route 0.643ns (75.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.607     1.717    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.881 r  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/Q
                         net (fo=8, routed)           0.643     2.524    U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I2_O)        0.045     2.569 r  U_BackProjection2/U_BPBuffer/green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.569    U_HDMI_TX_TOP/green_reg[0]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[0]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_D)         0.120     2.387    U_HDMI_TX_TOP/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.894%)  route 0.598ns (74.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.689     1.799    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.164     1.963 f  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34/Q
                         net (fo=8, routed)           0.598     2.562    U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.607 r  U_BackProjection2/U_BPBuffer/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.607    U_HDMI_TX_TOP/green_reg[3]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[3]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_D)         0.121     2.388    U_HDMI_TX_TOP/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.608%)  route 0.607ns (74.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.689     1.799    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.164     1.963 f  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34/Q
                         net (fo=8, routed)           0.607     2.571    U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__34_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.616 r  U_BackProjection2/U_BPBuffer/green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.616    U_HDMI_TX_TOP/green_reg[2]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[2]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_D)         0.121     2.388    U_HDMI_TX_TOP/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.152%)  route 0.735ns (77.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.607     1.717    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.881 r  U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10/Q
                         net (fo=8, routed)           0.735     2.616    U_BackProjection2/U_BPBuffer/mem_reg_mux_sel__10_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I2_O)        0.045     2.661 r  U_BackProjection2/U_BPBuffer/green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.661    U_HDMI_TX_TOP/green_reg[1]_0
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[1]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_D)         0.121     2.388    U_HDMI_TX_TOP/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/is_frame_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.756%)  route 0.754ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.570     1.680    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  U_HDMI_TX_TOP/is_frame_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  U_HDMI_TX_TOP/is_frame_area_reg/Q
                         net (fo=5, routed)           0.754     2.575    U_HDMI_TX_TOP/is_frame_area
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[0]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_S)         0.009     2.276    U_HDMI_TX_TOP/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/is_frame_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.756%)  route 0.754ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.570     1.680    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  U_HDMI_TX_TOP/is_frame_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  U_HDMI_TX_TOP/is_frame_area_reg/Q
                         net (fo=5, routed)           0.754     2.575    U_HDMI_TX_TOP/is_frame_area
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[1]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_S)         0.009     2.276    U_HDMI_TX_TOP/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/is_frame_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.756%)  route 0.754ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.570     1.680    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  U_HDMI_TX_TOP/is_frame_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  U_HDMI_TX_TOP/is_frame_area_reg/Q
                         net (fo=5, routed)           0.754     2.575    U_HDMI_TX_TOP/is_frame_area
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[2]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_S)         0.009     2.276    U_HDMI_TX_TOP/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/is_frame_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.756%)  route 0.754ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.570     1.680    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  U_HDMI_TX_TOP/is_frame_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  U_HDMI_TX_TOP/is_frame_area_reg/Q
                         net (fo=5, routed)           0.754     2.575    U_HDMI_TX_TOP/is_frame_area
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.965     2.334    U_HDMI_TX_TOP/rclk
    SLICE_X90Y101        FDSE                                         r  U_HDMI_TX_TOP/green_reg[3]/C
                         clock pessimism             -0.256     2.077    
                         clock uncertainty            0.190     2.267    
    SLICE_X90Y101        FDSE (Hold_fdse_C_S)         0.009     2.276    U_HDMI_TX_TOP/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/is_motor_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.735%)  route 0.756ns (80.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.575     1.685    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  U_HDMI_TX_TOP/is_motor_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  U_HDMI_TX_TOP/is_motor_area_reg/Q
                         net (fo=5, routed)           0.584     2.410    U_HDMI_TX_TOP/is_motor_area
    SLICE_X89Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.455 r  U_HDMI_TX_TOP/red[3]_i_1/O
                         net (fo=4, routed)           0.173     2.628    U_HDMI_TX_TOP/red[3]_i_1_n_0
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.942     2.311    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[0]/C
                         clock pessimism             -0.256     2.054    
                         clock uncertainty            0.190     2.244    
    SLICE_X89Y101        FDSE (Hold_fdse_C_S)        -0.018     2.226    U_HDMI_TX_TOP/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U_HDMI_TX_TOP/is_motor_area_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_HDMI_TX_TOP/red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.735%)  route 0.756ns (80.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.575     1.685    U_HDMI_TX_TOP/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  U_HDMI_TX_TOP/is_motor_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  U_HDMI_TX_TOP/is_motor_area_reg/Q
                         net (fo=5, routed)           0.584     2.410    U_HDMI_TX_TOP/is_motor_area
    SLICE_X89Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.455 r  U_HDMI_TX_TOP/red[3]_i_1/O
                         net (fo=4, routed)           0.173     2.628    U_HDMI_TX_TOP/red[3]_i_1_n_0
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.864     2.231    U_HDMI_TX_TOP/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.764 r  U_HDMI_TX_TOP/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.576     1.340    U_HDMI_TX_TOP/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.369 r  U_HDMI_TX_TOP/BUFG_pixclk/O
                         net (fo=92, routed)          0.942     2.311    U_HDMI_TX_TOP/rclk
    SLICE_X89Y101        FDSE                                         r  U_HDMI_TX_TOP/red_reg[1]/C
                         clock pessimism             -0.256     2.054    
                         clock uncertainty            0.190     2.244    
    SLICE_X89Y101        FDSE (Hold_fdse_C_S)        -0.018     2.226    U_HDMI_TX_TOP/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.402    





