Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 26 11:30:34 2021
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    76 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             135 |           49 |
| Yes          | No                    | No                     |            1009 |          267 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             156 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state21                                                                                 |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/max_index_i_reg_227                                                                               | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/max_index_i_reg_227[3]_i_1_n_3                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state23                                                                                 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/max_index_reg_239                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/i_reg_5380                                                                                        |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ap_CS_fsm_reg_n_3_[7]                                                                                                           | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/SS[0]                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/E[0]                                                                                              |                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_relu_fu_266/ap_CS_fsm_state2                                                                  |                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/resArray1_addr_2_reg_457_reg[0]_0                          |                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/inNeurons_reg_470_reg[6]_0[0]                                                                     |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_relu_fu_266/ap_CS_fsm[2]_i_1__1_n_3                                                           |                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_relu_fu_266/Q[0]                                                                              | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_relu_fu_266/i_reg_35                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441[0]_i_1_n_3                                                |                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/invdar2_reg_1730                                                                                  | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_NS_fsm11_out                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/ap_CS_fsm_state10                                                             | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/outNeurons_reg_139                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state11                                                                                 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/outNeurons_i_reg_184[6]_i_1_n_3                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/invdar_reg_1620                                                                                   | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/invdar_reg_162                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/p_0_in19_out                                                                                         |                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ap_NS_fsm[5]                                                                                                                    |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/p_0_in21_out                                                                                         |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ap_CS_fsm_state5                                                                                                                |                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/p_0_in17_out                                                                                         |                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data[31]_i_2_n_3                                                                               |                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ap_CS_fsm_reg_n_3_[5]                                                                                                           | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/i_i_reg_141_reg[0][0]                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_NS_fsm[5]                                                                                      |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/we0                                                                                                                             | design_1_i/NeuralNetwork_0/U0/ap_NS_fsm12_out                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ap_NS_fsm[3]                                                                                                                    |                                                                                                                                          |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/grp_runLayer_fu_250_bias_s_ce0                                                |                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/ap_CS_fsm_state2                                                              |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ap_CS_fsm_state3                                                                                                                |                                                                                                                                          |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state4                                                                                  |                                                                                                                                          |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/aw_hs                                                                                                |                                                                                                                                          |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/ap_CS_fsm_state8                                                              | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/inNeurons_reg_150                                        |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state9                                                                                  | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/inNeurons_i_reg_195                                                          |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                          |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data[31]_i_2_n_3                                                                               | design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data[31]_i_1_n_3                                                          |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/ap_NS_fsm[3]                                                                  |                                                                                                                                          |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state22                                                                                 |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/ram_reg_0_i_40_n_3                                                                                                              |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/input_r_load_reg_500_reg[31]_i_2_n_3                                                                                            |                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/rdata_data_reg[31]_i_4_n_3                                                                                                      |                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/rdata_data_reg[31]_i_8_n_3                                                                                                      |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state10                                                                                 |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state8                                                                                  |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/reg_2710                                                                                          |                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/E[0]                   |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/ap_CS_fsm_state7                                                              |                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/max_index_i_reg_227                                                                               |                                                                                                                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/ap_CS_fsm_state5                                                              |                                                                                                                                          |               17 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/ap_CS_fsm_state6                                                                                  |                                                                                                                                          |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/SS[0]                                                    |               30 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                          |               52 |            145 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                    10 |
| 8      |                     8 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     8 |
| 16+    |                    31 |
+--------+-----------------------+


