{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0f601f86",
   "metadata": {},
   "source": [
    "# DFX + DMA + self trigger"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df89b6d9",
   "metadata": {},
   "source": [
    "## import section"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4f99735c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# import the library\n",
    "from pynq import Overlay     # import the overlay\n",
    "from pynq import allocate    # import for CMA (contingeous memory allocation)\n",
    "from pynq import DefaultIP   # import the ip connector library for extension\n",
    "from pynq import MMIO\n",
    "import numpy as np\n",
    "import os\n",
    "import subprocess\n",
    "\n",
    "PRJ_DIR    = '/home/xilinx/jupyter_notebooks/magicFull0/'\n",
    "PRJ_HW_DIR = '/home/xilinx/jupyter_notebooks/magicFull0/hw/'"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d8447f8",
   "metadata": {},
   "source": [
    "## ICAP config"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b12dd121",
   "metadata": {},
   "outputs": [],
   "source": [
    "def subProcessPrint(prefix, subProcessRes):\n",
    "    \n",
    "    print(f\"{prefix} STDOUT:\", subProcessRes.stdout)\n",
    "    print(f\"{prefix} ERROR :\", subProcessRes.stderr)\n",
    "    print(\"--------------------------------\")\n",
    "    \n",
    "\n",
    "def changePLconfigMode(mode, isRoot): ### mode should be \"pcap\", \"icap\"\n",
    "    indicator = \"1\"\n",
    "    \n",
    "    if mode == \"icap\":\n",
    "        indicator = \"0\"\n",
    "    elif mode == \"pcap\":\n",
    "        pass\n",
    "    else:\n",
    "        raise Exception(\"change PL config Mode has mode error\")\n",
    "    \n",
    "    \n",
    "    changeCmd_inputVal = f\"0xFFCA3008 0xFFFFFFFF 0x{indicator}\"\n",
    "    triggerCmd_inputVal = \"0xFFCA3008\"\n",
    "    config_file = \"/sys/firmware/zynqmp/config_reg\"\n",
    "    password = \"xilinx\"  # default sudo password for PYNQ-ZU\n",
    "\n",
    "    # Compose the command string\n",
    "    cmd_change = f\"sudo -S tee {config_file}\"\n",
    "    cmd_trigger = f\"sudo -S tee {config_file}\"\n",
    "    cmd_read    = f\"cat {config_file}\"\n",
    "    \n",
    "    passwordCmd = (password + '\\n') if not isRoot else \"\"\n",
    "\n",
    "    # Run the change command\n",
    "    result = subprocess.run(\n",
    "        cmd_change,\n",
    "        input=passwordCmd + changeCmd_inputVal + '\\n',\n",
    "        shell=True,\n",
    "        capture_output=True,\n",
    "        text=True\n",
    "    )\n",
    "    subProcessPrint(\"CHANGE CMD\", result)\n",
    "\n",
    "    # Run the trigger command\n",
    "    result = subprocess.run(\n",
    "        cmd_trigger,\n",
    "        input=passwordCmd + triggerCmd_inputVal + '\\n',\n",
    "        shell=True,\n",
    "        capture_output=True,\n",
    "        text=True\n",
    "    )\n",
    "\n",
    "    subProcessPrint(\"TRIGGER CMD\", result)\n",
    "\n",
    "    \n",
    "    result = subprocess.run(\n",
    "        cmd_read,\n",
    "        shell=True,\n",
    "        capture_output=True,\n",
    "        text=True\n",
    "    )\n",
    "\n",
    "    subProcessPrint(\"READ CMD\", result)\n",
    "\n",
    "\n",
    "changePLconfigMode(\"pcap\", True)  # change the PL config mode to pcap"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ca00201",
   "metadata": {},
   "source": [
    "## Magic Sequence Driver"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f9c78a55",
   "metadata": {},
   "outputs": [],
   "source": [
    "class MagicSeqdDriver (DefaultIP):\n",
    "\n",
    "    def __init__(self, description):\n",
    "        super().__init__(description=description)\n",
    "\n",
    "        ### Bit Layout start bit\n",
    "        self.BL_COL_ST  =  2 \n",
    "        self.BL_ROW_ST  =  6 \n",
    "        self.BL_BNK_ST  = 14 \n",
    "        ### Bit Layout size\n",
    "        self.BIT_COL_SZ = 4\n",
    "        self.BIT_ROW_SZ = 8\n",
    "        self.BIT_BNK_SZ = 2\n",
    "\n",
    "        self.REG_CTRL     = (0,0,0)\n",
    "        self.REG_ST       = (0,1,0)\n",
    "        self.REG_MAINCNT  = (0,2,0)\n",
    "        self.REG_ENDCNT   = (0,3,0)\n",
    "        self.REG_DMA_ADDR = (0,4,0)\n",
    "        self.REG_DFX_ADDR = (0,5,0)\n",
    "\n",
    "        #### the row must be change to match the slot\n",
    "        self.SLOT_SRC_ADDR = (1,0,0)\n",
    "        self.SLOT_SRC_SIZE = (1,0,1)\n",
    "        self.SLOT_DES_ADDR = (1,0,2)\n",
    "        self.SLOT_DES_SIZE = (1,0,3)\n",
    "        self.SLOT_STATUS   = (1,0,4)\n",
    "        self.SLOT_PROF     = (1,0,5)\n",
    "\n",
    "\n",
    "        self.LIM_AMT_SLOT = 4 ### limit amount slot\n",
    "        \n",
    "\n",
    "    bindto = ['user.org:user:MagicSeqTop:1.0']\n",
    "\n",
    "    def genAddr(self, bankId, rowIdx, colIdx):\n",
    "        return (bankId << self.BL_BNK_ST) | (rowIdx << self.BL_ROW_ST) | (colIdx << self.BL_COL_ST)\n",
    "    \n",
    "    def genAddrForSlot(self, slotT, slotIdx):\n",
    "        return self.genAddr(slotT[0], slotIdx, slotT[2])\n",
    "\n",
    "    ###############################################\n",
    "    ####### getter ################################\n",
    "    ###############################################\n",
    "\n",
    "    def getStatus(self):\n",
    "        return self.read(self.genAddr(*self.REG_ST))\n",
    "    def getMainCnt(self):\n",
    "        return self.read(self.genAddr(*self.REG_MAINCNT))\n",
    "    def getEndCnt(self):\n",
    "        return self.read(self.genAddr(*self.REG_ENDCNT))\n",
    "    def getDmaAddr(self):\n",
    "        return self.read(self.genAddr(*self.REG_DMA_ADDR))\n",
    "    def getDfxAddr(self):\n",
    "        return self.read(self.genAddr(*self.REG_DFX_ADDR))\n",
    "    \n",
    "    def getSlot(self, slotIdx):\n",
    "\n",
    "        addr_srcAddr  = self.genAddrForSlot(self.SLOT_SRC_ADDR, slotIdx)             \n",
    "        addr_srcSz    = self.genAddrForSlot(self.SLOT_SRC_SIZE, slotIdx)           \n",
    "        addr_desAddr  = self.genAddrForSlot(self.SLOT_DES_ADDR, slotIdx)             \n",
    "        addr_desSz    = self.genAddrForSlot(self.SLOT_DES_SIZE, slotIdx)           \n",
    "        addr_status   = self.genAddrForSlot(self.SLOT_STATUS  , slotIdx)            \n",
    "        addr_prof     = self.genAddrForSlot(self.SLOT_PROF    , slotIdx)\n",
    "\n",
    "        data_srcAddr  = self.read(addr_srcAddr)\n",
    "        data_srcSz    = self.read(addr_srcSz)\n",
    "        data_desAddr  = self.read(addr_desAddr)\n",
    "        data_desSz    = self.read(addr_desSz)\n",
    "        data_status   = self.read(addr_status)\n",
    "        data_prof     = self.read(addr_prof)\n",
    "\n",
    "        return data_srcAddr, data_srcSz, data_desAddr, data_desSz, data_status, data_prof\n",
    "        \n",
    "\n",
    "    ###############################################\n",
    "    ####### setter ################################\n",
    "    ###############################################\n",
    "\n",
    "    def setControl(self, value): #### status registesr will be neglect\n",
    "        return self.write(self.genAddr(*self.REG_CTRL), value)\n",
    "    # def setMainCnt(self, value):\n",
    "    #     return self.write(self.genAddr(*self.REG_MAINCNT), value)\n",
    "    def setEndCnt(self, value):\n",
    "        return self.write(self.genAddr(*self.REG_ENDCNT), value)\n",
    "    def setDmaAddr(self, value):\n",
    "        return self.write(self.genAddr(*self.REG_DMA_ADDR), value)\n",
    "    def setDfxAddr(self, value):\n",
    "        return self.write(self.genAddr(*self.REG_DFX_ADDR), value)\n",
    "    \n",
    "    def setSlot(self, slotT, slotIdx, value):\n",
    "        addr  = self.genAddrForSlot(slotT, slotIdx) \n",
    "        self.write(addr, value)\n",
    "\n",
    "    def setWholeSlot(self, slotIdx, dataList):\n",
    "\n",
    "        addr_srcAddr  = self.genAddrForSlot(self.SLOT_SRC_ADDR, slotIdx)             \n",
    "        addr_srcSz    = self.genAddrForSlot(self.SLOT_SRC_SIZE, slotIdx)           \n",
    "        addr_desAddr  = self.genAddrForSlot(self.SLOT_DES_ADDR, slotIdx)             \n",
    "        addr_desSz    = self.genAddrForSlot(self.SLOT_DES_SIZE, slotIdx)           \n",
    "        addr_status   = self.genAddrForSlot(self.SLOT_STATUS  , slotIdx)            \n",
    "        addr_prof     = self.genAddrForSlot(self.SLOT_PROF    , slotIdx)\n",
    "\n",
    "        self.write(addr_srcAddr, dataList[0])\n",
    "        self.write(addr_srcSz  , dataList[1])\n",
    "        self.write(addr_desAddr, dataList[2])\n",
    "        self.write(addr_desSz  , dataList[3])\n",
    "        self.write(addr_status , dataList[4])\n",
    "        self.write(addr_prof   , dataList[5])\n",
    "\n",
    "    ###############################################\n",
    "    ####### command################################\n",
    "    ###############################################\n",
    "\n",
    "    def clearEngine(self):\n",
    "        print(\"[cmd] clear the engine\")\n",
    "        self.setControl(0)\n",
    "        print(\"[cmd] clear the engine successfully\")\n",
    "\n",
    "\n",
    "    def shutdownEngine(self):\n",
    "        print(\"[cmd] shutdown the engine\")\n",
    "        self.setControl(1)\n",
    "        print(\"[cmd] shutdown successfully\")\n",
    "\n",
    "    def startEngine(self):\n",
    "        print(\"[cmd] start the engine\")\n",
    "        self.setControl(2)\n",
    "        print(\"[cmd] start the successfully\")\n",
    "\n",
    "    ###############################################\n",
    "    ####### debugger ##############################\n",
    "    ###############################################\n",
    "\n",
    "    def status2Str(self, statusIdx):\n",
    "        mapper = [\"SHUTDOWN\",\"REPROG\",\"W4SLAVERESET\",\"W4SLAVEOP\",\"INITIALIZING\",\"TRIGGERING\",\"WAIT4FIN\",\"PAUSEONERROR\"]\n",
    "\n",
    "        if statusIdx not in range(0, len(mapper)):\n",
    "            return \"STATUS ERROR\"\n",
    "        return mapper[statusIdx]\n",
    "        \n",
    "    def printMainStatus(self):\n",
    "\n",
    "\n",
    "        print(\"----- MAIN STATUS ------------------\")\n",
    "        status  = self.getStatus()\n",
    "        print(\"--------> STATUS = \", self.status2Str(status))\n",
    "        mainCnt = self.getMainCnt()\n",
    "        print(\"--------> MAINCNT = \", mainCnt)\n",
    "        endCnt  = self.getEndCnt()\n",
    "        print(\"--------> ENDCNT  = \", endCnt)\n",
    "        dmaAddr = self.getDmaAddr()\n",
    "        print(\"--------> DMAADDR  = \", dmaAddr)\n",
    "        dfxAddr = self.getDfxAddr()\n",
    "        print(\"--------> DFXADDR  = \", dfxAddr)\n",
    "\n",
    "\n",
    "    def printSlotData(self):\n",
    "\n",
    "        print(\"----- SLOT DATA ------------------\")\n",
    "\n",
    "        if self.getStatus() != 0:\n",
    "            print(\"---------- cannot print slot data due to the system is not in shutdown state\")\n",
    "\n",
    "        for slotIdx in range (self.LIM_AMT_SLOT):\n",
    "            s_addr, s_size, d_addr, d_size, status, prof = self.getSlot(slotIdx)\n",
    "\n",
    "            print(f\"------> slot {slotIdx} :\")\n",
    "            print(f\"        srcAddr   : {s_addr},  srcSize   : {s_size}\")\n",
    "            print(f\"        desAddr   : {d_addr},  desSize   : {d_size}\")\n",
    "            print(f\"        status    : {status}\")\n",
    "            print(f\"        profileCnt: {prof}\")\n",
    "\n",
    "    def printDebug(self):\n",
    "        self.printMainStatus()\n",
    "        self.printSlotData()\n",
    "        print(\"-------------------------------\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c79bd820",
   "metadata": {},
   "source": [
    "## DFX controller Driver"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "48db88d9",
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyDfxCtrl(DefaultIP):\n",
    "    def __init__(self, description):\n",
    "        super().__init__(description=description)\n",
    "        self.storage = None\n",
    "        # BLS bit layout size\n",
    "        self.BLS_DATA   = 2 # register contain 4 byte (2 bit addressing)\n",
    "        self.BLS_REGID  = 3 # register Id\n",
    "        self.BLS_BANKID = 2 # bank id\n",
    "        #### TODO this may change \n",
    "        # GENERAL BANK\n",
    "        self.BANK_GENREG      = 0     \n",
    "        self.GENREG_STATUS    = 0\n",
    "        self.GENREG_CTRL      = 0\n",
    "        self.GENREG_SWTRIGGER = 1\n",
    "        # TRIGGER RM MAPPING\n",
    "        self.BANK_RMM         = 1\n",
    "        self.BANK_RMM_LIMIT   = 2 #### it is not used now!\n",
    "        # RM INFO\n",
    "        self.BANK_RMINFO      = 2\n",
    "        self.BANK_RMINFO_LIMIT= 2 #### it is not used now!\n",
    "        # BITSTREAM INFO\n",
    "        self.BANK_BSINFO      = 3\n",
    "        self.BANK_BSINFO_LIMIT= 2 #### it is not used now!\n",
    "        \n",
    "        #print(description) #\n",
    "        \n",
    "    bindto = ['xilinx.com:ip:dfx_controller:1.0']\n",
    "    \n",
    "    ###### address generator\n",
    "    def getAddress(self, bankId, regId): ### todo make it compatible for more than 1 slot\n",
    "        return (bankId << (self.BLS_DATA + self.BLS_REGID)) + (regId << (self.BLS_DATA))\n",
    "    #######################################\n",
    "    ###### general command ################\n",
    "    #######################################\n",
    "    def shutdown(self):\n",
    "        print(\"shutdown dfx Controller\")\n",
    "        self.setCtrl(0)\n",
    "    \n",
    "    def restartNoStatus(self):\n",
    "        print(\"restart the dfx Controller\")\n",
    "        self.setCtrl(1)\n",
    "        \n",
    "    def trigger(self, triggerId):\n",
    "        print(\"trig the rmId \", triggerId)\n",
    "        self.setCtrlTrigger(triggerId)\n",
    "\n",
    "    #######################################\n",
    "    ###### getter setter command ##########\n",
    "    #######################################\n",
    "        \n",
    "    ###### general register bank0\n",
    "    #\n",
    "    # |statusRegister, controlRegister|\n",
    "    # | trigger register              |\n",
    "    #\n",
    "    def getStatus(self):\n",
    "        regAddr = self.getAddress(self.BANK_GENREG, self.GENREG_STATUS)\n",
    "        print(\"[get status register] @\", hex(regAddr))\n",
    "        return self.read(regAddr)\n",
    "    \n",
    "    def getCtrl(self):\n",
    "        regAddr = self.getAddress(self.BANK_GENREG, self.GENREG_CTRL)\n",
    "        print(\"[get ctrl register] @\", hex(regAddr))\n",
    "        return self.read(regAddr)\n",
    "    \n",
    "    def setCtrl(self, command):\n",
    "        regAddr = self.getAddress(self.BANK_GENREG, self.GENREG_CTRL)\n",
    "        print(\"[set ctrl register] @\", hex(regAddr), \" with command \", hex(command))\n",
    "        self.write(regAddr, command)\n",
    "    \n",
    "    def getCtrlTrigger(self):\n",
    "        regAddr = self.getAddress(self.BANK_GENREG, self.GENREG_SWTRIGGER)\n",
    "        print(\"[get Ctrl Trigger] @\", hex(regAddr))\n",
    "        return self.read(regAddr)\n",
    "    \n",
    "    def setCtrlTrigger(self, triggerId):\n",
    "        regAddr = self.getAddress(self.BANK_GENREG, self.GENREG_SWTRIGGER)\n",
    "        print(\"[set Ctrl Trigger] @\", hex(regAddr))\n",
    "        self.write(regAddr, triggerId)\n",
    "        \n",
    "    ####### Reconfig Module Map bank1\n",
    "    # | RM0 |\n",
    "    # | RM1 |\n",
    "    # | RM2 |\n",
    "    # .\n",
    "    def getRMM(self, triggerId):\n",
    "        regAddr = self.getAddress(self.BANK_RMM, triggerId)\n",
    "        print(\"[get RM MAP] @\", hex(regAddr))\n",
    "        return self.read(regAddr)\n",
    "    \n",
    "    def setRMM(self, triggerId, infoId):\n",
    "        regAddr = self.getAddress(self.BANK_RMM, triggerId)\n",
    "        print(\"[set RM MAP] @\", hex(regAddr), \" info \", hex(infoId))\n",
    "        self.write(regAddr, infoId)\n",
    "        \n",
    "    ####### Reconfig Module Map bank2\n",
    "    # | BS_ID0 | CT_ID0 |\n",
    "    # | BS_ID1 | CT_ID1 |\n",
    "    # | BS_ID2 | CT_ID2 |\n",
    "    # .\n",
    "    def getRMInfo(self, infoId):\n",
    "        bsIdxAddr = self.getAddress(self.BANK_RMINFO, infoId * 2)\n",
    "        ### *2 because each row has two element\n",
    "        ctrlAddr  = self.getAddress(self.BANK_RMINFO, (infoId * 2) + 1)\n",
    "        print(\"[get RM INFO] bsIdxAddr@\", hex(bsIdxAddr), \" ctrlAddr@\", hex(ctrlAddr))\n",
    "        return (self.read(bsIdxAddr), self.read(ctrlAddr))\n",
    "    \n",
    "    def setRMInfo(self, infoId, bsIdx, ctrlCmd):\n",
    "        ### *2 because each row has two element\n",
    "        bsIdxAddr = self.getAddress(self.BANK_RMINFO, infoId * 2)\n",
    "        ctrlAddr  = self.getAddress(self.BANK_RMINFO, (infoId * 2) + 1)\n",
    "        print(\"[get RM INFO] bsIdxAddr@\", hex(bsIdxAddr), \" ctrlAddr@\", hex(ctrlAddr))\n",
    "        self.write(bsIdxAddr, bsIdx)\n",
    "        self.write(ctrlAddr, ctrlCmd)\n",
    "    ####### BIN stream bank3\n",
    "    # | BIN_ADDR0 | SIZE0 |\n",
    "    # | BIN_ADDR1 | SIZE1 |\n",
    "    # | BIN_ADDR2 | SIZE2 |\n",
    "    # .\n",
    "    def getBSInfo(self, bsId):\n",
    "        ### *3 because each row has three element\n",
    "        streamIdentAddr  = self.getAddress(self.BANK_BSINFO, (bsId * 4)    )\n",
    "        streamAddr       = self.getAddress(self.BANK_BSINFO, (bsId * 4) + 1)\n",
    "        sizeAddr         = self.getAddress(self.BANK_BSINFO, (bsId * 4) + 2)\n",
    "        print(\"[get BS INFO] streamAddr@\", hex(streamAddr), \" sizeAddr@\", hex(sizeAddr))\n",
    "        return (self.read(streamIdentAddr), self.read(streamAddr), self.read(sizeAddr))\n",
    "    \n",
    "    def setBSInfo(self, bsId, phyStreamAddr, streamSize):\n",
    "    \n",
    "        streamIdentAddr  = self.getAddress(self.BANK_BSINFO, (bsId * 4)    )\n",
    "        streamAddr       = self.getAddress(self.BANK_BSINFO, (bsId * 4) + 1)\n",
    "        sizeAddr         = self.getAddress(self.BANK_BSINFO, (bsId * 4) + 2)\n",
    "        print(\"[get BS INFO] streamAddr@\", hex(streamAddr), \" sizeAddr@\", hex(sizeAddr))\n",
    "        self.write(streamIdentAddr, 1)\n",
    "        self.write(streamAddr     , phyStreamAddr)\n",
    "        self.write(sizeAddr       , streamSize)\n",
    "        \n",
    "    ######## AUTO META DATA RECONFIGURE\n",
    "    def setSimpleMetaData(self, idx, streamPhyAddr, streamPhySize):\n",
    "        \n",
    "        print(\"setting RM Mapping to \", idx)\n",
    "        self.setRMM(idx, idx)\n",
    "        print(\"setting RM INFO to \", idx)\n",
    "        self.setRMInfo(idx, idx, 0B0_00_0_0)\n",
    "        print(\"setting BS INFO to \", idx, \" with streamAddress: \", streamPhyAddr, \" with size: \", streamPhySize)\n",
    "        self.setBSInfo(idx, streamPhyAddr, streamPhySize)\n",
    "    \n",
    "    ###########################################\n",
    "    ######## DEBUGGER #########################\n",
    "    ###########################################\n",
    "\n",
    "    def printStatus(self):\n",
    "        \n",
    "        status = self.getStatus()\n",
    "        \n",
    "        print(\">>status of the system vs0\")\n",
    "        print(\"-------> Is device shutdown: \", (status >> 7) & 0x1)\n",
    "        print(\"-------> current error code: \", hex((status >> 3) & 0xF))\n",
    "        print(\"-------> active RM_ID      : \", hex((status >> 8) & 0xFFFF))\n",
    "        print(\"-------> state      : \", hex(status & 0x7))\n",
    "        \n",
    "    def printSimpleMetaData(self, idx):\n",
    "        print(\"get metadata info for row\", idx)\n",
    "        print(\"RM MAPPER: \", self.getRMM   (idx))\n",
    "        print(\"RM INFO  : \", self.getRMInfo(idx))\n",
    "        print(\"BS INFO  : \", self.getBSInfo(idx))\n",
    "        \n",
    "        \n",
    "        \n",
    "    ###############################################\n",
    "    ####### ALLOCATE BIN STREAM ON MAIN MEMORY ####\n",
    "    ###############################################\n",
    "    \n",
    "    def allocateBitStreamCMA(self, path):\n",
    "              \n",
    "        print(\">>allocateBitStream\")\n",
    "        \n",
    "        print(\"opening file \", path)\n",
    "        with open(path, 'rb') as f:\n",
    "            data = f.read()\n",
    "        file_size = len(data)\n",
    "        print(\"copying the data\")\n",
    "        data_u32  = np.frombuffer(data, dtype='<u4')  # Big-endian uint32\n",
    "        buffer    = allocate(shape=(len(data_u32),), dtype='>u4')\n",
    "        buffer[:] = data_u32\n",
    "        print(\"copy complete\")\n",
    "        print(\"file size \", file_size)\n",
    "        print(\"---------------------------------\")\n",
    "        return buffer, buffer.physical_address, file_size"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "151e3434",
   "metadata": {},
   "source": [
    "## main procedure"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5f5566b4",
   "metadata": {},
   "outputs": [],
   "source": [
    "#### load overlay\n",
    "overlay  = Overlay(PRJ_HW_DIR + \"system.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2d6ec143",
   "metadata": {},
   "outputs": [],
   "source": [
    "#### get the device\n",
    "dmaIp      = overlay.axi_dma_0\n",
    "dfxCtrlIp  = overlay.dfx_controller_0\n",
    "magicSeqIp = overlay.MagicSeqTop_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "57fae275",
   "metadata": {},
   "outputs": [],
   "source": [
    "#### shutdown all system\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3f07e398",
   "metadata": {},
   "outputs": [],
   "source": [
    "magicSeq.setEndCnt(1)\n",
    "magicSeq.setDmaAddr(dmaPhyAddr)\n",
    "\n",
    "print(\"-------------allocFirstBuffer-------------\")\n",
    "allocMeta0, buf0_src, buf0_des = allocSrcDesUint(16, 100)\n",
    "magicSeq.setWholeSlot(0, [*allocMeta0, 0, 0])\n",
    "print(\"-------------allocSecondBuffer-------------\")\n",
    "allocMeta1, buf1_src, buf1_des = allocSrcDesUint(16, 200)\n",
    "magicSeq.setWholeSlot(1, [*allocMeta1, 0, 0])"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "pynq_env",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.20"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
