[{"DBLP title": "BIST-Assisted Tuning Scheme for Minimizing IO-Channel Power of TSV-Based 3D DRAMs.", "DBLP authors": ["Yun-Chao You", "Chi-Chun Yang", "Jin-Fu Li", "Chih-Yen Lo", "Chao-Hsun Chen", "Jenn-Shiang Lai", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.13", "OA papers": [{"PaperId": "https://openalex.org/W2065743792", "PaperTitle": "BIST-Assisted Tuning Scheme for Minimizing IO-Channel Power of TSV-Based 3D DRAMs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 3.0, "ITRI International": 5.0, "National Tsing Hua University": 1.0}, "Authors": ["Yun-Chao Yu", "Chi-Chun Yang", "Jin-Fu Li", "Chih-Yen Lo", "Chao-Hsun Chen", "Jenn-Shiang Lai", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"]}]}, {"DBLP title": "Dual-Speed TAM Optimization of 3D SoCs for Mid-bond and Post-bond Testing.", "DBLP authors": ["Kele Shen", "Dong Xiang", "Zhou Jiang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.14", "OA papers": [{"PaperId": "https://openalex.org/W1991928038", "PaperTitle": "Dual-Speed TAM Optimization of 3D SoCs for Mid-bond and Post-bond Testing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Kele Shen", "Dong Xiang", "Zhou Jiang"]}]}, {"DBLP title": "Optimized Pre-bond Test Methodology for Silicon Interposer Testing.", "DBLP authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang", "Jia-Lin Wu", "Cheng-You Ho", "Yingchieh Ho", "Ruei-Ting Gu", "Bo-Chuan Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.15", "OA papers": [{"PaperId": "https://openalex.org/W1999476150", "PaperTitle": "Optimized Pre-bond Test Methodology for Silicon Interposer Testing", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Sun Yat-sen University": 4.0, "National Chung Hsing University": 1.0, "National Dong Hwa University": 1.0, "Advanced Semiconductor Engineering (Taiwan)": 1.0}, "Authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang", "Jialin Wu", "Cheng-You Ho", "Yingchieh Ho", "Ruei-Ting Gu", "Bo-Chuan Cheng"]}]}, {"DBLP title": "Design of a Radiation Hardened Latch for Low-Power Circuits.", "DBLP authors": ["Huaguo Liang", "Zhi Wang", "Zhengfeng Huang", "Aibin Yan"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.16", "OA papers": [{"PaperId": "https://openalex.org/W1998591589", "PaperTitle": "Design of a Radiation Hardened Latch for Low-Power Circuits", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Hefei University of Technology": 4.0}, "Authors": ["Huaguo Liang", "Zhi Wang", "Zhengfeng Huang", "Aibin Yan"]}]}, {"DBLP title": "Optimal Redundancy Designs for CNFET-Based Circuits.", "DBLP authors": ["Da Cheng", "Fangzhou Wang", "Feng Gao", "Sandeep K. Gupta"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.17", "OA papers": [{"PaperId": "https://openalex.org/W2089104269", "PaperTitle": "Optimal Redundancy Designs for CNFET-Based Circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 4.0}, "Authors": ["Da Cheng", "Fangzhou Wang", "Feng Gao", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "A Heuristically Mechanical Model for Accurate and Fast Soft Error Analysis.", "DBLP authors": ["Jiajia Jiao", "Yuzhuo Fu"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.18", "OA papers": [{"PaperId": "https://openalex.org/W2070198971", "PaperTitle": "A Heuristically Mechanical Model for Accurate and Fast Soft Error Analysis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Jiao Tong University": 2.0}, "Authors": ["Jiajia Jiao", "Yuzhuo Fu"]}]}, {"DBLP title": "Error Resilient Real-Time State Variable Systems for Signal Processing and Control.", "DBLP authors": ["Suvadeep Banerjee", "\u00c1lvaro G\u00f3mez-Pau", "Abhijit Chatterjee", "Jacob A. Abraham"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.19", "OA papers": [{"PaperId": "https://openalex.org/W2066512261", "PaperTitle": "Error Resilient Real-Time State Variable Systems for Signal Processing and Control", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Suvadeep Banerjee", "Alvaro Gomez-Pau", "Abhijit Chatterjee", "Jacob A. Abraham"]}]}, {"DBLP title": "Variability and Soft-Error Resilience in Dependable VLSI Platform.", "DBLP authors": ["Yukio Mitsuyama", "Hidetoshi Onodera"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.20", "OA papers": [{"PaperId": "https://openalex.org/W2045939766", "PaperTitle": "Variability and Soft-Error Resilience in Dependable VLSI Platform", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kochi University of Technology": 1.0, "Kyoto University": 1.0}, "Authors": ["Yukio Mitsuyama", "Hidetoshi Onodera"]}]}, {"DBLP title": "Adaptive Mitigation of Parameter Variations.", "DBLP authors": ["Farshad Firouzi", "Fangming Ye", "Saman Kiamehr", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.21", "OA papers": [{"PaperId": "https://openalex.org/W2012852931", "PaperTitle": "Adaptive Mitigation of Parameter Variations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Duke University": 2.0}, "Authors": ["Farshad Firouzi", "Fangming Ye", "Saman Kiamehr", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Reliability-Driven Pipelined Scan-Like Testing of Digital Microfluidic Biochips.", "DBLP authors": ["Zipeng Li", "Trung Anh Dinh", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.22", "OA papers": [{"PaperId": "https://openalex.org/W2016540621", "PaperTitle": "Reliability-Driven Pipelined Scan-Like Testing of Digital Microfluidic Biochips", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Duke University": 2.0, "Ritsumeikan University": 1.0, "National Cheng Kung University": 1.0}, "Authors": ["Zipeng Li", "Trung Hoa Dinh", "Tsung-Yi Ho", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A Cost-Effective Stimulus Generator for Battery Channel Characterization in Electric Vehicles.", "DBLP authors": ["Shao-Feng Hung", "Long-Yi Lin", "Hao-Chiao Hong"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.23", "OA papers": [{"PaperId": "https://openalex.org/W2092125853", "PaperTitle": "A Cost-Effective Stimulus Generator for Battery Channel Characterization in Electric Vehicles", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Department of Electrical and Computer Engineering": 1.0}, "Authors": ["Shao-Feng Hung", "Long-Yi Lin", "Hao-Chiao Hong"]}]}, {"DBLP title": "Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean Difference Method.", "DBLP authors": ["Bappaditya Mondal", "Dipak Kumar Kole", "Debesh Kumar Das", "Hafizur Rahaman"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.24", "OA papers": [{"PaperId": "https://openalex.org/W1969837086", "PaperTitle": "Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean Difference Method", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Department of Information Technology Indian Institute of Engineering Science and Technology, Shibpur, India": 3.0, "Jadavpur University": 1.0}, "Authors": ["Bappaditya Mondal", "Dipak K. Kole", "Debesh K. Das", "Hafizur Rahaman"]}]}, {"DBLP title": "High-Speed Serial Embedded Deterministic Test for System-on-Chip Designs.", "DBLP authors": ["Maciej Trawka", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jakub Janicki", "Jerzy Tyszer"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.25", "OA papers": [{"PaperId": "https://openalex.org/W1997924888", "PaperTitle": "High-Speed Serial Embedded Deterministic Test for System-on-Chip Designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Gda\u0144sk University of Technology": 1.0, "Mentor Technologies": 4.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Maciej Trawka", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jakub Janicki", "Jerzy Tyszer"]}]}, {"DBLP title": "A Scalable and Parallel Test Access Strategy for NoC-Based Multicore System.", "DBLP authors": ["Taewoo Han", "Inhyuk Choi", "Hyunggoy Oh", "Sungho Kang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.26", "OA papers": [{"PaperId": "https://openalex.org/W2008125077", "PaperTitle": "A Scalable and Parallel Test Access Strategy for NoC-Based Multicore System", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Taewoo Han", "In-Hyuk Choi", "Hyunggoy Oh", "Sungho Kang"]}]}, {"DBLP title": "On Covering Structural Defects in NoCs by Functional Tests.", "DBLP authors": ["Atefe Dalirsani", "Nadereh Hatami", "Michael E. Imhof", "Marcus Eggenberger", "Gert Schley", "Martin Radetzki", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.27", "OA papers": [{"PaperId": "https://openalex.org/W2077339032", "PaperTitle": "On Covering Structural Defects in NoCs by Functional Tests", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Stuttgart": 7.0}, "Authors": ["Atefe Dalirsani", "Nadereh Hatami", "Michael A. Imhof", "Marcus Eggenberger", "Gert Schley", "Martin Radetzki", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Design, Verification, and Application of IEEE 1687.", "DBLP authors": ["Farrokh Ghani Zadegan", "Erik Larsson", "Artur Jutman", "Sergei Devadze", "Rene Krenz-Baath"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.28", "OA papers": [{"PaperId": "https://openalex.org/W2038476033", "PaperTitle": "Design, Verification, and Application of IEEE 1687", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Lund University": 2.0, "Testonica Lab": 2.0, "Hamm-Lippstadt University of Applied Sciences": 1.0}, "Authors": ["Farrokh Ghani Zadegan", "Erik G. Larsson", "Artur Jutman", "Sergei Devadze", "Rene Krenz-Baath"]}]}, {"DBLP title": "Silicon Evaluation of Cell-Aware ATPG Tests and Small Delay Tests.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty", "Arun Gunda", "Nicole Wu", "Jianyu Ning"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.29", "OA papers": [{"PaperId": "https://openalex.org/W2043807076", "PaperTitle": "Silicon Evaluation of Cell-Aware ATPG Tests and Small Delay Tests", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Broadcom (United States)": 3.0, "Avago Technol., Shanghai, China": 2.0}, "Authors": ["Fan Yang", "Sreejit Chakravarty", "Arun Gunda", "Nicole Wu", "Jianyu Ning"]}]}, {"DBLP title": "On Supporting Sequential Constraints for On-Chip Generation of Post-silicon Validation Stimuli.", "DBLP authors": ["Xiaobing Shi", "Nicola Nicolici"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.30", "OA papers": [{"PaperId": "https://openalex.org/W2036210008", "PaperTitle": "On Supporting Sequential Constraints for On-Chip Generation of Post-silicon Validation Stimuli", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Xiaobing Shi", "Nicola Nicolici"]}]}, {"DBLP title": "Predicting IC Defect Level Using Diagnosis.", "DBLP authors": ["Cheng Xue", "R. D. (Shawn) Blanton"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.31", "OA papers": [{"PaperId": "https://openalex.org/W1967318117", "PaperTitle": "Predicting IC Defect Level Using Diagnosis", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Cheng Xue", "Ronald E. Blanton"]}]}, {"DBLP title": "Testability-Driven Fault Sampling for Deterministic Test Coverage Estimation of Large Designs.", "DBLP authors": ["Kun-Han Tsai"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.32", "OA papers": [{"PaperId": "https://openalex.org/W1988584325", "PaperTitle": "Testability-Driven Fault Sampling for Deterministic Test Coverage Estimation of Large Designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mentor Technologies": 1.0}, "Authors": ["Kun-Han Tsai"]}]}, {"DBLP title": "Methodology for Early RTL Testability and Coverage Analysis and Its Application to Industrial Designs.", "DBLP authors": ["Chandan Kumar", "Fadi Maamari", "Kiran Vittal", "Wilson Pradeep", "Rajesh Tiwari", "Srivaths Ravi"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.33", "OA papers": [{"PaperId": "https://openalex.org/W2004791847", "PaperTitle": "Methodology for Early RTL Testability and Coverage Analysis and Its Application to Industrial Designs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (United States)": 3.0}, "Authors": ["Chandan Kumar", "F. Maamari", "Kiran Vittal", "Wilson Pradeep", "Rajesh Kumar Tiwari", "Srivaths Ravi"]}]}, {"DBLP title": "Circuit Parameter Independent Test Pattern Generation for Interconnect Open Defects.", "DBLP authors": ["Dominik Erb", "Karsten Scheibler", "Matthias Sauer", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.34", "OA papers": [{"PaperId": "https://openalex.org/W2085453167", "PaperTitle": "Circuit Parameter Independent Test Pattern Generation for Interconnect Open Defects", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Freiburg": 4.0, "University of Iowa": 1.0}, "Authors": ["Dominik Erb", "Karsten Scheibler", "Matthias Sauer", "Sudhakar M. Reddy", "Bernd Becker"]}]}, {"DBLP title": "Built-In Scrambling Analysis for Yield Enhancement of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Hao-Cheng Jheng", "Hao-Wei Lin", "Masaki Hashizume", "Seiji Kajihara"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.41", "OA papers": [{"PaperId": "https://openalex.org/W2084493380", "PaperTitle": "Built-In Scrambling Analysis for Yield Enhancement of Embedded Memories", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University of Science and Technology": 3.0, "Tokushima University": 1.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Shyue-Kung Lu", "Hao-Cheng Jheng", "Haowei Lin", "Masaki Hashizume", "Seiji Kajihara"]}]}, {"DBLP title": "Intra-channel Reconfigurable Interface for TSV and Micro Bump Fault Tolerance in 3-D RAMs.", "DBLP authors": ["Kuan-Te Wu", "Jin-Fu Li", "Yun-Chao Yu", "Chih-Sheng Hou", "Chi-Chun Yang", "Ding-Ming Kwai", "Yung-Fa Chou", "Chih-Yen Lo"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.42", "OA papers": [{"PaperId": "https://openalex.org/W2069798307", "PaperTitle": "Intra-channel Reconfigurable Interface for TSV and Micro Bump Fault Tolerance in 3-D RAMs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 5.0, "Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan": 3.0}, "Authors": ["Kuan-Te Wu", "Jin-Fu Li", "Yun-Chao Yu", "Chih-Sheng Hou", "Chi-Chun Yang", "Ding-Ming Kwai", "Yung-Fa Chou", "Chih-Yen Lo"]}]}, {"DBLP title": "SRAM Array Yield Estimation under Spatially-Correlated Process Variation.", "DBLP authors": ["Jizhe Zhang", "Sandeep K. Gupta"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.43", "OA papers": [{"PaperId": "https://openalex.org/W2075123181", "PaperTitle": "SRAM Array Yield Estimation under Spatially-Correlated Process Variation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Zhang Jizhe", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test.", "DBLP authors": ["Yousuke Miyake", "Yasuo Sato", "Seiji Kajihara", "Yukiya Miura"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.38", "OA papers": [{"PaperId": "https://openalex.org/W2044547009", "PaperTitle": "Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Kyushu Kogyo Daigaku, Kitakyushu, Fukuoka, JP": 3.0, "Shuto General Hospital": 0.5, "Tokyo Metropolitan University": 0.5}, "Authors": ["Yousuke Miyake", "Yasuo Sato", "Seiji Kajihara", "Yukiya Miura"]}]}, {"DBLP title": "On-Line Transition-Time Monitoring for Die-to-Die Interconnects in 3D ICs.", "DBLP authors": ["Shi-Yu Huang", "Hua-Xuan Li", "Zeng-Fu Zeng", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.39", "OA papers": [{"PaperId": "https://openalex.org/W2091911110", "PaperTitle": "On-Line Transition-Time Monitoring for Die-to-Die Interconnects in 3D ICs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 3.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0}, "Authors": ["Shi-Yu Huang", "Hua-Xuan Li", "Zeng-Fu Zeng", "Kun-Han Tsai", "Wu-Tung Cheng"]}]}, {"DBLP title": "A Novel Circuit for Transition-Edge Detection: Using a Stochastic Comparator Group to Test Transition-Edge.", "DBLP authors": ["Takahiro J. Yamaguchi", "James S. Tandon", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.40", "OA papers": [{"PaperId": "https://openalex.org/W2091119006", "PaperTitle": "A Novel Circuit for Transition-Edge Detection: Using a Stochastic Comparator Group to Test Transition-Edge", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advantest (Japan)": 1.0, "Microsemi, San Jose, CA, USA": 1.0, "The University of Tokyo": 2.0}, "Authors": ["Takahiro Yamaguchi", "James S. Tandon", "Satoshi Komatsu", "Kunihiro Asada"]}]}, {"DBLP title": "Low Power Test Compression with Programmable Broadcast-Based Control.", "DBLP authors": ["Sylwester Milewski", "Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.35", "OA papers": [{"PaperId": "https://openalex.org/W2035690862", "PaperTitle": "Low Power Test Compression with Programmable Broadcast-Based Control", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Mentor Graphics Corporation , Wilsonville, OR, USA": 2.0}, "Authors": ["Sylwester Milewski", "Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Exploit Dynamic Voltage and Frequency Scaling for SoC Test Scheduling under Thermal Constraints.", "DBLP authors": ["Li Ling", "Jianhui Jiang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.36", "OA papers": [{"PaperId": "https://openalex.org/W2059473540", "PaperTitle": "Exploit Dynamic Voltage and Frequency Scaling for SoC Test Scheduling under Thermal Constraints", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tongji University": 2.0}, "Authors": ["Li Ling", "Jian-Hui Jiang"]}]}, {"DBLP title": "High Quality Testing of Grid Style Power Gating.", "DBLP authors": ["Vasileios Tenentes", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Shida Zhong", "Sheng Yang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.37", "OA papers": [{"PaperId": "https://openalex.org/W1996610696", "PaperTitle": "High Quality Testing of Grid Style Power Gating", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southampton": 4.0, "University of Liverpool": 1.0}, "Authors": ["Vasileios Tenentes", "Saqib Khursheed", "Bashir M. Al-Hashimi", "Shida Zhong", "Sheng Yang"]}]}, {"DBLP title": "A Resizing Method to Minimize Effects of Hardware Trojans.", "DBLP authors": ["Byeongju Cha", "Sandeep K. Gupta"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.44", "OA papers": [{"PaperId": "https://openalex.org/W2089949818", "PaperTitle": "A Resizing Method to Minimize Effects of Hardware Trojans", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Byeongju Cha", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "High Resolution Pulse Propagation Driven Trojan Detection in Digital Logic: Optimization Algorithms and Infrastructure.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.45", "OA papers": [{"PaperId": "https://openalex.org/W1984515112", "PaperTitle": "High Resolution Pulse Propagation Driven Trojan Detection in Digital Logic: Optimization Algorithms and Infrastructure", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 3.0, "Auburn University": 1.0}, "Authors": ["Sabyasachi Deyati", "Barry J. Muldrey", "Adit D. Singh", "Abhijit Chatterjee"]}]}, {"DBLP title": "Physically-Aware Diagnostic Resolution.", "DBLP authors": ["John A. Porche", "R. D. (Shawn) Blanton"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.46", "OA papers": [{"PaperId": "https://openalex.org/W2059003023", "PaperTitle": "Physically-Aware Diagnostic Resolution", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["John A. Porche", "R.D. Blanton"]}]}, {"DBLP title": "On-Chip Implementation of an Integrator-Based Servo-Loop for ADC Static Linearity Test.", "DBLP authors": ["Guillaume Renaud", "Manuel J. Barragan", "Salvador Mir", "Marc Sabut"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.47", "OA papers": [{"PaperId": "https://openalex.org/W2056737996", "PaperTitle": "On-Chip Implementation of an Integrator-Based Servo-Loop for ADC Static Linearity Test", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Guillaume Renaud", "Manuel J. Barragan", "Salvador Mir", "Marc Sabut"]}]}, {"DBLP title": "An ATE Based 32 Gbaud PAM-4 At-Speed Characterization and Testing Solution.", "DBLP authors": ["Jose Moreira", "Hubert Werkmann", "Masahiro Ishida", "Bernhard Roth", "Volker Filsinger", "Sui-Xia Yang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.48", "OA papers": [{"PaperId": "https://openalex.org/W2065714092", "PaperTitle": "An ATE Based 32 Gbaud PAM-4 At-Speed Characterization and Testing Solution", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advantest (Singapore)": 4.0, "CF Technologies (United States)": 2.0}, "Authors": ["Jos\u00e9 Cl\u00e1udio Fonseca Moreira", "Hubert Werkmann", "Ishida M", "Bernhard Roth", "V. Filsinger", "Sui-Xia Yang"]}]}, {"DBLP title": "Testing of Non-volatile Logic-Based System Chips.", "DBLP authors": ["Yong-Xiao Chen", "Jin-Fu Li"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.49", "OA papers": [{"PaperId": "https://openalex.org/W2076385893", "PaperTitle": "Testing of Non-volatile Logic-Based System Chips", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 2.0}, "Authors": ["Yong-Xiao Chen", "Jin-Fu Li"]}]}, {"DBLP title": "Dual-Purpose Mixed-Level Test Generation Using Swarm Intelligence.", "DBLP authors": ["Kelson Gent", "Michael S. Hsiao"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.50", "OA papers": [{"PaperId": "https://openalex.org/W2020752185", "PaperTitle": "Dual-Purpose Mixed-Level Test Generation Using Swarm Intelligence", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Kelson Gent", "Michael Hsiao"]}]}, {"DBLP title": "Opportunities and Verification Challenges of Run-Time Performance Adaptation.", "DBLP authors": ["Masanori Hashimoto"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.53", "OA papers": [{"PaperId": "https://openalex.org/W2124747320", "PaperTitle": "Opportunities and Verification Challenges of Run-Time Performance Adaptation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Osaka University": 1.0}, "Authors": ["Masanori Hashimoto"]}]}, {"DBLP title": "An On-Chip Digital Environment Monitor for Field Test.", "DBLP authors": ["Seiji Kajihara", "Yousuke Miyake", "Yasuo Sato", "Yukiya Miura"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.54", "OA papers": [{"PaperId": "https://openalex.org/W2024277864", "PaperTitle": "An On-Chip Digital Environment Monitor for Field Test", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu Institute of Technology": 3.0, "Tokyo Metropolitan University": 1.0}, "Authors": ["Seiji Kajihara", "Yousuke Miyake", "Yasuo Sato", "Yukiya Miura"]}]}, {"DBLP title": "On-Chip Monitoring for In-Place Diagnosis of Undesired Power Domain Problems in IC Chips.", "DBLP authors": ["Makoto Nagata", "Daisuke Fujimoto", "Noriyuki Miura"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.55", "OA papers": [{"PaperId": "https://openalex.org/W2059701549", "PaperTitle": "On-Chip Monitoring for In-Place Diagnosis of Undesired Power Domain Problems in IC Chips", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kobe University": 3.0}, "Authors": ["Makoto Nagata", "Daisuke Fujimoto", "Noriyuki Miura"]}]}, {"DBLP title": "An On-Line Timing Error Detection Method for Silicon Debug.", "DBLP authors": ["Yun Cheng", "Huawei Li", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.63", "OA papers": [{"PaperId": "https://openalex.org/W2015785233", "PaperTitle": "An On-Line Timing Error Detection Method for Silicon Debug", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Yun Cheng", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "An All Digital Distributed Sensor Network Based Framework for Continuous Noise Monitoring and Timing Failure Analysis in SoCs.", "DBLP authors": ["Mehdi Sadi", "Zoe Conroy", "Bill Eklow", "Matthias Kamm", "Nematollah Bidokhti", "Mark Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.64", "OA papers": [{"PaperId": "https://openalex.org/W2018013690", "PaperTitle": "An All Digital Distributed Sensor Network Based Framework for Continuous Noise Monitoring and Timing Failure Analysis in SoCs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Connecticut": 2.0, "Cisco Systems (United States)": 4.0}, "Authors": ["Mehdi Sadi", "Zoe Conroy", "Bill Eklow", "Matthias Kamm", "Nematollah Bidokhti", "Mark Tehranipoor"]}]}, {"DBLP title": "On-Chip Delay Sensor for Environments with Large Temperature Fluctuations.", "DBLP authors": ["Jibing Qiu", "Guihai Yan", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.65", "OA papers": [{"PaperId": "https://openalex.org/W1999978016", "PaperTitle": "On-Chip Delay Sensor for Environments with Large Temperature Fluctuations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 3.0}, "Authors": ["Jibing Qiu", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Timing Evaluation Tests for Scan Enable Signals with Application to TDF Testing.", "DBLP authors": ["Jie Zou", "Chao Han", "Adit D. Singh"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.59", "OA papers": [{"PaperId": "https://openalex.org/W2013261053", "PaperTitle": "Timing Evaluation Tests for Scan Enable Signals with Application to TDF Testing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Auburn University": 3.0}, "Authors": ["Jie Zou", "Chao Han", "Adit D. Singh"]}]}, {"DBLP title": "FPGA-Based Subset Sum Delay Lines.", "DBLP authors": ["Chung-Yun Wang", "Yu-Yi Chen", "Jiun-Lang Huang", "Xuan-Lun Huang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.60", "OA papers": [{"PaperId": "https://openalex.org/W2019459422", "PaperTitle": "FPGA-Based Subset Sum Delay Lines", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chung-Yun Wang", "Yu-Yi Chen", "Jiun-Lang Huang", "Xuan-Lun Huang"]}]}, {"DBLP title": "Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units.", "DBLP authors": ["Yussuf Ali", "Yuta Yamato", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.61", "OA papers": [{"PaperId": "https://openalex.org/W2061141752", "PaperTitle": "Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nara Institute of Science and Technology": 4.0, "Gunma University": 1.0}, "Authors": ["Yussuf Ali", "Yuta Yamato", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue"]}]}, {"DBLP title": "High Quality System Level Test and Diagnosis.", "DBLP authors": ["Artur Jutman", "Matteo Sonza Reorda", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.62", "OA papers": [{"PaperId": "https://openalex.org/W1981066526", "PaperTitle": "High Quality System Level Test and Diagnosis", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Testonica Lab., Tallinn, Estonia": 1.0, "Polytechnic University of Turin": 1.0, "University of Stuttgart": 1.0}, "Authors": ["Artur Jutman", "Matteo Sonza Reorda", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults.", "DBLP authors": ["Cheng-Hung Wu", "Kuen-Jong Lee"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.56", "OA papers": [{"PaperId": "https://openalex.org/W2095537921", "PaperTitle": "An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Cheng-Hung Wu", "Kuen-Jong Lee"]}]}, {"DBLP title": "On the Generation of Diagnostic Test Set for Intra-cell Defects.", "DBLP authors": ["Zhenzhou Sun", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel", "Etienne Auvray"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.57", "OA papers": [{"PaperId": "https://openalex.org/W2033128783", "PaperTitle": "On the Generation of Diagnostic Test Set for Intra-cell Defects", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0, "Laboratoire des Technologies de la Micro\u00e9lectronique": 1.0}, "Authors": ["Z. J. Sun", "Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel", "Auvray E"]}]}, {"DBLP title": "Diagnosing Cell Internal Defects Using Analog Simulation-Based Fault Models.", "DBLP authors": ["Huaxing Tang", "Brady Benware", "Michael Reese", "Joseph Caroselli", "Thomas Herrmann", "Friedrich Hapke", "Robert Tao", "Wu-Tung Cheng", "Manish Sharma"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.58", "OA papers": [{"PaperId": "https://openalex.org/W2022412407", "PaperTitle": "Diagnosing Cell Internal Defects Using Analog Simulation-Based Fault Models", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Mentor Technologies": 4.0, "Advanced Micro Devices (United States)": 3.0, "GlobalFoundries (Germany)": 1.0, "[Mentor Graphics, Hamburg, Germany]": 1.0}, "Authors": ["Huaxing Tang", "Brady Benware", "Michael L. Reese", "J. Caroselli", "Thomas Herrmann", "Friedrich Hapke", "Robert Tao", "Wu-Tung Cheng", "Manish Sharma"]}]}, {"DBLP title": "Improving Output Compaction Efficiency with High Observability Scan Chains.", "DBLP authors": ["Sying-Jyan Wang", "Che-Wei Kao", "Katherine Shu-Min Li"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.66", "OA papers": [{"PaperId": "https://openalex.org/W2038535139", "PaperTitle": "Improving Output Compaction Efficiency with High Observability Scan Chains", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Hsing University": 2.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Sying-Jyan Wang", "Che-Wei Kao", "Katherine Shu-Min Li"]}]}, {"DBLP title": "Two-Step Dynamic Encoding for Linear Decompressors.", "DBLP authors": ["Emil Gizdarski"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.67", "OA papers": [{"PaperId": "https://openalex.org/W2003936936", "PaperTitle": "Two-Step Dynamic Encoding for Linear Decompressors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Synopsys (United States)": 1.0}, "Authors": ["Emil Gizdarski"]}]}, {"DBLP title": "A Case Study on Implementing Compressed DFT Architecture.", "DBLP authors": ["Anshuman Chandra", "Subramanian Chebiyam", "Rohit Kapur"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.68", "OA papers": [{"PaperId": "https://openalex.org/W2053311960", "PaperTitle": "A Case Study on Implementing Compressed DFT Architecture", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["A. Chandra", "Subramanian Chebiyam", "Rohit Kapur"]}]}, {"DBLP title": "Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs.", "DBLP authors": ["Yu Bi", "Pierre-Emmanuel Gaillardon", "Xiaobo Sharon Hu", "Michael T. Niemier", "Jiann-Shiun Yuan", "Yier Jin"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.69", "OA papers": [{"PaperId": "https://openalex.org/W2020279094", "PaperTitle": "Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of Central Florida": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "University of Notre Dame": 2.0}, "Authors": ["Yu Bi", "Pierre-Emmanuel Gaillardon", "Xiaobo Sharon Hu", "Michael Niemier", "Jiann-Shiun Yuan", "Yier Jin"]}]}, {"DBLP title": "Advanced Analysis of Cell Stability for Reliable SRAM PUFs.", "DBLP authors": ["Alison Hosey", "Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.70", "OA papers": [{"PaperId": "https://openalex.org/W2075058667", "PaperTitle": "Advanced Analysis of Cell Stability for Reliable SRAM PUFs", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Connecticut": 5.0}, "Authors": ["Alison Hosey", "Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Mohammad Tehranipoor"]}]}, {"DBLP title": "On the Use of Scan Chain to Improve Physical Attacks (Extended Abstract).", "DBLP authors": ["Junfeng Fan", "Hua Xie", "Yiwei Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/ATS.2014.71", "OA papers": [{"PaperId": "https://openalex.org/W2011435831", "PaperTitle": "On the Use of Scan Chain to Improve Physical Attacks (Extended Abstract)", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nationz Technol., Shenzhen, China": 3.0}, "Authors": ["Junfeng Fan", "Hua Xie", "Yiwei Zhang"]}]}]