@IEEEtranBSTCTL{IEEEexample:BSTcontrol,
CTLuse_forced_etal = "yes",
CTLmax_names_forced_etal = "3",
CTLnames_show_etal = "3",
}


@string{ISCA     = "ISCA"}
@string{ASPLOS   = "ASPLOS"}
@string{HPCA     = "HPCA"}
@string{MICRO    = "MICRO" }
@string{PLDI	 = "Proc. ACM Conf. on Programming Language Design and Implementation (PLDI)"}
@string{PACT     = "PACT" }
@string{ISPASS   = "ISPASS"}
@string{IISWC    = "Proc. IEEE Symp. on Workload Characterization (IISWC)"}
@string{CPE      = "Computer Performance Evaluation and Benchmarking Lecture Notes in Computer Science"}
@string{DATE	 = "Proc. IEEE/ACM Conf. on Design Automation and Test in Europe (DATE)"}
@string{ICCD     = "Proc. IEEE Conf. on Computer Design (ICCD)"}
@string{SPAA     = "Proc. ACM Symp. on Parallel Algorithms and Architectures (SPAA)"}
@string{TC       = "IEEE Trans. on Computers"}
@string{STOC     = "Proc. ACM Symp. on Theory of Computing (STOC)"}
@string{CGO      = "Proc. IEEE/ACM Symp. on Code Generation and Optimization (CGO)"}
@string{PPOPP    = "Proc. ACM Symp. on Prin. and Prac. of Par. Prog. (PPoPP)"}
@string{SIGGRAPH = "Proc. ACM Conf. on Comp. Grap. and Interactive Tech. (SIGGRAPH)"}
@string{IPDPS    = "Proc. IEEE Int'l Parallel and Distributed Processing Symp. (IPDPS)"}
@string{CASES	 = "CASES"}
@string{ISLPED	 = "ISLPED"}
@string{DAC	 = "Proc. ACM/IEEE Design Automation Conference (DAC)"}
@string{JSSC     = "IEEE Journal of Solid-State Circuits"}
@string{POPL     = "Proc. ACM Symp. on Principles of Prog. Lang. (POPL)"}
@string{INTEL    = "http://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool"}
@string{ISLPED   = "ISLPED"}
@string{DTIS     = "Proc. Conf. on Design & Technology of Integrated Systems in Nanoscale Era"}
@string{GLSVLSI  = "GLVLSI"}
@string{ICS      = "ICS"}

@inproceedings{ref:ahead,
 author = {Seznec, Andr{\'e} and Jourdan, St{\'e}phan and Sainrat, Pascal and Michaud, Pierre},
 title = {Multiple-block ahead branch predictors},
 booktitle = ASPLOS,
 year = {1996},
}
%pages = {116--127},

@article{ref:perf,
  title={{Performance characterization of SPEC CPU2006 benchmarks on Intel Core 2 Duo processor}},
  author={Prakash, Tribuvan Kumar and Peng, Lu},
  journal={ISAST Trans. Comput. Softw. Eng},
  volume={2},
  number={1},
  pages={36--41},
  year={2008}
}

@inproceedings{ref:generation,
  title={{Generation, Validation and Analysis of SPEC CPU2006 Simulation Points Based on Branch, Memory and TLB Characteristics}},
  author={Ganesan, K. and Panwar, D. and John, L.K.},
  booktitle=CPE,
  pages={121--137},
  year={2009}
}

@article{ref:gem5,
  title={The gem5 simulator},
  author={Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R and Krishna, Tushar and Sardashti, Somayeh and others},
  journal={ACM SIGARCH},
  volume={39},
  number={2},
  pages={1--7},
  year={2011},
  publisher={ACM}
}

@inproceedings{ref:pin,
  title={{Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation}},
  author={Luk, C. and Cohn, R. and Muth, R. and Patil, H. and Klauser, A. and Lowney, G. and Wallace, S. and Reddi, V.J. and Hazelwood, K.},
  booktitle=PLDI,
  pages={},
  year={2005},
}

@inproceedings{ref:branch,
  title={{Branch Prediction On Demand: an Energy-Efficient Solution}},
  author={Chaver, D. and Pinuel, L. and Prieto, M. and Tirado, F. and Huang, M. C.},
  booktitle=ISLPED,
  pages={},
  year={2003},
}

@inproceedings{ref:towards,
  title={{Towards an energy efficient branch prediction scheme using profiling, adaptive bias measurement and delay region scheduling}},
  author={Hicks, M. and Egan, C. and Christianson, B. and Quick, P.},
  booktitle=DTIS,
  pages={19--24},
  year={2007},
}


@inproceedings{ref:efficient,
  title={{Power efficient branch prediction through early identification of branch addresses}},
  author={Yang, C. and Orailoglu, A.},
  booktitle=CASES,
  pages={169--178},
  year={2006},
}


@inproceedings{ref:aware,
  title={{Power-aware branch prediction techniques: a compiler-hints based approach for VLIW processors}},
  author={Monchiero, M. and Palermo, G. and Sami, M. and Silvano, C. and Zaccaria, V. and Zafalon, R. },
  booktitle=GLSVLSI,
  pages={},
  year={2004},
}


@inproceedings{ref:classification,
  title={{Branch Classification: a New Mechanism for Improving Branch Predictor Performance}},
  author={Chang, P.Y. and Hao, E. and Yeh, T.Y. and Patt, Y.},
  booktitle=MICRO,
  pages={22-31},
  year={1994},
}


@inproceedings{ref:mcpat,
  title={{McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures}},
  author={Li, Sheng and Ahn, Jung Ho and Strong, Richard D and Brockman, Jay B and Tullsen, Dean M and Jouppi, Norman P},
  booktitle=MICRO,
  pages={469-480},
  year={2009},
}

@inproceedings{ref:static,
  title={{Static Methods in Hybrid Branch Prediction}},
  author={Grunwald, D. and Lindsay, D. and Zorn, B.},
  booktitle=PACT,
  pages={},
  year={1998},
}

@ARTICLE{ref:power7,
	author={Sinharoy, B. and Kalla, R. and Starke, W. J. and Le, H. Q. and Cargnoni, R. and Van Norstrand, J. A. and Ronchetti, B. J. and Stuecheli, J. and Leenstra, J. and Guthrie, G. L. and Nguyen, D. Q. and Blaner, B. and Marino, C. F. and Retter, E. and Williams, P.}, 
	journal={IBM J. Res. Dev.}, 
	title={{IBM POWER7 multicore server processor}}, 
	year={2011}, 
	volume={55}, 
	doi={10.1147/JRD.2011.2127330}, 
}
%number={3}, 
%pages={1--29}, 

@inproceedings{ref:EV8,
  author = {Seznec, Andr{\'e} and Felix, Stephen and Krishnan, Venkata and Sazeides, Yiannakis},
  title = {{Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor}},
  booktitle = ISCA,
  year = {2002},
} 
%pages = {295--306}

@inproceedings{ref:FTB,
  author = {Reinman, Glenn and Austin, Todd and Calder, Brad},
  title = {A Scalable Front-end Architecture for Fast Instruction Delivery},
  booktitle = ISCA,
  year = {1999},
} 
%pages = {234--245}

@inproceedings{ref:Jimenez:2000,
  author = {Jim{\'e}nez, Daniel A. and Keckler, Stephen W. and Lin, Calvin},
  title = {The Impact of Delay on the Design of Branch Predictors},
  booktitle = MICRO,
  year = {2000},
  pages = {67},
} 

@inproceedings{ref:NLS,
  author = {Calder, Brad and Grunwald, Dirk},
  title = {Next Cache Line and Set Prediction},
  booktitle = ISCA,
  year = {1995},
  pages = {287--296},
}

@inproceedings{ref:BAC,
  author = {Yeh, Tse-Yu and Marr, Deborah T. and Patt, Yale N.},
  title = {Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache},
  booktitle = ICS,
  year = {1993},
  pages = {67--76},
}


@article{ref:R8000,
  author = {Hsu, Peter Yan-Tek},
  title = {{Designing the TFP Microprocessor}},
  journal = {IEEE Micro},
  volume = {14},
  number = {2},
  year = {1994},
  pages = {23--33},
} 

@inproceedings{ref:A15,
  author = {Travis Lanier},
  title = {Exploring the Design of the Cortex-{{A}}15 Processor},
  booktitle={{ARM TechCon}},
  year = 2011
}

@article{ref:gshare,
  author={MCFARLING, S},
  title={Combining Branch Predictors},
  journal={WRL Technical Note, TN-36, Digital Equipment Corporation},
  year={1993}
}

@article{ref:21264,
  author = {Kessler, R. E.},
  title = {{The Alpha 21264 Microprocessor}},
  journal = {IEEE Micro},
  volume = {19},
  number = {2},
  year = {1999},
  pages = {24--36},
}

@article{ref:power4,
  author = {Tendler, J. M. and Dodson, J. S. and Fields, J. S. and Le, H. and Sinharoy, B.},
  title = {{POWER4 System Microarchitecture}},
  journal = {IBM J. Res. Dev.},
  issue_date = {January 2002},
  volume = {46},
  number = {1},
  year = {2002},
}
%pages = {5--25},

@inproceedings{ref:alpha_energy,
	author = {Buyuktosunoglu, A. and El-Moursy, A. and Albonesi, {D.H.}},
	title = {An oldest-first selection logic implementation for non-compacting issue queues [microprocessor power reduction]},
	journal = {{ASIC/SOC} Conference, 2002. 15th Annual {IEEE} International},
	pages = {31-35},
	year = {2002},
}

@misc{ref:HSA,
	title = {{The HSA Foundation}},
	howpublished = {{http://hsafoundation.com}}
}

@article{ref:seznec1999aliased,
  title={De-aliased hybrid branch predictors},
  author={Seznec, Andr{\'e} and Michaud, Pierre and others},
  journal={Technical Report RR-3618, Inria},
  year={Feb. 1999}
}

@misc{giacalone2001method,
  title={Method and apparatus for predicting multiple conditional branches},
  author={Giacalone, Glenn P and Edmondson, John H},
  year={2001},
  publisher={Google Patents},
  note={{{US}} Patent 6,272,624}
}

@article{ref:hamerly2005simpoint,
  title={{SimPoint 3.0: Faster and more flexible program phase analysis}},
  author={Hamerly, Greg and Perelman, Erez and Lau, Jeremy and Calder, Brad},
  journal={Journal of Instruction Level Parallelism},
  volume={7},
  number={4},
  pages={1--28},
  year={2005}
}

@inproceedings{chang1997improving,
  title = {{Improving Branch Prediction Accuracy by Reducing Pattern History
  Table Interference}},
  author = {Chang, Po-Yung and Evers, Marius and Patt, Yale N.},
  booktitle=PACT,
  year = {1996},
  pages = {48},
} 

@inproceedings{ref:mahlke1994,
  title={{Characterizing the impact of predicated execution on branch prediction}},
  author={Mahlke, Scott A and Hank, Richard E and Bringmann, Roger A and Gyllenhaal, John C and Gallagher, David M and Hwu, Wen-mei W},
  booktitle={Proceedings of the 27th annual international symposium on Microarchitecture},
  pages={217--227},
  year={1994},
}

@article{boggs2004microarchitecture,
  title={{The Microarchitecture of the Intel Pentium 4 Processor on 90nm
  Technology.}},
  author={Boggs, Darrell and Baktha, Aravindh and Hawkins, Jason and Marr,
  Deborah T and Miller, J Alan and Roussel, Patrice and Singhal, Ronak and
  Toll, Bret and Venkatraman, KS},
  journal={Intel Technology Journal},
  volume={8},
  number={1},
  year={2004}
}

@techreport{ref:odbp_tech,
  title={On-Demand Branch Prediction},
  author={Mohammadi, Milad and Han, Song and Aamodt, Tor M. and Dally, William J.},
  year={2013},
  institution={Stanford University}
}

@inproceedings{ref:combining,
  title={Combining static and dynamic branch prediction to reduce destructive
  aliasing},
    author={Patil, Harish and Emer, Joel},
	booktitle=HPCA,
	year={2000},
}
% pages={251--262},

@inproceedings{ref:suganuma2001dynamic,
  title={A dynamic optimization framework for a Java just-in-time compiler},
  author={Suganuma, Toshio and Yasue, Toshiaki and Kawahito, Motohiro and
	Komatsu, Hideaki and Nakatani, Toshio},
  booktitle={ACM SIGPLAN Notices},
  volume={36},
  number={11},
  pages={180--195},
  year={2001},
}


