#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\va_math.vpi";
S_0000014e89d72aa0 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
P_0000014e89d26ed0 .param/l "K" 1 2 6, +C4<00000000000000000000000000000100>;
P_0000014e89d26f08 .param/l "P" 1 2 14, +C4<00000000000000000000000000001010>;
v0000014e89d6fba0_0 .net "A0", 3 0, v0000014e89d6f380_0;  1 drivers
v0000014e89d6f740_0 .var "A_t", 0 0;
v0000014e89d6ea20_0 .net "B0", 3 0, v0000014e89d70820_0;  1 drivers
v0000014e89d6fce0_0 .var "B_t", 0 0;
v0000014e89d6f7e0_0 .net "N0", 3 0, L_0000014e89ddcf80;  1 drivers
v0000014e89d70640_0 .net "Z", 0 0, L_0000014e89ddcbc0;  1 drivers
v0000014e89d6f880_0 .var "Z_t", 0 0;
v0000014e89d6fd80_0 .var "clk", 0 0;
v0000014e89d6f920_0 .var/i "i", 31 0;
S_0000014e89d74370 .scope module, "instancia_datos" "tester" 2 17, 3 1 0, S_0000014e89d72aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_valor";
    .port_info 1 /OUTPUT 4 "B_valor";
P_0000014e89d6e510 .param/l "K" 0 3 1, +C4<00000000000000000000000000000100>;
v0000014e89d6f380_0 .var "A_valor", 3 0;
v0000014e89d70820_0 .var "B_valor", 3 0;
S_0000014e89d7dd40 .scope module, "red" "red_iterativa" 2 22, 4 5 0, S_0000014e89d72aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "N";
    .port_info 3 /OUTPUT 1 "Z";
P_0000014e89d6e450 .param/l "K" 0 4 6, +C4<00000000000000000000000000000100>;
v0000014e89d6f1a0_0 .net "A", 3 0, v0000014e89d6f380_0;  alias, 1 drivers
v0000014e89d6ede0_0 .net "B", 3 0, v0000014e89d70820_0;  alias, 1 drivers
v0000014e89d70280_0 .net "N", 3 0, L_0000014e89ddcf80;  alias, 1 drivers
v0000014e89d6f6a0_0 .net "Z", 0 0, L_0000014e89ddcbc0;  alias, 1 drivers
L_0000014e89d70500 .part L_0000014e89ddcf80, 0, 1;
L_0000014e89d701e0 .part v0000014e89d6f380_0, 1, 1;
L_0000014e89d6fc40 .part v0000014e89d70820_0, 1, 1;
L_0000014e89d6cb30 .part L_0000014e89ddcf80, 1, 1;
L_0000014e89d6ca90 .part v0000014e89d6f380_0, 2, 1;
L_0000014e89dde600 .part v0000014e89d70820_0, 2, 1;
L_0000014e89ddd660 .part v0000014e89d6f380_0, 0, 1;
L_0000014e89dddde0 .part v0000014e89d70820_0, 0, 1;
L_0000014e89ddd340 .part L_0000014e89ddcf80, 2, 1;
L_0000014e89ddd8e0 .part v0000014e89d6f380_0, 3, 1;
L_0000014e89ddd0c0 .part v0000014e89d70820_0, 3, 1;
L_0000014e89ddcf80 .concat8 [ 1 1 1 1], L_0000014e89ddc540, L_0000014e89d6b980, L_0000014e89ddc1c0, L_0000014e89ddbcf0;
L_0000014e89ddcbc0 .part L_0000014e89ddcf80, 3, 1;
S_0000014e89d7ded0 .scope module, "final" "Final_DI" 4 45, 5 1 0, S_0000014e89d7dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Z";
L_0000014e89ddbd60 .functor NOT 1, L_0000014e89ddd8e0, C4<0>, C4<0>, C4<0>;
L_0000014e89ddb900 .functor OR 1, L_0000014e89ddbd60, L_0000014e89ddd0c0, C4<0>, C4<0>;
L_0000014e89ddc150 .functor AND 1, L_0000014e89ddbd60, L_0000014e89ddd0c0, C4<1>, C4<1>;
L_0000014e89ddbdd0 .functor AND 1, L_0000014e89ddd340, L_0000014e89ddb900, C4<1>, C4<1>;
L_0000014e89ddbcf0 .functor OR 1, L_0000014e89ddbdd0, L_0000014e89ddc150, C4<0>, C4<0>;
v0000014e89d705a0_0 .net "A", 0 0, L_0000014e89ddd8e0;  1 drivers
v0000014e89d6f2e0_0 .net "B", 0 0, L_0000014e89ddd0c0;  1 drivers
v0000014e89d70000_0 .net "Z", 0 0, L_0000014e89ddbcf0;  1 drivers
v0000014e89d700a0_0 .net "n", 0 0, L_0000014e89ddd340;  1 drivers
v0000014e89d6f240_0 .net "notA", 0 0, L_0000014e89ddbd60;  1 drivers
v0000014e89d6f420_0 .net "s0", 0 0, L_0000014e89ddc150;  1 drivers
v0000014e89d6f4c0_0 .net "s1", 0 0, L_0000014e89ddb900;  1 drivers
v0000014e89d6f560_0 .net "s2", 0 0, L_0000014e89ddbdd0;  1 drivers
S_0000014e89d78ff0 .scope module, "inicial" "Inicial_DI" 4 16, 6 1 0, S_0000014e89d7dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "N";
L_0000014e89ddc310 .functor NOT 1, L_0000014e89ddd660, C4<0>, C4<0>, C4<0>;
L_0000014e89ddc540 .functor OR 1, L_0000014e89ddc310, L_0000014e89dddde0, C4<0>, C4<0>;
v0000014e89d6efc0_0 .net "A", 0 0, L_0000014e89ddd660;  1 drivers
v0000014e89d6ee80_0 .net "B", 0 0, L_0000014e89dddde0;  1 drivers
v0000014e89d6eac0_0 .net "N", 0 0, L_0000014e89ddc540;  1 drivers
v0000014e89d6f060_0 .net "Z", 0 0, L_0000014e89ddc310;  1 drivers
S_0000014e89d79180 .scope generate, "serie_tipica[1]" "serie_tipica[1]" 4 28, 4 28 0, S_0000014e89d7dd40;
 .timescale 0 0;
P_0000014e89d6da90 .param/l "i" 0 4 28, +C4<01>;
S_0000014e89d75770 .scope module, "tipico" "Tipica_DI" 4 33, 7 1 0, S_0000014e89d79180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_0000014e89d6b9f0 .functor NOT 1, L_0000014e89d701e0, C4<0>, C4<0>, C4<0>;
L_0000014e89d6b7c0 .functor OR 1, L_0000014e89d6b9f0, L_0000014e89d6fc40, C4<0>, C4<0>;
L_0000014e89d6b8a0 .functor AND 1, L_0000014e89d6b9f0, L_0000014e89d6fc40, C4<1>, C4<1>;
L_0000014e89d6b910 .functor AND 1, L_0000014e89d70500, L_0000014e89d6b7c0, C4<1>, C4<1>;
L_0000014e89d6b980 .functor OR 1, L_0000014e89d6b910, L_0000014e89d6b8a0, C4<0>, C4<0>;
v0000014e89d6ef20_0 .net "A", 0 0, L_0000014e89d701e0;  1 drivers
v0000014e89d70460_0 .net "B", 0 0, L_0000014e89d6fc40;  1 drivers
v0000014e89d6eca0_0 .net "N", 0 0, L_0000014e89d6b980;  1 drivers
v0000014e89d6f600_0 .net "n", 0 0, L_0000014e89d70500;  1 drivers
v0000014e89d6fb00_0 .net "notA", 0 0, L_0000014e89d6b9f0;  1 drivers
v0000014e89d70320_0 .net "s0", 0 0, L_0000014e89d6b8a0;  1 drivers
v0000014e89d708c0_0 .net "s1", 0 0, L_0000014e89d6b7c0;  1 drivers
v0000014e89d703c0_0 .net "s2", 0 0, L_0000014e89d6b910;  1 drivers
S_0000014e89d75900 .scope generate, "serie_tipica[2]" "serie_tipica[2]" 4 28, 4 28 0, S_0000014e89d7dd40;
 .timescale 0 0;
P_0000014e89d6e810 .param/l "i" 0 4 28, +C4<010>;
S_0000014e89d2d060 .scope module, "tipico" "Tipica_DI" 4 33, 7 1 0, S_0000014e89d75900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_0000014e89d6b360 .functor NOT 1, L_0000014e89d6ca90, C4<0>, C4<0>, C4<0>;
L_0000014e89d6b3d0 .functor OR 1, L_0000014e89d6b360, L_0000014e89dde600, C4<0>, C4<0>;
L_0000014e89ddc770 .functor AND 1, L_0000014e89d6b360, L_0000014e89dde600, C4<1>, C4<1>;
L_0000014e89ddb890 .functor AND 1, L_0000014e89d6cb30, L_0000014e89d6b3d0, C4<1>, C4<1>;
L_0000014e89ddc1c0 .functor OR 1, L_0000014e89ddb890, L_0000014e89ddc770, C4<0>, C4<0>;
v0000014e89d6fe20_0 .net "A", 0 0, L_0000014e89d6ca90;  1 drivers
v0000014e89d6f100_0 .net "B", 0 0, L_0000014e89dde600;  1 drivers
v0000014e89d6ec00_0 .net "N", 0 0, L_0000014e89ddc1c0;  1 drivers
v0000014e89d6ed40_0 .net "n", 0 0, L_0000014e89d6cb30;  1 drivers
v0000014e89d6f9c0_0 .net "notA", 0 0, L_0000014e89d6b360;  1 drivers
v0000014e89d706e0_0 .net "s0", 0 0, L_0000014e89ddc770;  1 drivers
v0000014e89d6fa60_0 .net "s1", 0 0, L_0000014e89d6b3d0;  1 drivers
v0000014e89d70140_0 .net "s2", 0 0, L_0000014e89ddb890;  1 drivers
    .scope S_0000014e89d74370;
T_0 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000014e89d6f380_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014e89d70820_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000014e89d72aa0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e89d6fd80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e89d6fd80_0, 0, 1;
    %delay 10, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014e89d72aa0;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "resultado.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000014e89d72aa0 {0 0 0};
    %vpi_call 2 44 "$monitor", "\012 Derecha - Izquierda", "\012 Los valores ingresados son:", "\012 A=%b B=%b", v0000014e89d6fba0_0, v0000014e89d6ea20_0, "\012 La salida es: Z=%b \012", v0000014e89d70640_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e89d6f920_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014e89d6f920_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000014e89d6fba0_0;
    %load/vec4 v0000014e89d6f920_0;
    %part/s 1;
    %store/vec4 v0000014e89d6f740_0, 0, 1;
    %load/vec4 v0000014e89d6ea20_0;
    %load/vec4 v0000014e89d6f920_0;
    %part/s 1;
    %store/vec4 v0000014e89d6fce0_0, 0, 1;
    %load/vec4 v0000014e89d6f7e0_0;
    %load/vec4 v0000014e89d6f920_0;
    %part/s 1;
    %store/vec4 v0000014e89d6f880_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000014e89d6f920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e89d6f920_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./tester.v";
    "./red_iterativa.v";
    "./celda_final.v";
    "./celda_inicial.v";
    "./celda_tipica.v";
