$date
	Thu Feb 22 17:35:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ROM $end
$var wire 8 ! data [7:0] $end
$var reg 12 " addr [11:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 12 $ addr [11:0] $end
$var wire 1 # clk $end
$var reg 8 % data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#5000
b10 !
b10 %
1#
#10000
0#
#15000
1#
#20000
0#
b1010 "
b1010 $
#25000
1#
#30000
0#
#35000
1#
#40000
0#
