$date
	Sun Sep 18 23:05:58 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench_simple $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$scope module myOR $end
$var wire 8 # in [7:0] $end
$var reg 1 ! out $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b11111111 #
b11111111 "
1!
$end
#100
b1 $
#200
b10 $
#300
b11 $
#400
b100 $
#500
b101 $
#600
b110 $
#700
b111 $
#800
b1000 $
#1000
b0 $
0!
b0 "
b0 #
#1100
b1 $
#1200
b10 $
#1300
b11 $
#1400
b100 $
#1500
b101 $
#1600
b110 $
#1700
b111 $
#1800
b1000 $
#2000
b0 $
b10101010 "
b10101010 #
#2100
1!
b1 $
#2200
b10 $
#2300
b11 $
#2400
b100 $
#2500
b101 $
#2600
b110 $
#2700
b111 $
#2800
b1000 $
#3000
b0 $
0!
b0 "
b0 #
#3100
b1 $
#3200
b10 $
#3300
b11 $
#3400
b100 $
#3500
b101 $
#3600
b110 $
#3700
b111 $
#3800
b1000 $
#4000
1!
b0 $
b11111111 "
b11111111 #
