#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Jul  4 14:40:51 2015
# Process ID: 16248
# Log file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.906 ; gain = 499.516 ; free physical = 6529 ; free virtual = 15748
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206180 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:230]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_1/design_1_v_tc_0_1_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_1/design_1_v_tc_0_1_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 168 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1693.578 ; gain = 834.676 ; free physical = 6516 ; free virtual = 15715
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -216 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1700.605 ; gain = 7.020 ; free physical = 6510 ; free virtual = 15710

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "f83f1247".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1700.609 ; gain = 0.000 ; free physical = 6507 ; free virtual = 15683
Phase 1 Generate And Synthesize Debug Cores | Checksum: afd6a9e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1700.609 ; gain = 0.004 ; free physical = 6507 ; free virtual = 15683
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 4602e142

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1700.609 ; gain = 0.004 ; free physical = 6505 ; free virtual = 15681

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 28 inverter(s) to 28 load pin(s).
INFO: [Opt 31-10] Eliminated 1576 cells.
Phase 3 Constant Propagation | Checksum: f5c6d1fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1700.609 ; gain = 0.004 ; free physical = 6532 ; free virtual = 15708

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 5207 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1300 unconnected cells.
Phase 4 Sweep | Checksum: 1c712cbe3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1700.609 ; gain = 0.004 ; free physical = 6532 ; free virtual = 15708
Ending Logic Optimization Task | Checksum: 1c712cbe3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1700.609 ; gain = 0.004 ; free physical = 6532 ; free virtual = 15708
Implement Debug Cores | Checksum: 11d735c73
Logic Optimization | Checksum: 40ea8c5f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 11e1ca985

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1764.613 ; gain = 0.000 ; free physical = 6480 ; free virtual = 15656
Ending Power Optimization Task | Checksum: 11e1ca985

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1764.613 ; gain = 64.004 ; free physical = 6480 ; free virtual = 15656
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1764.613 ; gain = 71.035 ; free physical = 6480 ; free virtual = 15656
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1780.613 ; gain = 0.000 ; free physical = 6476 ; free virtual = 15654
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -216 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e1d24d59

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1780.621 ; gain = 0.000 ; free physical = 6503 ; free virtual = 15643

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1780.621 ; gain = 0.000 ; free physical = 6503 ; free virtual = 15643
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1780.621 ; gain = 0.000 ; free physical = 6501 ; free virtual = 15640

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c050c861

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1780.621 ; gain = 0.000 ; free physical = 6501 ; free virtual = 15640
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6534 ; free virtual = 15674

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6534 ; free virtual = 15674

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: e81f127a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6534 ; free virtual = 15674
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15ad25af8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6534 ; free virtual = 15674

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 19608af6a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6530 ; free virtual = 15669
Phase 2.1.2.1 Place Init Design | Checksum: 18dfb1733

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6529 ; free virtual = 15668
Phase 2.1.2 Build Placer Netlist Model | Checksum: 18dfb1733

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6529 ; free virtual = 15668

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 18dfb1733

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6529 ; free virtual = 15668
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 18dfb1733

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6529 ; free virtual = 15668
Phase 2.1 Placer Initialization Core | Checksum: 18dfb1733

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6529 ; free virtual = 15668
Phase 2 Placer Initialization | Checksum: 18dfb1733

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.672 ; gain = 120.051 ; free physical = 6529 ; free virtual = 15668

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: cbe23fa0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6540 ; free virtual = 15680

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: cbe23fa0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6540 ; free virtual = 15680

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: fabefd43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6533 ; free virtual = 15672

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1006f521c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6533 ; free virtual = 15672

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1006f521c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6533 ; free virtual = 15672

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: bd39f667

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6533 ; free virtual = 15672

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 12c1f32f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6541 ; free virtual = 15671

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659
Phase 4.6 Small Shape Detail Placement | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659
Phase 4 Detail Placement | Checksum: 1eea9bf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a8753ad4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1a8753ad4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.812. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659
Phase 5.2.2 Post Placement Optimization | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659
Phase 5.2 Post Commit Optimization | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15659

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15658
Phase 5.5 Placer Reporting | Checksum: fc236c2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15658

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 101aa84c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15658
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 101aa84c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15658
Ending Placer Task | Checksum: fc7c277b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.688 ; gain = 152.066 ; free physical = 6528 ; free virtual = 15658
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.688 ; gain = 152.070 ; free physical = 6528 ; free virtual = 15658
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1932.688 ; gain = 0.000 ; free physical = 6517 ; free virtual = 15658
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1932.688 ; gain = 0.000 ; free physical = 6500 ; free virtual = 15632
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1932.688 ; gain = 0.000 ; free physical = 6497 ; free virtual = 15630
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1932.688 ; gain = 0.000 ; free physical = 6498 ; free virtual = 15631
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -216 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10df9e01c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.590 ; gain = 77.902 ; free physical = 6366 ; free virtual = 15487

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10df9e01c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.590 ; gain = 77.902 ; free physical = 6364 ; free virtual = 15485

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10df9e01c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.578 ; gain = 89.891 ; free physical = 6332 ; free virtual = 15454
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d378371b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6302 ; free virtual = 15424
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.94   | TNS=0      | WHS=-0.165 | THS=-80.4  |

Phase 2 Router Initialization | Checksum: 15e2727ec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6302 ; free virtual = 15424

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11a742b9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6302 ; free virtual = 15424

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 805
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12c7f44bc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6302 ; free virtual = 15423
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.34   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 253a48c74

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ba8aa314

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.34   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19c22dccf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423
Phase 4 Rip-up And Reroute | Checksum: 19c22dccf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1fb14c766

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.35   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1fb14c766

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1fb14c766

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6304 ; free virtual = 15423

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1f5dc0350

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.35   | TNS=0      | WHS=0.03   | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1b72fccc4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.835798 %
  Global Horizontal Routing Utilization  = 1.12708 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1ec69954e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ec69954e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 249163124

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.35   | TNS=0      | WHS=0.03   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 249163124

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2052.438 ; gain = 119.750 ; free physical = 6306 ; free virtual = 15425
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2052.438 ; gain = 0.000 ; free physical = 6292 ; free virtual = 15425
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Jul  4 14:42:20 2015...
