set ::env(PROJECT_NAME) fwrisc
set ::env(DESIGN_TOP) fwrisc_fpga_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/OpenCores_designs/processors/fwrisc/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/OpenCores_designs/processors/fwrisc/rtl/fwrisc_fpga_top.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
