<stg><name>FIR8_Pipeline_SHIFTER_LOOP</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln73 = store i4 7, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.body:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln73 = br i1 %tmp, void %for.body.split, void %for.inc17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="4">
<![CDATA[
for.body.split:1 %trunc_ln73 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split:5 %icmp_ln75 = icmp_eq  i4 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:6 %br_ln75 = br i1 %icmp_ln75, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:0 %add_ln78 = add i3 %trunc_ln73, i3 7

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
if.else:1 %zext_ln78 = zext i3 %add_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %shift_reg_addr = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="3">
<![CDATA[
if.else:4 %shift_reg_load = load i3 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:0 %store_ln76 = store i8 %x_read, i8 0

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:0 %add_ln73 = add i4 %i_1, i4 15

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln73 = store i4 %add_ln73, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc:2 %br_ln73 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.body.split:0 %zext_ln73 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:2 %specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:3 %speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln73"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:4 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:3 %shift_reg_addr_1 = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="3">
<![CDATA[
if.else:4 %shift_reg_load = load i3 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
if.else:5 %store_ln78 = store i8 %shift_reg_load, i3 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
if.else:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="44" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i8" to="x_read" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="x" to="x_read" fromId="43" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln73" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="i" to="store_ln73" fromId="5" toId="7">
</dataflow>
<dataflow id="53" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="i_1" to="tmp" fromId="9" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="tmp" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="tmp" to="br_ln73" fromId="10" toId="11">
</dataflow>
<dataflow id="60" from="i_1" to="trunc_ln73" fromId="9" toId="12">
</dataflow>
<dataflow id="61" from="i_1" to="icmp_ln75" fromId="9" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln75" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="icmp_ln75" to="br_ln75" fromId="13" toId="14">
</dataflow>
<dataflow id="65" from="trunc_ln73" to="add_ln78" fromId="12" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="add_ln78" fromId="66" toId="15">
</dataflow>
<dataflow id="68" from="add_ln78" to="zext_ln78" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="shift_reg" to="shift_reg_addr" fromId="44" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="shift_reg_addr" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="zext_ln78" to="shift_reg_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="shift_reg_addr" to="shift_reg_load" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="x_read" to="store_ln76" fromId="6" toId="19">
</dataflow>
<dataflow id="76" from="StgValue_75" to="store_ln76" fromId="75" toId="19">
</dataflow>
<dataflow id="77" from="i_1" to="add_ln73" fromId="9" toId="21">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln73" fromId="78" toId="21">
</dataflow>
<dataflow id="80" from="add_ln73" to="store_ln73" fromId="21" toId="22">
</dataflow>
<dataflow id="81" from="i" to="store_ln73" fromId="5" toId="22">
</dataflow>
<dataflow id="82" from="i_1" to="zext_ln73" fromId="9" toId="24">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecPipeline" to="specpipeline_ln73" fromId="83" toId="25">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specpipeline_ln73" fromId="85" toId="25">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specpipeline_ln73" fromId="87" toId="25">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specpipeline_ln73" fromId="87" toId="25">
</dataflow>
<dataflow id="90" from="StgValue_87" to="specpipeline_ln73" fromId="87" toId="25">
</dataflow>
<dataflow id="92" from="empty_0" to="specpipeline_ln73" fromId="91" toId="25">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln73" fromId="93" toId="26">
</dataflow>
<dataflow id="96" from="StgValue_95" to="speclooptripcount_ln73" fromId="95" toId="26">
</dataflow>
<dataflow id="97" from="StgValue_95" to="speclooptripcount_ln73" fromId="95" toId="26">
</dataflow>
<dataflow id="98" from="StgValue_95" to="speclooptripcount_ln73" fromId="95" toId="26">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopName" to="specloopname_ln73" fromId="99" toId="27">
</dataflow>
<dataflow id="102" from="empty_3" to="specloopname_ln73" fromId="101" toId="27">
</dataflow>
<dataflow id="103" from="shift_reg" to="shift_reg_addr_1" fromId="44" toId="28">
</dataflow>
<dataflow id="104" from="StgValue_70" to="shift_reg_addr_1" fromId="70" toId="28">
</dataflow>
<dataflow id="105" from="zext_ln73" to="shift_reg_addr_1" fromId="24" toId="28">
</dataflow>
<dataflow id="106" from="shift_reg_addr" to="shift_reg_load" fromId="17" toId="29">
</dataflow>
<dataflow id="107" from="shift_reg_load" to="store_ln78" fromId="29" toId="30">
</dataflow>
<dataflow id="108" from="shift_reg_addr_1" to="store_ln78" fromId="28" toId="30">
</dataflow>
<dataflow id="109" from="tmp" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="110" from="icmp_ln75" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="111" from="icmp_ln75" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
