// Seed: 25487413
module module_0 #(
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd72
) (
    input supply1 id_0,
    input wire id_1
);
  assign id_3 = id_3;
  defparam id_4 = 1, id_5 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input logic id_0
    , id_14 = 1,
    input wire id_1,
    input wire id_2,
    input wor id_3
    , id_15,
    output wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12
);
  id_16 :
  assert property (@(*) id_8) id_4 = 1;
  module_0(
      id_16, id_10
  );
  integer id_17 (.id_0(1'b0));
  final id_15 <= id_0;
endmodule
