vhdl xil_defaultlib  \
"../../../../HDL_Project.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.vhdl" \

nosort
