# SYNTHESIS, PLACE AND ROUTING OF ARITHMETIC LOGIC UNIT(ALU)


This repository contains the project report of and verilog file of VLSI-II lab course project. 


Tools used in this project:

1. Modelsim
2. Cadence Genus Tools
3. Cadence Encounter

Tasks:

1. ALU design
2. Test bench
3. Synthesis with specifications
4. Place and Routing
5. Static timing analysis
