{
  "models": { "ILA":"m0" , "VERILOG": "m1" },
  "instruction mapping": [],
  "state mapping": {  
    "mema":"**MEM**mema",
    "memb":"**MEM**memb"},

  "interface mapping": {
  	 "rst":"**RESET**", 
  	 "clk":"**CLOCK**",
  	 "addra":"addra",
     "addrb":"addrb",
     "start":"start",
     "mem_a_raddr":"**MEM**mema.raddr",
     "mem_a_rdata":"**MEM**mema.rdata",
     "mem_a_waddr":"**MEM**mema.waddr",
     "mem_a_wdata":"**MEM**mema.wdata",
     "mem_a_wen":"**MEM**mema.wen",
     "mem_b_raddr":"**MEM**memb.raddr",
     "mem_b_rdata":"**MEM**memb.rdata",
     "mem_b_waddr":"**MEM**memb.waddr",
     "mem_b_wdata":"**MEM**memb.wdata",
     "mem_b_wen":"**MEM**memb.wen"
  },

  "mapping control" : ["MEM_mema.vlg_ren == (m1.state == 0)", "MEM_memb.vlg_ren == (m1.state == 0)"],
  "functions":{ "f1":["condres","condarg0", "condarg1"] }
}
