vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/Verilog/test/test.v
source_file = 1, C:/altera/13.0sp1/Verilog/test/db/test.cbx.xml
design_name = test
instance = comp, \a~I\, a, test, 1
instance = comp, \x2~I\, x2, test, 1
instance = comp, \x1~I\, x1, test, 1
instance = comp, \comb~0\, comb~0, test, 1
instance = comp, \y~I\, y, test, 1
