

================================================================
== Vivado HLS Report for 'assignment_4_cpp'
================================================================
* Date:           Mon Apr 28 17:38:43 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment_4_cpp
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.930 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      829|      829| 8.290 us | 8.290 us |  829|  829|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      828|      828|        69|          -|          -|    12|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     10|        0|      208|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|     1558|      938|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      326|    -|
|Register             |        -|      -|       82|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|     1640|     1472|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |assignment_4_cpp_bkb_U1  |assignment_4_cpp_bkb  |        0|      0|  779|  469|    0|
    |assignment_4_cpp_cud_U2  |assignment_4_cpp_cud  |        0|      0|  779|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0| 1558|  938|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul1_d0             |     *    |     10|  0|  45|          64|          64|
    |add1_d0             |     +    |      0|  0|  71|          64|          64|
    |i_fu_140_p2         |     +    |      0|  0|  12|           4|           1|
    |sub1_d0             |     -    |      0|  0|  71|          64|          64|
    |icmp_ln9_fu_134_p2  |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |     10|  0| 208|         200|         197|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  317|         71|    1|         71|
    |i_0_reg_123  |    9|          2|    4|          8|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  326|         73|    5|         79|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  70|   0|   70|          0|
    |i_0_reg_123        |   4|   0|    4|          0|
    |i_reg_190          |   4|   0|    4|          0|
    |zext_ln11_reg_195  |   4|   0|   64|         60|
    +-------------------+----+----+-----+-----------+
    |Total              |  82|   0|  142|         60|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | assignment_4_cpp | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | assignment_4_cpp | return value |
|ap_start              |  in |    1| ap_ctrl_hs | assignment_4_cpp | return value |
|ap_done               | out |    1| ap_ctrl_hs | assignment_4_cpp | return value |
|ap_idle               | out |    1| ap_ctrl_hs | assignment_4_cpp | return value |
|ap_ready              | out |    1| ap_ctrl_hs | assignment_4_cpp | return value |
|array_a_cpp_address0  | out |    4|  ap_memory |    array_a_cpp   |     array    |
|array_a_cpp_ce0       | out |    1|  ap_memory |    array_a_cpp   |     array    |
|array_a_cpp_q0        |  in |   64|  ap_memory |    array_a_cpp   |     array    |
|array_b_cpp_address0  | out |    4|  ap_memory |    array_b_cpp   |     array    |
|array_b_cpp_ce0       | out |    1|  ap_memory |    array_b_cpp   |     array    |
|array_b_cpp_q0        |  in |   64|  ap_memory |    array_b_cpp   |     array    |
|add1_address0         | out |    4|  ap_memory |       add1       |     array    |
|add1_ce0              | out |    1|  ap_memory |       add1       |     array    |
|add1_we0              | out |    1|  ap_memory |       add1       |     array    |
|add1_d0               | out |   64|  ap_memory |       add1       |     array    |
|sub1_address0         | out |    4|  ap_memory |       sub1       |     array    |
|sub1_ce0              | out |    1|  ap_memory |       sub1       |     array    |
|sub1_we0              | out |    1|  ap_memory |       sub1       |     array    |
|sub1_d0               | out |   64|  ap_memory |       sub1       |     array    |
|mul1_address0         | out |    4|  ap_memory |       mul1       |     array    |
|mul1_ce0              | out |    1|  ap_memory |       mul1       |     array    |
|mul1_we0              | out |    1|  ap_memory |       mul1       |     array    |
|mul1_d0               | out |   64|  ap_memory |       mul1       |     array    |
|div1_address0         | out |    4|  ap_memory |       div1       |     array    |
|div1_ce0              | out |    1|  ap_memory |       div1       |     array    |
|div1_we0              | out |    1|  ap_memory |       div1       |     array    |
|div1_d0               | out |   64|  ap_memory |       div1       |     array    |
|mod1_address0         | out |    4|  ap_memory |       mod1       |     array    |
|mod1_ce0              | out |    1|  ap_memory |       mod1       |     array    |
|mod1_we0              | out |    1|  ap_memory |       mod1       |     array    |
|mod1_d0               | out |   64|  ap_memory |       mod1       |     array    |
+----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %array_a_cpp) nounwind, !map !7"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %array_b_cpp) nounwind, !map !13"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %add1) nounwind, !map !17"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %sub1) nounwind, !map !21"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %mul1) nounwind, !map !25"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %div1) nounwind, !map !29"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %mod1) nounwind, !map !33"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @assignment_4_cpp_str) nounwind"   --->   Operation 78 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.73ns)   --->   "br label %1" [assignment_4.cpp:9]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 80 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.72ns)   --->   "%icmp_ln9 = icmp eq i4 %i_0, -4" [assignment_4.cpp:9]   --->   Operation 81 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.80ns)   --->   "%i = add i4 %i_0, 1" [assignment_4.cpp:9]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %2" [assignment_4.cpp:9]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [assignment_4.cpp:11]   --->   Operation 85 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%array_a_cpp_addr = getelementptr [12 x i64]* %array_a_cpp, i64 0, i64 %zext_ln11" [assignment_4.cpp:11]   --->   Operation 86 'getelementptr' 'array_a_cpp_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.73ns)   --->   "%array_a_cpp_load = load i64* %array_a_cpp_addr, align 8" [assignment_4.cpp:11]   --->   Operation 87 'load' 'array_a_cpp_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%array_b_cpp_addr = getelementptr [12 x i64]* %array_b_cpp, i64 0, i64 %zext_ln11" [assignment_4.cpp:11]   --->   Operation 88 'getelementptr' 'array_b_cpp_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.73ns)   --->   "%array_b_cpp_load = load i64* %array_b_cpp_addr, align 8" [assignment_4.cpp:11]   --->   Operation 89 'load' 'array_b_cpp_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [assignment_4.cpp:17]   --->   Operation 90 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 91 [1/2] (0.73ns)   --->   "%array_a_cpp_load = load i64* %array_a_cpp_addr, align 8" [assignment_4.cpp:11]   --->   Operation 91 'load' 'array_a_cpp_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_3 : Operation 92 [1/2] (0.73ns)   --->   "%array_b_cpp_load = load i64* %array_b_cpp_addr, align 8" [assignment_4.cpp:11]   --->   Operation 92 'load' 'array_b_cpp_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_3 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln11 = add nsw i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:11]   --->   Operation 93 'add' 'add_ln11' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%add1_addr = getelementptr [12 x i64]* %add1, i64 0, i64 %zext_ln11" [assignment_4.cpp:11]   --->   Operation 94 'getelementptr' 'add1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.73ns)   --->   "store i64 %add_ln11, i64* %add1_addr, align 8" [assignment_4.cpp:11]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_3 : Operation 96 [1/1] (1.36ns)   --->   "%sub_ln12 = sub nsw i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:12]   --->   Operation 96 'sub' 'sub_ln12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sub1_addr = getelementptr [12 x i64]* %sub1, i64 0, i64 %zext_ln11" [assignment_4.cpp:12]   --->   Operation 97 'getelementptr' 'sub1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.73ns)   --->   "store i64 %sub_ln12, i64* %sub1_addr, align 8" [assignment_4.cpp:12]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_3 : Operation 99 [1/1] (5.47ns)   --->   "%mul_ln13 = mul nsw i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:13]   --->   Operation 99 'mul' 'mul_ln13' <Predicate = true> <Delay = 5.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%mul1_addr = getelementptr [12 x i64]* %mul1, i64 0, i64 %zext_ln11" [assignment_4.cpp:13]   --->   Operation 100 'getelementptr' 'mul1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.73ns)   --->   "store i64 %mul_ln13, i64* %mul1_addr, align 8" [assignment_4.cpp:13]   --->   Operation 101 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_3 : Operation 102 [68/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 102 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [68/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 103 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 104 [67/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 104 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [67/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 105 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 106 [66/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 106 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [66/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 107 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.57>
ST_6 : Operation 108 [65/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 108 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [65/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 109 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.57>
ST_7 : Operation 110 [64/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 110 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [64/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 111 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.57>
ST_8 : Operation 112 [63/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 112 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [63/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 113 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 114 [62/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 114 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [62/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 115 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 116 [61/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 116 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [61/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 117 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.57>
ST_11 : Operation 118 [60/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 118 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [60/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 119 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.57>
ST_12 : Operation 120 [59/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 120 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [59/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 121 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.57>
ST_13 : Operation 122 [58/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 122 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [58/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 123 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.57>
ST_14 : Operation 124 [57/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 124 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [57/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 125 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.57>
ST_15 : Operation 126 [56/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 126 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [56/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 127 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.57>
ST_16 : Operation 128 [55/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 128 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [55/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 129 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.57>
ST_17 : Operation 130 [54/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 130 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [54/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 131 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.57>
ST_18 : Operation 132 [53/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 132 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [53/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 133 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.57>
ST_19 : Operation 134 [52/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 134 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [52/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 135 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.57>
ST_20 : Operation 136 [51/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 136 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [51/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 137 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.57>
ST_21 : Operation 138 [50/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 138 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [50/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 139 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.57>
ST_22 : Operation 140 [49/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 140 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [49/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 141 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.57>
ST_23 : Operation 142 [48/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 142 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [48/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 143 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.57>
ST_24 : Operation 144 [47/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 144 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [47/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 145 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.57>
ST_25 : Operation 146 [46/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 146 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [46/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 147 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.57>
ST_26 : Operation 148 [45/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 148 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 149 [45/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 149 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.57>
ST_27 : Operation 150 [44/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 150 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [44/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 151 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.57>
ST_28 : Operation 152 [43/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 152 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [43/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 153 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.57>
ST_29 : Operation 154 [42/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 154 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [42/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 155 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.57>
ST_30 : Operation 156 [41/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 156 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [41/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 157 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.57>
ST_31 : Operation 158 [40/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 158 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [40/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 159 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.57>
ST_32 : Operation 160 [39/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 160 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [39/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 161 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.57>
ST_33 : Operation 162 [38/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 162 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 163 [38/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 163 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.57>
ST_34 : Operation 164 [37/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 164 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [37/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 165 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.57>
ST_35 : Operation 166 [36/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 166 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 167 [36/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 167 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.57>
ST_36 : Operation 168 [35/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 168 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 169 [35/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 169 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.57>
ST_37 : Operation 170 [34/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 170 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [34/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 171 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.57>
ST_38 : Operation 172 [33/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 172 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 173 [33/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 173 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.57>
ST_39 : Operation 174 [32/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 174 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 175 [32/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 175 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.57>
ST_40 : Operation 176 [31/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 176 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 177 [31/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 177 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.57>
ST_41 : Operation 178 [30/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 178 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 179 [30/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 179 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.57>
ST_42 : Operation 180 [29/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 180 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 181 [29/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 181 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.57>
ST_43 : Operation 182 [28/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 182 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 183 [28/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 183 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.57>
ST_44 : Operation 184 [27/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 184 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 185 [27/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 185 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.57>
ST_45 : Operation 186 [26/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 186 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 187 [26/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 187 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.57>
ST_46 : Operation 188 [25/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 188 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 189 [25/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 189 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.57>
ST_47 : Operation 190 [24/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 190 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 191 [24/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 191 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.57>
ST_48 : Operation 192 [23/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 192 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 193 [23/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 193 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.57>
ST_49 : Operation 194 [22/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 194 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 195 [22/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 195 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.57>
ST_50 : Operation 196 [21/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 196 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 197 [21/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 197 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.57>
ST_51 : Operation 198 [20/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 198 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 199 [20/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 199 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.57>
ST_52 : Operation 200 [19/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 200 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 201 [19/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 201 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.57>
ST_53 : Operation 202 [18/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 202 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 203 [18/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 203 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.57>
ST_54 : Operation 204 [17/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 204 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 205 [17/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 205 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.57>
ST_55 : Operation 206 [16/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 206 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 207 [16/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 207 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.57>
ST_56 : Operation 208 [15/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 208 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 209 [15/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 209 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.57>
ST_57 : Operation 210 [14/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 210 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 211 [14/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 211 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.57>
ST_58 : Operation 212 [13/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 212 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 213 [13/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 213 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.57>
ST_59 : Operation 214 [12/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 214 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 215 [12/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 215 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.57>
ST_60 : Operation 216 [11/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 216 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 217 [11/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 217 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.57>
ST_61 : Operation 218 [10/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 218 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 219 [10/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 219 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.57>
ST_62 : Operation 220 [9/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 220 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 221 [9/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 221 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.57>
ST_63 : Operation 222 [8/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 222 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 223 [8/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 223 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.57>
ST_64 : Operation 224 [7/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 224 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 225 [7/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 225 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.57>
ST_65 : Operation 226 [6/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 226 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 227 [6/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 227 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.57>
ST_66 : Operation 228 [5/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 228 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 229 [5/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 229 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.57>
ST_67 : Operation 230 [4/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 230 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 231 [4/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 231 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.57>
ST_68 : Operation 232 [3/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 232 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 233 [3/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 233 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.57>
ST_69 : Operation 234 [2/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 234 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 235 [2/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 235 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.30>
ST_70 : Operation 236 [1/68] (1.57ns)   --->   "%sdiv_ln14 = sdiv i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:14]   --->   Operation 236 'sdiv' 'sdiv_ln14' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 237 [1/1] (0.00ns)   --->   "%div1_addr = getelementptr [12 x i64]* %div1, i64 0, i64 %zext_ln11" [assignment_4.cpp:14]   --->   Operation 237 'getelementptr' 'div1_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 238 [1/1] (0.73ns)   --->   "store i64 %sdiv_ln14, i64* %div1_addr, align 8" [assignment_4.cpp:14]   --->   Operation 238 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_70 : Operation 239 [1/68] (1.57ns)   --->   "%srem_ln15 = srem i64 %array_a_cpp_load, %array_b_cpp_load" [assignment_4.cpp:15]   --->   Operation 239 'srem' 'srem_ln15' <Predicate = true> <Delay = 1.57> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 240 [1/1] (0.00ns)   --->   "%mod1_addr = getelementptr [12 x i64]* %mod1, i64 0, i64 %zext_ln11" [assignment_4.cpp:15]   --->   Operation 240 'getelementptr' 'mod1_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 241 [1/1] (0.73ns)   --->   "store i64 %srem_ln15, i64* %mod1_addr, align 8" [assignment_4.cpp:15]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_70 : Operation 242 [1/1] (0.00ns)   --->   "br label %1" [assignment_4.cpp:9]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_a_cpp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_b_cpp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mul1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ div1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mod1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
i_0               (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
i                 (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
br_ln9            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11         (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111]
array_a_cpp_addr  (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000]
array_b_cpp_addr  (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000]
ret_ln17          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
array_a_cpp_load  (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111]
array_b_cpp_load  (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111]
add_ln11          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add1_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln12          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub1_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln13          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mul1_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln14         (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
div1_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln15         (srem             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mod1_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_a_cpp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_a_cpp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_b_cpp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_b_cpp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="div1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mod1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="assignment_4_cpp_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="array_a_cpp_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="4" slack="0"/>
<pin id="36" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_a_cpp_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_a_cpp_load/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="array_b_cpp_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="64" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_b_cpp_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_b_cpp_load/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add1_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="1"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add1_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln11_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sub1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="1"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sub1_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln12_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mul1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="1"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mul1_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln13_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="div1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="68"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="div1_addr/70 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln14_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/70 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mod1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="68"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mod1_addr/70 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln15_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/70 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln11_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln11_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln12_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mul_ln13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln14/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln15/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="zext_ln11_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="204" class="1005" name="array_a_cpp_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_a_cpp_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="array_b_cpp_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_b_cpp_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="array_a_cpp_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="array_a_cpp_load "/>
</bind>
</comp>

<comp id="220" class="1005" name="array_b_cpp_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="array_b_cpp_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="30" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="127" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="127" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="127" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="156"><net_src comp="39" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="52" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="163"><net_src comp="39" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="52" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="170"><net_src comp="39" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="52" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="177"><net_src comp="173" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="178"><net_src comp="39" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="52" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="180" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="185"><net_src comp="39" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="52" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="140" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="198"><net_src comp="146" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="207"><net_src comp="32" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="212"><net_src comp="45" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="217"><net_src comp="39" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="223"><net_src comp="52" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="180" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add1 | {3 }
	Port: sub1 | {3 }
	Port: mul1 | {3 }
	Port: div1 | {70 }
	Port: mod1 | {70 }
 - Input state : 
	Port: assignment_4_cpp : array_a_cpp | {2 3 }
	Port: assignment_4_cpp : array_b_cpp | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln11 : 1
		array_a_cpp_addr : 2
		array_a_cpp_load : 3
		array_b_cpp_addr : 2
		array_b_cpp_load : 3
	State 3
		add_ln11 : 1
		store_ln11 : 2
		sub_ln12 : 1
		store_ln12 : 2
		mul_ln13 : 1
		store_ln13 : 2
		sdiv_ln14 : 1
		srem_ln15 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		store_ln14 : 1
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   sdiv   |    grp_fu_173    |    0    |   779   |   469   |
|----------|------------------|---------|---------|---------|
|   srem   |    grp_fu_180    |    0    |   779   |   469   |
|----------|------------------|---------|---------|---------|
|    add   |     i_fu_140     |    0    |    0    |    12   |
|          |  add_ln11_fu_152 |    0    |    0    |    71   |
|----------|------------------|---------|---------|---------|
|    sub   |  sub_ln12_fu_159 |    0    |    0    |    71   |
|----------|------------------|---------|---------|---------|
|    mul   |  mul_ln13_fu_166 |    10   |    0    |    45   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln9_fu_134 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln11_fu_146 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    10   |   1558  |   1146  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|array_a_cpp_addr_reg_204|    4   |
|array_a_cpp_load_reg_214|   64   |
|array_b_cpp_addr_reg_209|    4   |
|array_b_cpp_load_reg_220|   64   |
|       i_0_reg_123      |    4   |
|        i_reg_190       |    4   |
|    zext_ln11_reg_195   |   64   |
+------------------------+--------+
|          Total         |   208  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_52 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_173    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_173    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_180    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_180    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   528  ||  4.416  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |  1558  |  1146  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   54   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    4   |  1766  |  1200  |
+-----------+--------+--------+--------+--------+
