Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 22 14:09:15 2022
| Host         : DESKTOP-VMP0KK8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.705        0.000                      0                  304        0.111        0.000                      0                  304        3.000        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.705        0.000                      0                  304        0.111        0.000                      0                  304       19.500        0.000                       0                   153  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.705ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.602ns (22.369%)  route 5.560ns (77.631%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.353     4.724    timer/timer_counter_1/ff_1_0
    SLICE_X31Y65         LUT5 (Prop_lut5_I1_O)        0.152     4.876 f  timer/timer_counter_1/ff_2_i_2/O
                         net (fo=3, routed)           0.996     5.872    timer/timer_counter_1/ff_2_i_2_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I3_O)        0.332     6.204 r  timer/timer_counter_1/ff_6_i_1__0/O
                         net (fo=1, routed)           0.000     6.204    timer/timer_counter_1/mux_out[6]
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_6/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.079    38.908    timer/timer_counter_1/ff_6
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                 32.705    

Slack (MET) :             32.852ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 1.602ns (22.845%)  route 5.411ns (77.155%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 r  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 r  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 f  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.353     4.724    timer/timer_counter_1/ff_1_0
    SLICE_X31Y65         LUT5 (Prop_lut5_I1_O)        0.152     4.876 r  timer/timer_counter_1/ff_2_i_2/O
                         net (fo=3, routed)           0.847     5.723    timer/timer_counter_1/ff_2_i_2_n_0
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.332     6.055 r  timer/timer_counter_1/ff_2_i_1__6/O
                         net (fo=1, routed)           0.000     6.055    timer/timer_counter_1/ff_2_i_1__6_n_0
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_2/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.077    38.906    timer/timer_counter_1/ff_2
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                 32.852    

Slack (MET) :             32.869ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.626ns (23.108%)  route 5.411ns (76.892%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 r  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 r  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 f  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.353     4.724    timer/timer_counter_1/ff_1_0
    SLICE_X31Y65         LUT5 (Prop_lut5_I1_O)        0.152     4.876 r  timer/timer_counter_1/ff_2_i_2/O
                         net (fo=3, routed)           0.847     5.723    timer/timer_counter_1/ff_2_i_2_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.356     6.079 r  timer/timer_counter_1/ff_4_i_1__0/O
                         net (fo=1, routed)           0.000     6.079    timer/timer_counter_1/mux_out[4]
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_4/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.118    38.947    timer/timer_counter_1/ff_4
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 32.869    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 frog_movement/ff_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frog_brain/UP2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 2.160ns (31.032%)  route 4.801ns (68.968%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.552    -0.960    frog_movement/clk_out
    SLICE_X29Y60         FDRE                                         r  frog_movement/ff_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  frog_movement/ff_2/Q
                         net (fo=32, routed)          2.089     1.548    frog_movement/frog_y_coord[2]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.299     1.847 r  frog_movement/i__carry_i_6__16/O
                         net (fo=1, routed)           0.000     1.847    detect/inside_plant12_inferred__5/i__carry__0_1[1]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.397 r  detect/inside_plant12_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.397    detect/inside_plant12_inferred__5/i__carry_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.668 f  detect/inside_plant12_inferred__5/i__carry__0/CO[0]
                         net (fo=1, routed)           0.965     3.633    frog_movement/IDLE_FF_i_2_1[0]
    SLICE_X31Y53         LUT4 (Prop_lut4_I1_O)        0.373     4.006 f  frog_movement/IDLE_FF_i_6/O
                         net (fo=1, routed)           0.915     4.921    frog_movement/IDLE_FF_i_6_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.045 f  frog_movement/IDLE_FF_i_2/O
                         net (fo=6, routed)           0.832     5.877    frog_movement/IDLE_FF_i_9
    SLICE_X30Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.001 r  frog_movement/UP2_FF_i_1/O
                         net (fo=1, routed)           0.000     6.001    frog_brain/UP2_FF_1[1]
    SLICE_X30Y58         FDRE                                         r  frog_brain/UP2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.434    38.438    frog_brain/clk_out
    SLICE_X30Y58         FDRE                                         r  frog_brain/UP2_FF/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.094    38.906    
    SLICE_X30Y58         FDRE (Setup_fdre_C_D)        0.079    38.985    frog_brain/UP2_FF
  -------------------------------------------------------------------
                         required time                         38.985    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                 32.984    

Slack (MET) :             33.167ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 1.242ns (19.361%)  route 5.173ns (80.639%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.544     4.915    timer/timer_counter_1/ff_1_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.039 r  timer/timer_counter_1/ff_0_i_2__0/O
                         net (fo=7, routed)           0.418     5.457    timer/timer_counter_1/CE
    SLICE_X31Y65         FDRE                                         r  timer/timer_counter_1/ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X31Y65         FDRE                                         r  timer/timer_counter_1/ff_0/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X31Y65         FDRE (Setup_fdre_C_CE)      -0.205    38.624    timer/timer_counter_1/ff_0
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 33.167    

Slack (MET) :             33.167ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 1.242ns (19.361%)  route 5.173ns (80.639%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.544     4.915    timer/timer_counter_1/ff_1_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.039 r  timer/timer_counter_1/ff_0_i_2__0/O
                         net (fo=7, routed)           0.418     5.457    timer/timer_counter_1/CE
    SLICE_X31Y65         FDRE                                         r  timer/timer_counter_1/ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X31Y65         FDRE                                         r  timer/timer_counter_1/ff_1/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X31Y65         FDRE (Setup_fdre_C_CE)      -0.205    38.624    timer/timer_counter_1/ff_1
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 33.167    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.242ns (19.479%)  route 5.134ns (80.521%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.544     4.915    timer/timer_counter_1/ff_1_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.039 r  timer/timer_counter_1/ff_0_i_2__0/O
                         net (fo=7, routed)           0.379     5.418    timer/timer_counter_1/CE
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_2/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_CE)      -0.169    38.660    timer/timer_counter_1/ff_2
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.242ns (19.479%)  route 5.134ns (80.521%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.544     4.915    timer/timer_counter_1/ff_1_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.039 r  timer/timer_counter_1/ff_0_i_2__0/O
                         net (fo=7, routed)           0.379     5.418    timer/timer_counter_1/CE
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_3/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_CE)      -0.169    38.660    timer/timer_counter_1/ff_3
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.242ns (19.479%)  route 5.134ns (80.521%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.544     4.915    timer/timer_counter_1/ff_1_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.039 r  timer/timer_counter_1/ff_0_i_2__0/O
                         net (fo=7, routed)           0.379     5.418    timer/timer_counter_1/CE
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_4/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_CE)      -0.169    38.660    timer/timer_counter_1/ff_4
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 controller1/hor_counter/counter1/ff_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/timer_counter_1/ff_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.242ns (19.479%)  route 5.134ns (80.521%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.554    -0.958    controller1/hor_counter/counter1/clk_out
    SLICE_X38Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  controller1/hor_counter/counter1/ff_8/Q
                         net (fo=26, routed)          2.384     1.944    controller1/hor_counter/counter1/ff_8_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.150     2.094 f  controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     2.769    controller1/hor_counter/counter1/Hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.326     3.095 f  controller1/hor_counter/counter1/ff_0_i_6/O
                         net (fo=1, routed)           0.151     3.247    controller1/hor_counter/counter1/ff_0_i_6_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.371 r  controller1/hor_counter/counter1/ff_0_i_3__0/O
                         net (fo=27, routed)          1.544     4.915    timer/timer_counter_1/ff_1_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.039 r  timer/timer_counter_1/ff_0_i_2__0/O
                         net (fo=7, routed)           0.379     5.418    timer/timer_counter_1/CE
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         1.429    38.433    timer/timer_counter_1/clk
    SLICE_X30Y65         FDRE                                         r  timer/timer_counter_1/ff_5/C
                         clock pessimism              0.491    38.924    
                         clock uncertainty           -0.094    38.829    
    SLICE_X30Y65         FDRE (Setup_fdre_C_CE)      -0.169    38.660    timer/timer_counter_1/ff_5
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 controller1/ver_counter/counter2/ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller1/ver_counter/counter2/ff_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.603%)  route 0.284ns (60.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.564    -0.617    controller1/ver_counter/counter2/clk_out
    SLICE_X32Y49         FDRE                                         r  controller1/ver_counter/counter2/ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  controller1/ver_counter/counter2/ff_1/Q
                         net (fo=24, routed)          0.284    -0.193    controller1/ver_counter/counter2/ff_1_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.148 r  controller1/ver_counter/counter2/ff_4_i_1/O
                         net (fo=1, routed)           0.000    -0.148    controller1/ver_counter/counter2/mux_out[4]
    SLICE_X33Y50         FDRE                                         r  controller1/ver_counter/counter2/ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.830    -0.859    controller1/ver_counter/counter2/clk_out
    SLICE_X33Y50         FDRE                                         r  controller1/ver_counter/counter2/ff_4/C
                         clock pessimism              0.508    -0.350    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092    -0.258    controller1/ver_counter/counter2/ff_4
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 random_plant2/ff_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            random_plant2/ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.557    -0.624    random_plant2/clk_out
    SLICE_X31Y64         FDRE                                         r  random_plant2/ff_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  random_plant2/ff_5/Q
                         net (fo=2, routed)           0.068    -0.415    random_plant2/rnd_5
    SLICE_X30Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.370 r  random_plant2/first_FF_in/O
                         net (fo=1, routed)           0.000    -0.370    random_plant2/first_FF_in__0
    SLICE_X30Y64         FDRE                                         r  random_plant2/ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.824    -0.865    random_plant2/clk_out
    SLICE_X30Y64         FDRE                                         r  random_plant2/ff_0/C
                         clock pessimism              0.254    -0.611    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.120    -0.491    random_plant2/ff_0
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 halfsectime/timer_counter_1/ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            halfsectime/timer_counter_1/ff_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.556    -0.625    halfsectime/timer_counter_1/clk_out
    SLICE_X32Y66         FDRE                                         r  halfsectime/timer_counter_1/ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  halfsectime/timer_counter_1/ff_3/Q
                         net (fo=3, routed)           0.066    -0.418    halfsectime/timer_counter_1/ff_3_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.373 r  halfsectime/timer_counter_1/ff_4_i_1__1/O
                         net (fo=1, routed)           0.000    -0.373    halfsectime/timer_counter_1/mux_out[4]
    SLICE_X33Y66         FDRE                                         r  halfsectime/timer_counter_1/ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.822    -0.867    halfsectime/timer_counter_1/clk_out
    SLICE_X33Y66         FDRE                                         r  halfsectime/timer_counter_1/ff_4/C
                         clock pessimism              0.255    -0.612    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.092    -0.520    halfsectime/timer_counter_1/ff_4
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 controller1/ver_counter/counter2/ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller1/ver_counter/counter2/ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.656%)  route 0.336ns (64.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.564    -0.617    controller1/ver_counter/counter2/clk_out
    SLICE_X32Y49         FDRE                                         r  controller1/ver_counter/counter2/ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  controller1/ver_counter/counter2/ff_1/Q
                         net (fo=24, routed)          0.336    -0.141    controller1/ver_counter/counter2/ff_1_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.096 r  controller1/ver_counter/counter2/ff_3_i_1__6/O
                         net (fo=1, routed)           0.000    -0.096    controller1/ver_counter/counter2/ff_3_i_1__6_n_0
    SLICE_X33Y50         FDRE                                         r  controller1/ver_counter/counter2/ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.830    -0.859    controller1/ver_counter/counter2/clk_out
    SLICE_X33Y50         FDRE                                         r  controller1/ver_counter/counter2/ff_3/C
                         clock pessimism              0.508    -0.350    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091    -0.259    controller1/ver_counter/counter2/ff_3
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 random_plant3/ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            random_plant3/ff_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.559    -0.622    random_plant3/clk_out
    SLICE_X29Y61         FDRE                                         r  random_plant3/ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  random_plant3/ff_3/Q
                         net (fo=1, routed)           0.110    -0.371    random_plant3/rnd_3
    SLICE_X29Y61         FDRE                                         r  random_plant3/ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.829    -0.861    random_plant3/clk_out
    SLICE_X29Y61         FDRE                                         r  random_plant3/ff_4/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.072    -0.550    random_plant3/ff_4
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_45/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_45/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.558    -0.623    slowit/slowclk/XLXI_45/I_Q0/clk_out
    SLICE_X43Y62         FDCE                                         r  slowit/slowclk/XLXI_45/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  slowit/slowclk/XLXI_45/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.131    -0.351    slowit/slowclk/XLXI_45/I_Q1/Q0
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.306 r  slowit/slowclk/XLXI_45/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.306    slowit/slowclk/XLXI_45/I_Q1/TQ
    SLICE_X42Y62         FDCE                                         r  slowit/slowclk/XLXI_45/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.827    -0.863    slowit/slowclk/XLXI_45/I_Q1/clk_out
    SLICE_X42Y62         FDCE                                         r  slowit/slowclk/XLXI_45/I_Q1/I_36_35/C
                         clock pessimism              0.253    -0.610    
    SLICE_X42Y62         FDCE (Hold_fdce_C_D)         0.120    -0.490    slowit/slowclk/XLXI_45/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 controller1/hor_counter/counter1/ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller1/hor_counter/counter1/ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.755%)  route 0.122ns (39.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.562    -0.619    controller1/hor_counter/counter1/clk_out
    SLICE_X36Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  controller1/hor_counter/counter1/ff_0/Q
                         net (fo=29, routed)          0.122    -0.356    controller1/hor_counter/counter1/ff_0_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.048    -0.308 r  controller1/hor_counter/counter1/ff_2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    controller1/hor_counter/counter1/incr_out[2]
    SLICE_X37Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.830    -0.859    controller1/hor_counter/counter1/clk_out
    SLICE_X37Y52         FDRE                                         r  controller1/hor_counter/counter1/ff_2/C
                         clock pessimism              0.253    -0.606    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.107    -0.499    controller1/hor_counter/counter1/ff_2
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 random_plant3/ff_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            random_plant3/ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.557    -0.624    random_plant3/clk_out
    SLICE_X30Y64         FDRE                                         r  random_plant3/ff_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  random_plant3/ff_6/Q
                         net (fo=2, routed)           0.071    -0.405    random_plant3/rnd_6
    SLICE_X30Y64         LUT4 (Prop_lut4_I0_O)        0.098    -0.307 r  random_plant3/first_FF_in/O
                         net (fo=1, routed)           0.000    -0.307    random_plant3/first_FF_in__0
    SLICE_X30Y64         FDRE                                         r  random_plant3/ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.824    -0.865    random_plant3/clk_out
    SLICE_X30Y64         FDRE                                         r  random_plant3/ff_0/C
                         clock pessimism              0.241    -0.624    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.121    -0.503    random_plant3/ff_0
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 controller1/ver_counter/counter2/ff_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller1/ver_counter/counter2/ff_0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.860%)  route 0.269ns (59.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.562    -0.619    controller1/ver_counter/counter2/clk_out
    SLICE_X33Y50         FDRE                                         r  controller1/ver_counter/counter2/ff_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  controller1/ver_counter/counter2/ff_5/Q
                         net (fo=27, routed)          0.105    -0.373    controller1/ver_counter/counter2/ff_5_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.328 r  controller1/ver_counter/counter2/ff_0_i_1/O
                         net (fo=10, routed)          0.164    -0.164    controller1/ver_counter/counter2/counter_reset
    SLICE_X32Y49         FDRE                                         r  controller1/ver_counter/counter2/ff_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.833    -0.857    controller1/ver_counter/counter2/clk_out
    SLICE_X32Y49         FDRE                                         r  controller1/ver_counter/counter2/ff_0/C
                         clock pessimism              0.508    -0.348    
    SLICE_X32Y49         FDRE (Hold_fdre_C_R)        -0.018    -0.366    controller1/ver_counter/counter2/ff_0
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 controller1/ver_counter/counter2/ff_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller1/ver_counter/counter2/ff_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.860%)  route 0.269ns (59.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.562    -0.619    controller1/ver_counter/counter2/clk_out
    SLICE_X33Y50         FDRE                                         r  controller1/ver_counter/counter2/ff_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  controller1/ver_counter/counter2/ff_5/Q
                         net (fo=27, routed)          0.105    -0.373    controller1/ver_counter/counter2/ff_5_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.328 r  controller1/ver_counter/counter2/ff_0_i_1/O
                         net (fo=10, routed)          0.164    -0.164    controller1/ver_counter/counter2/counter_reset
    SLICE_X32Y49         FDRE                                         r  controller1/ver_counter/counter2/ff_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=151, routed)         0.833    -0.857    controller1/ver_counter/counter2/clk_out
    SLICE_X32Y49         FDRE                                         r  controller1/ver_counter/counter2/ff_1/C
                         clock pessimism              0.508    -0.348    
    SLICE_X32Y49         FDRE (Hold_fdre_C_R)        -0.018    -0.366    controller1/ver_counter/counter2/ff_1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    slowit/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y52     controller1/hor_counter/counter1/ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y50     controller1/ver_counter/counter2/ff_8/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y50     controller1/ver_counter/counter2/ff_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y60     frog_movement/ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y60     frog_movement/ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y60     frog_movement/ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y60     frog_movement/ff_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y59     plant_movement1/ff_0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y59     plant_movement1/ff_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y59     plant_movement1/ff_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y64     random_plant2/ff_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y62     score/ff_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y60     frog_brain/START_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y60     frog_brain/TIMER_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y52     controller1/hor_counter/counter1/ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y52     controller1/hor_counter/counter1/ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y50     controller1/ver_counter/counter2/ff_8/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y50     controller1/ver_counter/counter2/ff_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y50     controller1/ver_counter/counter2/ff_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y50     controller1/ver_counter/counter2/ff_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y60     frog_movement/ff_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    slowit/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT



