#--------------------------------------------------------------------------------
# Auto-generated by Migen (562c046) & LiteX (113f7f40) on 2019-07-04 23:02:21
#--------------------------------------------------------------------------------
csr_base,ctrl,0xe0000000,,
csr_base,ethmac,0xe000a000,,
csr_base,ethphy,0xe0009800,,
csr_base,front_panel,0xe0005800,,
csr_base,hdmi_in0,0xe000b800,,
csr_base,hdmi_in0_freq,0xe000c000,,
csr_base,hdmi_in1,0xe000d000,,
csr_base,hdmi_in1_freq,0xe000d800,,
csr_base,hdmi_out0,0xe000a800,,
csr_base,hdmi_out1,0xe000b000,,
csr_base,info,0xe0006800,,
csr_base,opsis_i2c,0xe0008800,,
csr_base,sdram,0xe0004000,,
csr_base,spiflash,0xe0005000,,
csr_base,timer0,0xe0001800,,
csr_base,uart,0xe0009000,,
csr_base,hdmi_in0_edid_mem,0xe000c800,,
csr_base,hdmi_in1_edid_mem,0xe000e000,,
csr_base,identifier_mem,0xe0001000,,
csr_register,ctrl_reset,0xe0000000,1,rw
csr_register,ctrl_scratch,0xe0000004,4,rw
csr_register,ctrl_bus_errors,0xe0000014,4,ro
csr_register,ethmac_sram_writer_slot,0xe000a000,1,ro
csr_register,ethmac_sram_writer_length,0xe000a004,4,ro
csr_register,ethmac_sram_writer_errors,0xe000a014,4,ro
csr_register,ethmac_sram_writer_ev_status,0xe000a024,1,rw
csr_register,ethmac_sram_writer_ev_pending,0xe000a028,1,rw
csr_register,ethmac_sram_writer_ev_enable,0xe000a02c,1,rw
csr_register,ethmac_sram_reader_start,0xe000a030,1,rw
csr_register,ethmac_sram_reader_ready,0xe000a034,1,ro
csr_register,ethmac_sram_reader_level,0xe000a038,1,ro
csr_register,ethmac_sram_reader_slot,0xe000a03c,1,rw
csr_register,ethmac_sram_reader_length,0xe000a040,2,rw
csr_register,ethmac_sram_reader_ev_status,0xe000a048,1,rw
csr_register,ethmac_sram_reader_ev_pending,0xe000a04c,1,rw
csr_register,ethmac_sram_reader_ev_enable,0xe000a050,1,rw
csr_register,ethmac_preamble_crc,0xe000a054,1,ro
csr_register,ethmac_preamble_errors,0xe000a058,4,ro
csr_register,ethmac_crc_errors,0xe000a068,4,ro
csr_register,ethphy_crg_reset,0xe0009800,1,rw
csr_register,ethphy_mdio_w,0xe0009804,1,rw
csr_register,ethphy_mdio_r,0xe0009808,1,ro
csr_register,front_panel_switches_in,0xe0005800,1,ro
csr_register,front_panel_leds_out,0xe0005804,1,rw
csr_register,hdmi_in0_edid_hpd_notif,0xe000b800,1,ro
csr_register,hdmi_in0_edid_hpd_en,0xe000b804,1,rw
csr_register,hdmi_in0_clocking_pll_reset,0xe000b808,1,rw
csr_register,hdmi_in0_clocking_locked,0xe000b80c,1,ro
csr_register,hdmi_in0_clocking_pll_adr,0xe000b810,1,rw
csr_register,hdmi_in0_clocking_pll_dat_r,0xe000b814,2,ro
csr_register,hdmi_in0_clocking_pll_dat_w,0xe000b81c,2,rw
csr_register,hdmi_in0_clocking_pll_read,0xe000b824,1,rw
csr_register,hdmi_in0_clocking_pll_write,0xe000b828,1,rw
csr_register,hdmi_in0_clocking_pll_drdy,0xe000b82c,1,ro
csr_register,hdmi_in0_data0_cap_dly_ctl,0xe000b830,1,rw
csr_register,hdmi_in0_data0_cap_dly_busy,0xe000b834,1,ro
csr_register,hdmi_in0_data0_cap_phase,0xe000b838,1,ro
csr_register,hdmi_in0_data0_cap_phase_reset,0xe000b83c,1,rw
csr_register,hdmi_in0_data0_charsync_char_synced,0xe000b840,1,ro
csr_register,hdmi_in0_data0_charsync_ctl_pos,0xe000b844,1,ro
csr_register,hdmi_in0_data0_wer_update,0xe000b848,1,rw
csr_register,hdmi_in0_data0_wer_value,0xe000b84c,3,ro
csr_register,hdmi_in0_data1_cap_dly_ctl,0xe000b858,1,rw
csr_register,hdmi_in0_data1_cap_dly_busy,0xe000b85c,1,ro
csr_register,hdmi_in0_data1_cap_phase,0xe000b860,1,ro
csr_register,hdmi_in0_data1_cap_phase_reset,0xe000b864,1,rw
csr_register,hdmi_in0_data1_charsync_char_synced,0xe000b868,1,ro
csr_register,hdmi_in0_data1_charsync_ctl_pos,0xe000b86c,1,ro
csr_register,hdmi_in0_data1_wer_update,0xe000b870,1,rw
csr_register,hdmi_in0_data1_wer_value,0xe000b874,3,ro
csr_register,hdmi_in0_data2_cap_dly_ctl,0xe000b880,1,rw
csr_register,hdmi_in0_data2_cap_dly_busy,0xe000b884,1,ro
csr_register,hdmi_in0_data2_cap_phase,0xe000b888,1,ro
csr_register,hdmi_in0_data2_cap_phase_reset,0xe000b88c,1,rw
csr_register,hdmi_in0_data2_charsync_char_synced,0xe000b890,1,ro
csr_register,hdmi_in0_data2_charsync_ctl_pos,0xe000b894,1,ro
csr_register,hdmi_in0_data2_wer_update,0xe000b898,1,rw
csr_register,hdmi_in0_data2_wer_value,0xe000b89c,3,ro
csr_register,hdmi_in0_chansync_channels_synced,0xe000b8a8,1,ro
csr_register,hdmi_in0_resdetection_hres,0xe000b8ac,2,ro
csr_register,hdmi_in0_resdetection_vres,0xe000b8b4,2,ro
csr_register,hdmi_in0_frame_overflow,0xe000b8bc,1,rw
csr_register,hdmi_in0_dma_frame_size,0xe000b8c0,4,rw
csr_register,hdmi_in0_dma_slot0_status,0xe000b8d0,1,rw
csr_register,hdmi_in0_dma_slot0_address,0xe000b8d4,4,rw
csr_register,hdmi_in0_dma_slot1_status,0xe000b8e4,1,rw
csr_register,hdmi_in0_dma_slot1_address,0xe000b8e8,4,rw
csr_register,hdmi_in0_dma_ev_status,0xe000b8f8,1,rw
csr_register,hdmi_in0_dma_ev_pending,0xe000b8fc,1,rw
csr_register,hdmi_in0_dma_ev_enable,0xe000b900,1,rw
csr_register,hdmi_in0_freq_value,0xe000c000,4,ro
csr_register,hdmi_in1_edid_hpd_notif,0xe000d000,1,ro
csr_register,hdmi_in1_edid_hpd_en,0xe000d004,1,rw
csr_register,hdmi_in1_clocking_pll_reset,0xe000d008,1,rw
csr_register,hdmi_in1_clocking_locked,0xe000d00c,1,ro
csr_register,hdmi_in1_clocking_pll_adr,0xe000d010,1,rw
csr_register,hdmi_in1_clocking_pll_dat_r,0xe000d014,2,ro
csr_register,hdmi_in1_clocking_pll_dat_w,0xe000d01c,2,rw
csr_register,hdmi_in1_clocking_pll_read,0xe000d024,1,rw
csr_register,hdmi_in1_clocking_pll_write,0xe000d028,1,rw
csr_register,hdmi_in1_clocking_pll_drdy,0xe000d02c,1,ro
csr_register,hdmi_in1_data0_cap_dly_ctl,0xe000d030,1,rw
csr_register,hdmi_in1_data0_cap_dly_busy,0xe000d034,1,ro
csr_register,hdmi_in1_data0_cap_phase,0xe000d038,1,ro
csr_register,hdmi_in1_data0_cap_phase_reset,0xe000d03c,1,rw
csr_register,hdmi_in1_data0_charsync_char_synced,0xe000d040,1,ro
csr_register,hdmi_in1_data0_charsync_ctl_pos,0xe000d044,1,ro
csr_register,hdmi_in1_data0_wer_update,0xe000d048,1,rw
csr_register,hdmi_in1_data0_wer_value,0xe000d04c,3,ro
csr_register,hdmi_in1_data1_cap_dly_ctl,0xe000d058,1,rw
csr_register,hdmi_in1_data1_cap_dly_busy,0xe000d05c,1,ro
csr_register,hdmi_in1_data1_cap_phase,0xe000d060,1,ro
csr_register,hdmi_in1_data1_cap_phase_reset,0xe000d064,1,rw
csr_register,hdmi_in1_data1_charsync_char_synced,0xe000d068,1,ro
csr_register,hdmi_in1_data1_charsync_ctl_pos,0xe000d06c,1,ro
csr_register,hdmi_in1_data1_wer_update,0xe000d070,1,rw
csr_register,hdmi_in1_data1_wer_value,0xe000d074,3,ro
csr_register,hdmi_in1_data2_cap_dly_ctl,0xe000d080,1,rw
csr_register,hdmi_in1_data2_cap_dly_busy,0xe000d084,1,ro
csr_register,hdmi_in1_data2_cap_phase,0xe000d088,1,ro
csr_register,hdmi_in1_data2_cap_phase_reset,0xe000d08c,1,rw
csr_register,hdmi_in1_data2_charsync_char_synced,0xe000d090,1,ro
csr_register,hdmi_in1_data2_charsync_ctl_pos,0xe000d094,1,ro
csr_register,hdmi_in1_data2_wer_update,0xe000d098,1,rw
csr_register,hdmi_in1_data2_wer_value,0xe000d09c,3,ro
csr_register,hdmi_in1_chansync_channels_synced,0xe000d0a8,1,ro
csr_register,hdmi_in1_resdetection_hres,0xe000d0ac,2,ro
csr_register,hdmi_in1_resdetection_vres,0xe000d0b4,2,ro
csr_register,hdmi_in1_frame_overflow,0xe000d0bc,1,rw
csr_register,hdmi_in1_dma_frame_size,0xe000d0c0,4,rw
csr_register,hdmi_in1_dma_slot0_status,0xe000d0d0,1,rw
csr_register,hdmi_in1_dma_slot0_address,0xe000d0d4,4,rw
csr_register,hdmi_in1_dma_slot1_status,0xe000d0e4,1,rw
csr_register,hdmi_in1_dma_slot1_address,0xe000d0e8,4,rw
csr_register,hdmi_in1_dma_ev_status,0xe000d0f8,1,rw
csr_register,hdmi_in1_dma_ev_pending,0xe000d0fc,1,rw
csr_register,hdmi_in1_dma_ev_enable,0xe000d100,1,rw
csr_register,hdmi_in1_freq_value,0xe000d800,4,ro
csr_register,hdmi_out0_core_underflow_enable,0xe000a800,1,rw
csr_register,hdmi_out0_core_underflow_update,0xe000a804,1,rw
csr_register,hdmi_out0_core_underflow_counter,0xe000a808,4,ro
csr_register,hdmi_out0_core_initiator_enable,0xe000a818,1,rw
csr_register,hdmi_out0_core_initiator_hres,0xe000a81c,2,rw
csr_register,hdmi_out0_core_initiator_hsync_start,0xe000a824,2,rw
csr_register,hdmi_out0_core_initiator_hsync_end,0xe000a82c,2,rw
csr_register,hdmi_out0_core_initiator_hscan,0xe000a834,2,rw
csr_register,hdmi_out0_core_initiator_vres,0xe000a83c,2,rw
csr_register,hdmi_out0_core_initiator_vsync_start,0xe000a844,2,rw
csr_register,hdmi_out0_core_initiator_vsync_end,0xe000a84c,2,rw
csr_register,hdmi_out0_core_initiator_vscan,0xe000a854,2,rw
csr_register,hdmi_out0_core_initiator_base,0xe000a85c,4,rw
csr_register,hdmi_out0_core_initiator_length,0xe000a86c,4,rw
csr_register,hdmi_out0_core_dma_delay_base,0xe000a87c,4,rw
csr_register,hdmi_out0_driver_clocking_cmd_data,0xe000a88c,2,rw
csr_register,hdmi_out0_driver_clocking_send_cmd_data,0xe000a894,1,rw
csr_register,hdmi_out0_driver_clocking_send_go,0xe000a898,1,rw
csr_register,hdmi_out0_driver_clocking_status,0xe000a89c,1,ro
csr_register,hdmi_out0_driver_clocking_pll_reset,0xe000a8a0,1,rw
csr_register,hdmi_out0_driver_clocking_pll_adr,0xe000a8a4,1,rw
csr_register,hdmi_out0_driver_clocking_pll_dat_r,0xe000a8a8,2,ro
csr_register,hdmi_out0_driver_clocking_pll_dat_w,0xe000a8b0,2,rw
csr_register,hdmi_out0_driver_clocking_pll_read,0xe000a8b8,1,rw
csr_register,hdmi_out0_driver_clocking_pll_write,0xe000a8bc,1,rw
csr_register,hdmi_out0_driver_clocking_pll_drdy,0xe000a8c0,1,ro
csr_register,hdmi_out0_i2c_w,0xe000a8c4,1,rw
csr_register,hdmi_out0_i2c_r,0xe000a8c8,1,ro
csr_register,hdmi_out1_core_underflow_enable,0xe000b000,1,rw
csr_register,hdmi_out1_core_underflow_update,0xe000b004,1,rw
csr_register,hdmi_out1_core_underflow_counter,0xe000b008,4,ro
csr_register,hdmi_out1_core_initiator_enable,0xe000b018,1,rw
csr_register,hdmi_out1_core_initiator_hres,0xe000b01c,2,rw
csr_register,hdmi_out1_core_initiator_hsync_start,0xe000b024,2,rw
csr_register,hdmi_out1_core_initiator_hsync_end,0xe000b02c,2,rw
csr_register,hdmi_out1_core_initiator_hscan,0xe000b034,2,rw
csr_register,hdmi_out1_core_initiator_vres,0xe000b03c,2,rw
csr_register,hdmi_out1_core_initiator_vsync_start,0xe000b044,2,rw
csr_register,hdmi_out1_core_initiator_vsync_end,0xe000b04c,2,rw
csr_register,hdmi_out1_core_initiator_vscan,0xe000b054,2,rw
csr_register,hdmi_out1_core_initiator_base,0xe000b05c,4,rw
csr_register,hdmi_out1_core_initiator_length,0xe000b06c,4,rw
csr_register,hdmi_out1_core_dma_delay_base,0xe000b07c,4,rw
csr_register,hdmi_out1_i2c_w,0xe000b08c,1,rw
csr_register,hdmi_out1_i2c_r,0xe000b090,1,ro
csr_register,info_dna_id,0xe0006800,8,ro
csr_register,info_git_commit,0xe0006820,20,ro
csr_register,info_platform_platform,0xe0006870,8,ro
csr_register,info_platform_target,0xe0006890,8,ro
csr_register,opsis_i2c_master_w,0xe0008800,1,rw
csr_register,opsis_i2c_master_r,0xe0008804,1,ro
csr_register,opsis_i2c_fx2_reset_out,0xe0008808,1,rw
csr_register,opsis_i2c_fx2_hack_shift_reg,0xe000880c,1,rw
csr_register,opsis_i2c_fx2_hack_status,0xe0008810,1,rw
csr_register,opsis_i2c_fx2_hack_slave_addr,0xe0008814,1,rw
csr_register,opsis_i2c_mux_sel,0xe0008818,1,rw
csr_register,sdram_dfii_control,0xe0004000,1,rw
csr_register,sdram_dfii_pi0_command,0xe0004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xe0004008,1,rw
csr_register,sdram_dfii_pi0_address,0xe000400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0xe0004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xe0004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0xe0004028,4,ro
csr_register,sdram_dfii_pi1_command,0xe0004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xe000403c,1,rw
csr_register,sdram_dfii_pi1_address,0xe0004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0xe0004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xe000404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0xe000405c,4,ro
csr_register,sdram_dfii_pi2_command,0xe000406c,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xe0004070,1,rw
csr_register,sdram_dfii_pi2_address,0xe0004074,2,rw
csr_register,sdram_dfii_pi2_baddress,0xe000407c,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xe0004080,4,rw
csr_register,sdram_dfii_pi2_rddata,0xe0004090,4,ro
csr_register,sdram_dfii_pi3_command,0xe00040a0,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xe00040a4,1,rw
csr_register,sdram_dfii_pi3_address,0xe00040a8,2,rw
csr_register,sdram_dfii_pi3_baddress,0xe00040b0,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xe00040b4,4,rw
csr_register,sdram_dfii_pi3_rddata,0xe00040c4,4,ro
csr_register,sdram_controller_bandwidth_update,0xe00040d4,1,rw
csr_register,sdram_controller_bandwidth_nreads,0xe00040d8,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0xe00040e4,3,ro
csr_register,sdram_controller_bandwidth_data_width,0xe00040f0,1,ro
csr_register,spiflash_bitbang,0xe0005000,1,rw
csr_register,spiflash_miso,0xe0005004,1,ro
csr_register,spiflash_bitbang_en,0xe0005008,1,rw
csr_register,timer0_load,0xe0001800,4,rw
csr_register,timer0_reload,0xe0001810,4,rw
csr_register,timer0_en,0xe0001820,1,rw
csr_register,timer0_update_value,0xe0001824,1,rw
csr_register,timer0_value,0xe0001828,4,ro
csr_register,timer0_ev_status,0xe0001838,1,rw
csr_register,timer0_ev_pending,0xe000183c,1,rw
csr_register,timer0_ev_enable,0xe0001840,1,rw
csr_register,uart_rxtx,0xe0009000,1,rw
csr_register,uart_txfull,0xe0009004,1,ro
csr_register,uart_rxempty,0xe0009008,1,ro
csr_register,uart_ev_status,0xe000900c,1,rw
csr_register,uart_ev_pending,0xe0009010,1,rw
csr_register,uart_ev_enable,0xe0009014,1,rw
constant,ethmac_interrupt,2,,
constant,hdmi_in0_interrupt,3,,
constant,hdmi_in1_interrupt,4,,
constant,timer0_interrupt,0,,
constant,uart_interrupt,1,,
constant,csr_data_width,8,,
constant,system_clock_frequency,50000000,,
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,l2_size,8192,,
constant,hdmi_in0_description,  The *third* HDMI port from the left.\r\n  Labeled J5 and HDMI In 1.\r\n,,
constant,hdmi_in0_mnemonic,RX1,,
constant,hdmi_in1_description,  The *fourth* HDMI port from the left. (Closest to the USB.)\r\n  Labeled J4 and HDMI In 2.\r\n,,
constant,hdmi_in1_mnemonic,RX2,,
constant,hdmi_out0_description,  The *first* HDMI port from the left.\r\n  Labeled J3 and HDMI Out 1.\r\n,,
constant,hdmi_out0_mnemonic,TX1,,
constant,hdmi_out1_description,  The *second* HDMI port from the left.\r\n  Labeled J2 and HDMI Out 2.\r\n,,
constant,hdmi_out1_mnemonic,TX2,,
constant,localip1,192,,
constant,localip2,168,,
constant,localip3,100,,
constant,localip4,50,,
constant,remoteip1,192,,
constant,remoteip2,168,,
constant,remoteip3,100,,
constant,remoteip4,100,,
constant,ethmac_rx_slots,2,,
constant,ethmac_tx_slots,2,,
constant,ethmac_slot_size,2048,,
constant,hdmi_out0_driver_clocking_max_pix_clk,100000000,,
constant,hdmi_out0_driver_clocking_clkfx_md_max_1000,2000,,
constant,config_clock_frequency,50000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,LM32,,
constant,config_csr_data_width,8,,
constant,shadow_base,2147483648,,
constant,flash_boot_address,539000832,,
memory_region,rom,0x00000000,32768,
memory_region,sram,0x10000000,32768,
memory_region,spiflash,0x20000000,16777216,
memory_region,main_ram,0x40000000,268435456,
memory_region,ethmac,0xb0000000,8192,
