<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_TrigControl/coreSidebandDaq"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_TrigControl/coreSidebandRun"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[7]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[6]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[5]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[4]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[3]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[2]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[1]"/>
        <net name="U_EpixCore/U_TrigControl/opCodeOut[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][7]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][6]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][5]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][4]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][3]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][2]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][1]"/>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCode][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_TrigControl/pgpRxOut[opCodeEn]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="17"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][7]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][6]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][5]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][4]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][3]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][2]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][1]"/>
        <net name="U_EpixCore/U_TrigControl/ssiCmd[opCode][0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
