{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738317972736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738317972736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 13:36:12 2025 " "Processing started: Fri Jan 31 13:36:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738317972736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738317972736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eightBusInterface -c eightBusInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off eightBusInterface -c eightBusInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738317972736 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738317973150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "eightBusInterface.sv(142) " "Verilog HDL warning at eightBusInterface.sv(142): extended using \"x\" or \"z\"" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1738317973198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eightBusInterface.sv(174) " "Verilog HDL information at eightBusInterface.sv(174): always construct contains both blocking and non-blocking assignments" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738317973198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbusinterface.sv 4 4 " "Found 4 design units, including 4 entities, in source file eightbusinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputWrapper " "Found entity 1: inputWrapper" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738317973198 ""} { "Info" "ISGN_ENTITY_NAME" "2 outputWrapper " "Found entity 2: outputWrapper" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738317973198 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider " "Found entity 3: divider" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738317973198 ""} { "Info" "ISGN_ENTITY_NAME" "4 eightBusInterface " "Found entity 4: eightBusInterface" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738317973198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738317973198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eightBusInterface " "Elaborating entity \"eightBusInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738317973245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputWrapper inputWrapper:myInputWrapper " "Elaborating entity \"inputWrapper\" for hierarchy \"inputWrapper:myInputWrapper\"" {  } { { "eightBusInterface.sv" "myInputWrapper" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738317973245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(19) " "Verilog HDL assignment warning at eightBusInterface.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(20) " "Verilog HDL assignment warning at eightBusInterface.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(21) " "Verilog HDL assignment warning at eightBusInterface.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(22) " "Verilog HDL assignment warning at eightBusInterface.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(39) " "Verilog HDL assignment warning at eightBusInterface.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(40) " "Verilog HDL assignment warning at eightBusInterface.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eightBusInterface.sv(51) " "Verilog HDL assignment warning at eightBusInterface.sv(51): truncated value with size 32 to match size of target (2)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|inputWrapper:myInputWrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:myDivider " "Elaborating entity \"divider\" for hierarchy \"divider:myDivider\"" {  } { { "eightBusInterface.sv" "myDivider" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738317973245 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "siO1 eightBusInterface.sv(151) " "Verilog HDL warning at eightBusInterface.sv(151): object siO1 used but never assigned" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 151 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "si1 eightBusInterface.sv(151) " "Verilog HDL or VHDL warning at eightBusInterface.sv(151): object \"si1\" assigned a value but never read" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load1 eightBusInterface.sv(151) " "Verilog HDL or VHDL warning at eightBusInterface.sv(151): object \"load1\" assigned a value but never read" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "si2 eightBusInterface.sv(152) " "Verilog HDL or VHDL warning at eightBusInterface.sv(152): object \"si2\" assigned a value but never read" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pl2 eightBusInterface.sv(153) " "Verilog HDL or VHDL warning at eightBusInterface.sv(153): object \"pl2\" assigned a value but never read" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pl1 eightBusInterface.sv(153) " "Verilog HDL or VHDL warning at eightBusInterface.sv(153): object \"pl1\" assigned a value but never read" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 eightBusInterface.sv(163) " "Verilog HDL assignment warning at eightBusInterface.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 eightBusInterface.sv(164) " "Verilog HDL assignment warning at eightBusInterface.sv(164): truncated value with size 32 to match size of target (16)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "err eightBusInterface.sv(196) " "Verilog HDL Always Construct warning at eightBusInterface.sv(196): variable \"err\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "err eightBusInterface.sv(197) " "Verilog HDL Always Construct warning at eightBusInterface.sv(197): variable \"err\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eightBusInterface.sv(197) " "Verilog HDL assignment warning at eightBusInterface.sv(197): truncated value with size 32 to match size of target (1)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eightBusInterface.sv(207) " "Verilog HDL assignment warning at eightBusInterface.sv(207): truncated value with size 32 to match size of target (4)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 eightBusInterface.sv(230) " "Verilog HDL assignment warning at eightBusInterface.sv(230): truncated value with size 32 to match size of target (16)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|divider:myDivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputWrapper outputWrapper:myOutputWrapper " "Elaborating entity \"outputWrapper\" for hierarchy \"outputWrapper:myOutputWrapper\"" {  } { { "eightBusInterface.sv" "myOutputWrapper" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738317973245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eightBusInterface.sv(127) " "Verilog HDL assignment warning at eightBusInterface.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738317973245 "|eightBusInterface|outputWrapper:myOutputWrapper"}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[0\] eightBitOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[0\]\" to the node \"eightBitOut\[0\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[1\] eightBitOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[1\]\" to the node \"eightBitOut\[1\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[2\] eightBitOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[2\]\" to the node \"eightBitOut\[2\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[3\] eightBitOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[3\]\" to the node \"eightBitOut\[3\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[4\] eightBitOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[4\]\" to the node \"eightBitOut\[4\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[5\] eightBitOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[5\]\" to the node \"eightBitOut\[5\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[6\] eightBitOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[6\]\" to the node \"eightBitOut\[6\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:myOutputWrapper\|eightBitOut\[7\] eightBitOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:myOutputWrapper\|eightBitOut\[7\]\" to the node \"eightBitOut\[7\]\" into a wire" {  } { { "eightBusInterface.sv" "" { Text "E:/UT/DLD/CA/6/eightBusInterface.sv" 84 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738317973755 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1738317973755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1738317973866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UT/DLD/CA/6/output_files/eightBusInterface.map.smsg " "Generated suppressed messages file E:/UT/DLD/CA/6/output_files/eightBusInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738317973923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738317974041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738317974041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738317974089 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738317974089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738317974089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738317974089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738317974124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 13:36:14 2025 " "Processing ended: Fri Jan 31 13:36:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738317974124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738317974124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738317974124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738317974124 ""}
