Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 19 23:41:05 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.995        0.000                      0                   29        0.153        0.000                      0                   29        4.650        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.995        0.000                      0                   29        0.153        0.000                      0                   29        4.650        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.595ns (43.248%)  route 3.405ns (56.752%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.540     6.059    Xn_reg_n_0_[5][1]
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.043     6.102 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.301     6.402    Y[3]_i_64_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.617 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.330     6.947    Y_reg[3]_i_58_n_4
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.120     7.067 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     7.067    Y[7]_i_116_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     7.187 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.330     7.517    Y1[3]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     7.640 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.640    Y[3]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     7.756 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.365     8.121    Y_reg[3]_i_56_n_4
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.120     8.241 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.241    Y[3]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.434 r  Y_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.434    Y_reg[3]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.545 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.716     9.261    Y_reg[7]_i_67_n_7
    SLICE_X45Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.385 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.385    Y[7]_i_50_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.603 r  Y_reg[7]_i_42/O[1]
                         net (fo=1, routed)           0.529    10.132    Y_reg[7]_i_42_n_6
    SLICE_X45Y12         LUT2 (Prop_lut2_I1_O)        0.123    10.255 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000    10.255    Y[7]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.537 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.295    10.832    Y_reg[7]_i_18_n_5
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.122    10.954 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    10.954    Y[7]_i_5_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.149 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.149    Y_reg[7]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.260 r  Y_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.260    Y0[8]
    SLICE_X44Y13         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 2.467ns (42.011%)  route 3.405ns (57.989%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.540     6.059    Xn_reg_n_0_[5][1]
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.043     6.102 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.301     6.402    Y[3]_i_64_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.617 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.330     6.947    Y_reg[3]_i_58_n_4
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.120     7.067 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     7.067    Y[7]_i_116_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     7.187 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.330     7.517    Y1[3]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     7.640 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.640    Y[3]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     7.756 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.365     8.121    Y_reg[3]_i_56_n_4
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.120     8.241 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.241    Y[3]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.434 r  Y_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.434    Y_reg[3]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.545 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.716     9.261    Y_reg[7]_i_67_n_7
    SLICE_X45Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.385 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.385    Y[7]_i_50_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.603 r  Y_reg[7]_i_42/O[1]
                         net (fo=1, routed)           0.529    10.132    Y_reg[7]_i_42_n_6
    SLICE_X45Y12         LUT2 (Prop_lut2_I1_O)        0.123    10.255 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000    10.255    Y[7]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.537 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.295    10.832    Y_reg[7]_i_18_n_5
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.122    10.954 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    10.954    Y[7]_i_5_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    11.132 r  Y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.132    Y0[7]
    SLICE_X44Y12         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 2.406ns (41.402%)  route 3.405ns (58.598%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.540     6.059    Xn_reg_n_0_[5][1]
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.043     6.102 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.301     6.402    Y[3]_i_64_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.617 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.330     6.947    Y_reg[3]_i_58_n_4
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.120     7.067 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     7.067    Y[7]_i_116_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     7.187 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.330     7.517    Y1[3]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     7.640 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.640    Y[3]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     7.756 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.365     8.121    Y_reg[3]_i_56_n_4
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.120     8.241 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.241    Y[3]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.434 r  Y_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.434    Y_reg[3]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.545 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.716     9.261    Y_reg[7]_i_67_n_7
    SLICE_X45Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.385 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.385    Y[7]_i_50_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.603 r  Y_reg[7]_i_42/O[1]
                         net (fo=1, routed)           0.529    10.132    Y_reg[7]_i_42_n_6
    SLICE_X45Y12         LUT2 (Prop_lut2_I1_O)        0.123    10.255 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000    10.255    Y[7]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.537 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.295    10.832    Y_reg[7]_i_18_n_5
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.122    10.954 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    10.954    Y[7]_i_5_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    11.071 r  Y_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.071    Y0[6]
    SLICE_X44Y12         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 2.258ns (40.268%)  route 3.349ns (59.732%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.540     6.059    Xn_reg_n_0_[5][1]
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.043     6.102 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.301     6.402    Y[3]_i_64_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.617 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.330     6.947    Y_reg[3]_i_58_n_4
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.120     7.067 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     7.067    Y[7]_i_116_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     7.187 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.330     7.517    Y1[3]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     7.640 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.640    Y[3]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     7.756 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.365     8.121    Y_reg[3]_i_56_n_4
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.120     8.241 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.241    Y[3]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.434 r  Y_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.434    Y_reg[3]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.545 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.716     9.261    Y_reg[7]_i_67_n_7
    SLICE_X45Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.385 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.385    Y[7]_i_50_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.509 r  Y_reg[7]_i_42/O[0]
                         net (fo=1, routed)           0.529    10.038    Y_reg[7]_i_42_n_7
    SLICE_X45Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.162 r  Y[7]_i_25/O
                         net (fo=1, routed)           0.000    10.162    Y[7]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.286 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.239    10.525    Y_reg[7]_i_18_n_7
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.649 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    10.649    Y[7]_i_7_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    10.867 r  Y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.867    Y0[5]
    SLICE_X44Y12         FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  Y_reg[5]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.164ns (39.249%)  route 3.349ns (60.751%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.540     6.059    Xn_reg_n_0_[5][1]
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.043     6.102 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.301     6.402    Y[3]_i_64_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.617 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.330     6.947    Y_reg[3]_i_58_n_4
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.120     7.067 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     7.067    Y[7]_i_116_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     7.187 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.330     7.517    Y1[3]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     7.640 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.640    Y[3]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     7.756 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.365     8.121    Y_reg[3]_i_56_n_4
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.120     8.241 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.241    Y[3]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.434 r  Y_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.434    Y_reg[3]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.545 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.716     9.261    Y_reg[7]_i_67_n_7
    SLICE_X45Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.385 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.385    Y[7]_i_50_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.509 r  Y_reg[7]_i_42/O[0]
                         net (fo=1, routed)           0.529    10.038    Y_reg[7]_i_42_n_7
    SLICE_X45Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.162 r  Y[7]_i_25/O
                         net (fo=1, routed)           0.000    10.162    Y[7]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.286 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.239    10.525    Y_reg[7]_i_18_n_7
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.649 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    10.649    Y[7]_i_7_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.773 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.773    Y0[4]
    SLICE_X44Y12         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.928ns (41.129%)  route 2.760ns (58.871%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.271     5.789    Xn_reg_n_0_[5][0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.043     5.832 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.832    Y[3]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.050 r  Y_reg[3]_i_58/O[1]
                         net (fo=2, routed)           0.530     6.580    Y1[1]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     6.703 r  Y[3]_i_61/O
                         net (fo=1, routed)           0.000     6.703    Y[3]_i_61_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.812 r  Y_reg[3]_i_56/O[1]
                         net (fo=1, routed)           0.452     7.265    Y_reg[3]_i_56_n_6
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.123     7.388 r  Y[3]_i_47/O
                         net (fo=1, routed)           0.000     7.388    Y[3]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     7.497 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.629     8.126    Y_reg[3]_i_42_n_6
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.123     8.249 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.249    Y[3]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.531 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.529     9.059    Y_reg[3]_i_28_n_5
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.122     9.181 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000     9.181    Y[3]_i_18_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.298 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.349     9.647    Y_reg[3]_i_14_n_5
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.122     9.769 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000     9.769    Y[3]_i_4_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     9.947 r  Y_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.947    Y0[3]
    SLICE_X44Y11         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.867ns (40.352%)  route 2.760ns (59.648%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.271     5.789    Xn_reg_n_0_[5][0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.043     5.832 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.832    Y[3]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.050 r  Y_reg[3]_i_58/O[1]
                         net (fo=2, routed)           0.530     6.580    Y1[1]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     6.703 r  Y[3]_i_61/O
                         net (fo=1, routed)           0.000     6.703    Y[3]_i_61_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.812 r  Y_reg[3]_i_56/O[1]
                         net (fo=1, routed)           0.452     7.265    Y_reg[3]_i_56_n_6
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.123     7.388 r  Y[3]_i_47/O
                         net (fo=1, routed)           0.000     7.388    Y[3]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     7.497 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.629     8.126    Y_reg[3]_i_42_n_6
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.123     8.249 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.249    Y[3]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.531 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.529     9.059    Y_reg[3]_i_28_n_5
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.122     9.181 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000     9.181    Y[3]_i_18_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.298 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.349     9.647    Y_reg[3]_i_14_n_5
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.122     9.769 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000     9.769    Y[3]_i_4_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.886 r  Y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.886    Y0[2]
    SLICE_X44Y11         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.680ns (39.018%)  route 2.626ns (60.982%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.271     5.789    Xn_reg_n_0_[5][0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.043     5.832 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.832    Y[3]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.050 r  Y_reg[3]_i_58/O[1]
                         net (fo=2, routed)           0.530     6.580    Y1[1]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.123     6.703 r  Y[3]_i_61/O
                         net (fo=1, routed)           0.000     6.703    Y[3]_i_61_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.812 r  Y_reg[3]_i_56/O[1]
                         net (fo=1, routed)           0.452     7.265    Y_reg[3]_i_56_n_6
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.123     7.388 r  Y[3]_i_47/O
                         net (fo=1, routed)           0.000     7.388    Y[3]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     7.497 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.629     8.126    Y_reg[3]_i_42_n_6
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.123     8.249 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.249    Y[3]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     8.358 r  Y_reg[3]_i_28/O[1]
                         net (fo=1, routed)           0.529     8.886    Y_reg[3]_i_28_n_6
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.123     9.009 r  Y[3]_i_19/O
                         net (fo=1, routed)           0.000     9.009    Y[3]_i_19_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.118 r  Y_reg[3]_i_14/O[1]
                         net (fo=1, routed)           0.215     9.333    Y_reg[3]_i_14_n_6
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.123     9.456 r  Y[3]_i_5/O
                         net (fo=1, routed)           0.000     9.456    Y[3]_i_5_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.565 r  Y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.565    Y0[1]
    SLICE_X44Y11         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.666ns (46.393%)  route 1.925ns (53.607%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.260    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.259     5.519 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.271     5.789    Xn_reg_n_0_[5][0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.043     5.832 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.832    Y[3]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     5.956 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.409     6.365    Y1[0]
    SLICE_X45Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.489    Y[3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     6.613 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.356     6.970    Y_reg[3]_i_56_n_7
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.094 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.094    Y[3]_i_48_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     7.218 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.375     7.593    Y_reg[3]_i_42_n_7
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.717 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     7.717    Y[3]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     7.841 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.275     8.116    Y_reg[3]_i_28_n_7
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.240 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     8.240    Y[3]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.364 r  Y_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.239     8.603    Y_reg[3]_i_14_n_7
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.727 r  Y[3]_i_6/O
                         net (fo=1, routed)           0.000     8.727    Y[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.851 r  Y_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.851    Y0[0]
    SLICE_X44Y11         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.747    14.875    CLK_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.366    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)        0.049    15.255    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.223ns (17.044%)  route 1.085ns (82.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.940     5.319    CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.223     5.542 r  Xn_reg[4][2]/Q
                         net (fo=11, routed)          1.085     6.627    Xn_reg[4]__0[2]
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.742    14.870    CLK_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism              0.342    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.000    15.177    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  8.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Xn_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.011%)  route 0.104ns (50.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.789     2.237    CLK_IBUF_BUFG
    SLICE_X47Y14         FDRE                                         r  Xn_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.100     2.337 r  Xn_reg[1][4]/Q
                         net (fo=8, routed)           0.104     2.441    Xn_reg[1]__0[4]
    SLICE_X46Y14         FDRE                                         r  Xn_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.050     2.741    CLK_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  Xn_reg[2][4]/C
                         clock pessimism             -0.492     2.248    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.040     2.288    Xn_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.979%)  route 0.117ns (54.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     2.238    CLK_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.100     2.338 r  Xn_reg[2][2]/Q
                         net (fo=11, routed)          0.117     2.456    Xn_reg[2]__0[2]
    SLICE_X46Y12         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.051     2.742    CLK_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.490     2.251    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.040     2.291    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Xn_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.596%)  route 0.102ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.789     2.237    CLK_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  Xn_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.118     2.355 r  Xn_reg[1][3]/Q
                         net (fo=12, routed)          0.102     2.457    Xn_reg[1]__0[3]
    SLICE_X46Y12         FDRE                                         r  Xn_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.051     2.742    CLK_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  Xn_reg[2][3]/C
                         clock pessimism             -0.490     2.251    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.037     2.288    Xn_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.070%)  route 0.112ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     2.238    CLK_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.100     2.338 r  Xn_reg[2][1]/Q
                         net (fo=11, routed)          0.112     2.451    Xn_reg[2]__0[1]
    SLICE_X46Y12         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.051     2.742    CLK_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.492     2.249    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.032     2.281    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.994%)  route 0.138ns (58.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     2.238    CLK_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.100     2.338 r  Xn_reg[1][2]/Q
                         net (fo=11, routed)          0.138     2.476    Xn_reg[1]__0[2]
    SLICE_X45Y12         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.051     2.742    CLK_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism             -0.503     2.238    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.039     2.277    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.563%)  route 0.141ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.789     2.237    CLK_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.118     2.355 r  Xn_reg[1][0]/Q
                         net (fo=9, routed)           0.141     2.496    Xn_reg[1]__0[0]
    SLICE_X47Y12         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.051     2.742    CLK_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.490     2.251    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.041     2.292    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Xn_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.426%)  route 0.197ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.789     2.237    CLK_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  Xn_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.118     2.355 r  Xn_reg[2][4]/Q
                         net (fo=8, routed)           0.197     2.552    Xn_reg[2]__0[4]
    SLICE_X43Y14         FDRE                                         r  Xn_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.082     2.773    CLK_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  Xn_reg[3][4]/C
                         clock pessimism             -0.470     2.302    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.041     2.343    Xn_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.802%)  route 0.203ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.789     2.237    CLK_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.118     2.355 r  Xn_reg[1][1]/Q
                         net (fo=11, routed)          0.203     2.558    Xn_reg[1]__0[1]
    SLICE_X47Y12         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.051     2.742    CLK_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.490     2.251    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.039     2.290    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.851%)  route 0.302ns (75.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     2.238    CLK_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.100     2.338 r  Xn_reg[2][0]/Q
                         net (fo=9, routed)           0.302     2.640    Xn_reg[2]__0[0]
    SLICE_X43Y12         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.083     2.774    CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.470     2.303    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.040     2.343    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.118ns (27.986%)  route 0.304ns (72.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     2.238    CLK_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.118     2.356 r  Xn_reg[3][1]/Q
                         net (fo=11, routed)          0.304     2.660    Xn_reg[3]__0[1]
    SLICE_X43Y16         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.080     2.771    CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.470     2.300    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.040     2.340    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y14   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y14   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X45Y12   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y13   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X45Y18   Xn_reg[5][3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y19   Xn_reg[5][4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y12   Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y12   Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y12   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y18   Xn_reg[5][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y19   Xn_reg[5][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X43Y14   Xn_reg[3][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y18   Xn_reg[5][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y18   Xn_reg[5][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y18   Xn_reg[5][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y18   Xn_reg[5][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y19   Xn_reg[5][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X43Y12   Xn_reg[3][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X43Y12   Xn_reg[3][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y14   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y14   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y14   Xn_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y14   Xn_reg[2][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X43Y12   Xn_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X43Y12   Xn_reg[3][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y15   Xn_reg[4][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y15   Xn_reg[4][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y14   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y14   Xn_reg[1][1]/C



