set_global_assignment -name  VERILOG_MACRO "INCLUDE_REMOTE_STP"
set_global_assignment -name MISC_FILE "../../afu.json"
set_global_assignment -name SYSTEMVERILOG_FILE "../../delay.sv"
#set_global_assignment -name SYSTEMVERILOG_FILE "../../bram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../../afu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../../ofs_plat_afu_avalon.sv"
#set_global_assignment -name VERILOG_FILE "../build/fifo/synth/fifo.v"
#set_global_assignment -name IP_FILE "../build/fifo.ip"
set_global_assignment -name VERILOG_FILE "../../VexRiscvAxi4.v"
set_global_assignment -name VERILOG_FILE "../../bram/synth/bram.v"
set_global_assignment -name QSYS_FILE "../../bram.qsys"
set_global_assignment -name IP_FILE "../../ip/bram/bram_clock_in.ip"
set_global_assignment -name IP_FILE "../../ip/bram/bram_onchip_memory2_0.ip"
#set_global_assignment -name IP_FILE "../../ip/bram/bram_ram_1port_0.ip"
set_global_assignment -name IP_FILE "../../ip/bram/bram_reset_in.ip"
#set_global_assignment -name IP_FILE "../../ip/bram/bram_master_0.ip"
set_global_assignment -name IP_FILE "../../ip/bram/bram_VexRiscvAxi4_0.ip"
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE ../build/bram_afu.stp
set_global_assignment -name SIGNALTAP_FILE  ../build/bram_afu.stp
