; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "emulator-only/mbc1/bits_ram_en.gb".

[labels]
01:4844 clear_vram
01:4804 disable_lcd_safe
01:480a _wait_ly_0
01:4813 memcmp
01:4858 memcpy
01:4861 memset
01:4821 print_hex4
01:484e print_hex8
01:4871 print_inline_string
01:482d print_load_font
01:4839 print_newline
01:486a print_string
01:47f0 reset_screen
01:4000 font
00:0164 test_round1
00:018e test_round2
00:01ae test_round2@expect_enabled
00:01b3 test_round2@expect_disabled
00:01da _wait_ly_3
00:01e0 _wait_ly_4
00:01f6 _print_results_halt_1
00:01fa _test_ok_cb_0
00:0208 ram_data_enabled
00:0218 ram_data_disabled
00:0228 compare_ram_data
00:0231 fail_round1_disable
00:0246 _wait_ly_5
00:024c _wait_ly_6
00:0262 _print_results_halt_2
00:0266 fail_round1_disable@cb
00:0299 fail_round1_enable
00:02ae _wait_ly_7
00:02b4 _wait_ly_8
00:02ca _print_results_halt_3
00:02ce fail_round1_enable@cb
00:0300 fail_round1_print_test_address
00:030d fail_round2_disable
00:0322 _wait_ly_9
00:0328 _wait_ly_10
00:033e _print_results_halt_4
00:0342 _test_failure_cb_0
00:035d fail_round2_expect
00:0372 _wait_ly_11
00:0378 _wait_ly_12
00:038e _print_results_halt_5
00:0392 fail_round2_expect@cb
00:2000 ram_en_expectations
00:c000 test_address
00:c000 test_address_l
00:c001 test_address_h
00:c002 ram_en_value

[definitions]
0000000a _sizeof_clear_vram
00000006 _sizeof_disable_lcd_safe
00000009 _sizeof__wait_ly_0
0000000e _sizeof_memcmp
00000009 _sizeof_memcpy
00000009 _sizeof_memset
0000000c _sizeof_print_hex4
0000000a _sizeof_print_hex8
00000006 _sizeof_print_inline_string
0000000c _sizeof_print_load_font
0000000b _sizeof_print_newline
00000007 _sizeof_print_string
00000014 _sizeof_reset_screen
000007f0 _sizeof_font
00000000 _sizeof_test_address
00000001 _sizeof_test_address_l
00000001 _sizeof_test_address_h
00000001 _sizeof_ram_en_value
0000002a _sizeof_test_round1
0000004c _sizeof_test_round2
00000006 _sizeof__wait_ly_3
00000016 _sizeof__wait_ly_4
00000004 _sizeof__print_results_halt_1
0000000e _sizeof__test_ok_cb_0
00000010 _sizeof_ram_data_enabled
00000010 _sizeof_ram_data_disabled
00000009 _sizeof_compare_ram_data
00000015 _sizeof_fail_round1_disable
00000006 _sizeof__wait_ly_5
00000016 _sizeof__wait_ly_6
00000004 _sizeof__print_results_halt_2
00000033 _sizeof_fail_round1_disable@cb
00000015 _sizeof_fail_round1_enable
00000006 _sizeof__wait_ly_7
00000016 _sizeof__wait_ly_8
00000004 _sizeof__print_results_halt_3
00000032 _sizeof_fail_round1_enable@cb
0000000d _sizeof_fail_round1_print_test_address
00000015 _sizeof_fail_round2_disable
00000006 _sizeof__wait_ly_9
00000016 _sizeof__wait_ly_10
00000004 _sizeof__print_results_halt_4
0000001b _sizeof__test_failure_cb_0
00000015 _sizeof_fail_round2_expect
00000006 _sizeof__wait_ly_11
00000016 _sizeof__wait_ly_12
00000004 _sizeof__print_results_halt_5
00001c6e _sizeof_fail_round2_expect@cb
