Return-Path: <linux-kernel+bounces-511916-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [147.75.199.223])
	by mail.lfdr.de (Postfix) with ESMTPS id 6EAA8A33166
	for <lists+linux-kernel@lfdr.de>; Wed, 12 Feb 2025 22:22:07 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id 2450A162468
	for <lists+linux-kernel@lfdr.de>; Wed, 12 Feb 2025 21:22:06 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 107C2202F8B;
	Wed, 12 Feb 2025 21:22:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="f6bdEUdf"
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5812F201025;
	Wed, 12 Feb 2025 21:21:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1739395319; cv=none; b=ft0UAbMUzmqtV8KYH/ZVMEDJQ1S0FPYvQK/eAcWJ1lt+vW9EC/0ZQARjKT7aNxSSUubU79O2+0KJD/+Ki6xhjPbd5TgzKVgbjAa+fvovtw2HLk2bmRtO5rztpLcVF5MUkSqlO2+T1KsXcF4I4gA+OfF0ZT/Ks4gVzQ4GeuAeddU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1739395319; c=relaxed/simple;
	bh=SDZa3yUm8eMdJ+DopChXzTIddTJbX082smra7ftQugI=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=EdGDOcd8cdXTFoV8jN/UwIiSE5PJ0yV1GWsjM7ogcvZgpiRwMES9SfdnAupr/D/sucBvlwt5JQJGROHBTIE223KmT0W6hMTSGYIyxZRy2BJ2xbyguSJtiRNKDmtXlgy4rNF4IO7JDlqMfmgF3ZWIxgPQe5eow7xNt6oybUE62DA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=f6bdEUdf; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id D30A7C4CEEA;
	Wed, 12 Feb 2025 21:21:58 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1739395318;
	bh=SDZa3yUm8eMdJ+DopChXzTIddTJbX082smra7ftQugI=;
	h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
	b=f6bdEUdfML2EJLLPqg7oaAXEjreiiaxpuZdeZWIxWkX5BmnlI0Ns759BlRI74/ghp
	 vlVgph/ATbAjK77TQBzVlecxO6C+iWWMxveBRLtx607UZaZxPtPTghFa2NGlDWHUIB
	 qcaQUxIFE1+Eopk2tEOQdBGiAnFTTtVcchpWQJI2h87vRfPIlURe3eS+kCY2rZ0sHn
	 /bLEGnqFEIAdBU3scK7hpgMC7d8tgl8sURqolclfRY/kVirYBXYiIHglR3FIUy4aph
	 vjLaGBIfbBictiI7k5kzzI9clvUha/7xwGMCLwfsWcNEpNDV9QBnAubXIVDChjE5sE
	 diLydIzy/k5UQ==
Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-5de5a853090so246596a12.3;
        Wed, 12 Feb 2025 13:21:58 -0800 (PST)
X-Forwarded-Encrypted: i=1; AJvYcCUSLL+Bj6w6DnM0UDHARRwYLc9NUS/hrD7Vx4V6m1acvG3CmMeRWszU36qFPo1LilbxiDc7Q/6XBt4=@vger.kernel.org, AJvYcCVaidkTZgp7Pxs4xQhs/Y8tFLuNPCtDl342BI9VOSWPjW6MoePgoVooJk/JUNLfmeUwbqgAqnJl1u3wsL3q@vger.kernel.org, AJvYcCWYI1CPOt7dTL1U6NUSMn2RQhC6WuFOqZT3NV3aTYf5SZsB03pjydnFFq2VHtIYmc7NHJWWk3wcOZcqFMYd8TYVfA==@vger.kernel.org
X-Gm-Message-State: AOJu0Yz8M7+kE1HeqV3wiMFw55hNilTYtLD8UyTkzmoplIZoz0lnJm0+
	dISMTquLq5sADbLiebWRjr80DVgl4ipLsM6YlaaCN58nmwyF+CsPO3qbPzFD0/1ChxM9fyWSfUi
	eRDR8WIJaa1dfiK1s4oxhDWZeUQ==
X-Google-Smtp-Source: AGHT+IFzNMN/u5YAaysblVxEg4Q+YFw5JVxdjuFd8OWB8P+QVfyf5SOjL1mYN6bjNAiily+WW5rOwbdgh3DBkVg+tMY=
X-Received: by 2002:a05:6402:34c3:b0:5dc:c943:7b6 with SMTP id
 4fb4d7f45d1cf-5deadd7bca4mr4791826a12.3.1739395317322; Wed, 12 Feb 2025
 13:21:57 -0800 (PST)
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20250202-arm-brbe-v19-v19-0-1c1300802385@kernel.org>
 <20250202-arm-brbe-v19-v19-9-1c1300802385@kernel.org> <20250212121046.GB235556@e132581.arm.com>
In-Reply-To: <20250212121046.GB235556@e132581.arm.com>
From: Rob Herring <robh@kernel.org>
Date: Wed, 12 Feb 2025 15:21:46 -0600
X-Gmail-Original-Message-ID: <CAL_JsqK7eBmRKL0AC99hj5AipL4jki5rrhSvbZCbUxa0vnEKMg@mail.gmail.com>
X-Gm-Features: AWEUYZnpE68nyNL9FKHPUcQGBCYNpGz2uQm3i3tX-PhnGVffxXGKE7Ii1zlyHSc
Message-ID: <CAL_JsqK7eBmRKL0AC99hj5AipL4jki5rrhSvbZCbUxa0vnEKMg@mail.gmail.com>
Subject: Re: [PATCH v19 09/11] arm64: Handle BRBE booting requirements
To: Leo Yan <leo.yan@arm.com>
Cc: Will Deacon <will@kernel.org>, Mark Rutland <mark.rutland@arm.com>, 
	Catalin Marinas <catalin.marinas@arm.com>, Jonathan Corbet <corbet@lwn.net>, Marc Zyngier <maz@kernel.org>, 
	Oliver Upton <oliver.upton@linux.dev>, Joey Gouly <joey.gouly@arm.com>, 
	Suzuki K Poulose <suzuki.poulose@arm.com>, Zenghui Yu <yuzenghui@huawei.com>, 
	James Clark <james.clark@linaro.org>, Anshuman Khandual <anshuman.khandual@arm.com>, 
	linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org, 
	linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, 
	kvmarm@lists.linux.dev
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Wed, Feb 12, 2025 at 6:10=E2=80=AFAM Leo Yan <leo.yan@arm.com> wrote:
>
> On Sun, Feb 02, 2025 at 06:43:03PM -0600, Rob Herring (Arm) wrote:
> >
> > From: Anshuman Khandual <anshuman.khandual@arm.com>
> >
> > To use the Branch Record Buffer Extension (BRBE), some configuration is
> > necessary at EL3 and EL2. This patch documents the requirements and add=
s
> > the initial EL2 setup code, which largely consists of configuring the
> > fine-grained traps and initializing a couple of BRBE control registers.
> >
> > Before this patch, __init_el2_fgt() would initialize HDFGRTR_EL2 and
> > HDFGWTR_EL2 with the same value, relying on the read/write trap control=
s
> > for a register occupying the same bit position in either register. The
> > 'nBRBIDR' trap control only exists in bit 59 of HDFGRTR_EL2, while bit
> > 59 of HDFGRTR_EL2 is RES0, and so this assumption no longer holds.
>
> s/HDFGRTR_EL2/HDFGWTR_EL2
>
> > To handle HDFGRTR_EL2 and HDFGWTR_EL2 having (slightly) different bit
> > layouts, __init_el2_fgt() is changed to accumulate the HDFGRTR_EL2 and
> > HDFGWTR_EL2 control bits separately. While making this change the
> > open-coded value (1 << 62) is replaced with
> > HDFG{R,W}TR_EL2_nPMSNEVFR_EL1_MASK.
> >
> > The BRBCR_EL1 and BRBCR_EL2 registers are unusual and require special
> > initialisation: even though they are subject to E2H renaming, both have
> > an effect regardless of HCR_EL2.TGE, even when running at EL2, and
> > consequently both need to be initialised. This is handled in
> > __init_el2_brbe() with a comment to explain the situation.
> >
> > Cc: Marc Zyngier <maz@kernel.org>
> > Cc: Oliver Upton <oliver.upton@linux.dev>
> > Signed-off-by: Anshuman Khandual <anshuman.khandual@arm.com>
> > [Mark: rewrite commit message, fix typo in comment]
> > Signed-off-by: Mark Rutland <mark.rutland@arm.com>
> > Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
> > ---
> >  Documentation/arch/arm64/booting.rst | 21 +++++++++
> >  arch/arm64/include/asm/el2_setup.h   | 86 ++++++++++++++++++++++++++++=
++++++--
> >  2 files changed, 104 insertions(+), 3 deletions(-)
> >
> > diff --git a/Documentation/arch/arm64/booting.rst b/Documentation/arch/=
arm64/booting.rst
> > index cad6fdc96b98..0a421757cacf 100644
> > --- a/Documentation/arch/arm64/booting.rst
> > +++ b/Documentation/arch/arm64/booting.rst
> > @@ -352,6 +352,27 @@ Before jumping into the kernel, the following cond=
itions must be met:
> >
> >      - HWFGWTR_EL2.nSMPRI_EL1 (bit 54) must be initialised to 0b01.
> >
> > +  For CPUs with feature Branch Record Buffer Extension (FEAT_BRBE):
> > +
> > +  - If EL3 is present:
> > +
> > +    - MDCR_EL3.SBRBE (bits 33:32) must be initialised to 0b11.
>
> Can MDCR_EL3.SBRBE be 0b01 ?

Yes, in fact I think that should be required instead. If it is 0b11,
then recording of secure EL0, EL1, and EL2 would be allowed and
accessible to non-secure world. Though I suppose EL3 could explicitly
pause BRBE instead.

> > +
> > +  - If the kernel is entered at EL1 and EL2 is present:
> > +
> > +    - BRBCR_EL2.CC (bit 3) must be initialised to 0b1.
> > +    - BRBCR_EL2.MPRED (bit 4) must be initialised to 0b1.
>
> Should clarify BRBCR_EL2.TS to be initialised to 0b00 ?  Arm ARM
> claims the reset behaviour of the TS field is unknown value.  The
> assembly code below actually has initializes the TS field as zero.

Humm, we don't currently care what it is initialized to because the
timestamp is never used. We would care in the future if we use
timestamps. Will 0b00 be the only correct value? I'm not sure.

> Except the above minor comments, I read the assembly code and it looks
> good to me:
>
> Reviewed-by: Leo Yan <leo.yan@arm.com>

Thank you.

Rob

