$date
	Fri Jun 28 02:19:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! RAMIn [3:0] $end
$var reg 4 " BusIn [3:0] $end
$var reg 1 # MARIn $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 4 & BusIn [3:0] $end
$var wire 1 # MARIn $end
$var wire 4 ' RAMIn [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 4 ( temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
b0 &
0%
0$
x#
b0 "
bx !
$end
#5000
1$
#10000
0$
#12000
b0 !
b0 '
b0 (
1%
#15000
1$
#20000
0%
0$
#21000
b101 "
b101 &
#23000
1#
#25000
b101 !
b101 '
b101 (
1$
#28000
0#
#30000
0$
#35000
1$
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
