

================================================================
== Vivado HLS Report for 'Conv9'
================================================================
* Date:           Tue Dec  4 09:54:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.057|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  649|  649|  649|  649|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  648|  648|        27|          -|          -|    24|    no    |
        | + Loop 1.1  |   24|   24|         2|          1|          1|    24|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     350|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      64|      12|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     126|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     190|     422|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+----------------+
    |          Instance         |        Module        |   Expression   |
    +---------------------------+----------------------+----------------+
    |CNN_Core_am_addmuxdS_U102  |CNN_Core_am_addmuxdS  | i0 * (i1 + i2) |
    +---------------------------+----------------------+----------------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |LineBuffer_val_1_V_U  |Conv9_LineBuffer_wdI  |        0|  64|  12|    24|   32|     1|          768|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        0|  64|  12|    24|   32|     1|          768|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_207_p2           |     +    |      0|  0|  15|           5|           1|
    |j_10_fu_260_p2           |     +    |      0|  0|  15|           5|           1|
    |p_Val2_76_0_1_fu_342_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_76_1_1_fu_418_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_76_1_fu_382_p2    |     +    |      0|  0|  55|          48|          48|
    |tmp_140_fu_296_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_153_fu_217_p2        |     +    |      0|  0|  17|          10|          10|
    |tmp_156_fu_275_p2        |     +    |      0|  0|  20|          13|          13|
    |tmp_160_fu_438_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_152_fu_187_p2        |     -    |      0|  0|  16|           9|           9|
    |tmp_154_fu_242_p2        |     -    |      0|  0|  20|          13|          13|
    |or_cond_fu_291_p2        |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_254_p2      |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_201_p2       |   icmp   |      0|  0|  11|           5|           5|
    |tmp_139_fu_285_p2        |   icmp   |      0|  0|  11|           5|           1|
    |tmp_s_fu_248_p2          |   icmp   |      0|  0|  11|           5|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 350|         238|         219|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_141                |   9|          2|    5|         10|
    |j_reg_152                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|   12|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |BlockBuffer_val_0_V_fu_80     |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_fu_84     |  32|   0|   32|          0|
    |LineBuffer_val_1_V_s_reg_521  |   5|   0|    5|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond2_reg_507             |   1|   0|    1|          0|
    |i_12_reg_487                  |   5|   0|    5|          0|
    |i_reg_141                     |   5|   0|    5|          0|
    |j_reg_152                     |   5|   0|    5|          0|
    |or_cond_reg_527               |   1|   0|    1|          0|
    |tmp_140_reg_531               |   5|   0|    5|          0|
    |tmp_154_reg_492               |  10|   0|   13|          3|
    |tmp_155_reg_502               |  11|   0|   11|          0|
    |tmp_164_cast_reg_478          |   7|   0|   10|          3|
    |tmp_s_reg_497                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 126|   0|  132|          6|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |       Conv9      | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |       Conv9      | return value |
|ap_start            |  in |    1| ap_ctrl_hs |       Conv9      | return value |
|ap_done             | out |    1| ap_ctrl_hs |       Conv9      | return value |
|ap_idle             | out |    1| ap_ctrl_hs |       Conv9      | return value |
|ap_ready            | out |    1| ap_ctrl_hs |       Conv9      | return value |
|src_val_V_address0  | out |   12|  ap_memory |     src_val_V    |     array    |
|src_val_V_ce0       | out |    1|  ap_memory |     src_val_V    |     array    |
|src_val_V_q0        |  in |   32|  ap_memory |     src_val_V    |     array    |
|src_val_V_offset    |  in |    3|   ap_none  | src_val_V_offset |    scalar    |
|dst_val_V_address0  | out |   10|  ap_memory |     dst_val_V    |     array    |
|dst_val_V_ce0       | out |    1|  ap_memory |     dst_val_V    |     array    |
|dst_val_V_we0       | out |    1|  ap_memory |     dst_val_V    |     array    |
|dst_val_V_d0        | out |   32|  ap_memory |     dst_val_V    |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	5  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V = alloca i32"   --->   Operation 6 'alloca' 'BlockBuffer_val_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V = alloca i32"   --->   Operation 7 'alloca' 'BlockBuffer_val_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_val_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src_val_V_offset)"   --->   Operation 8 'read' 'src_val_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %src_val_V_offset_rea, i5 0)"   --->   Operation 9 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_150 to i9"   --->   Operation 10 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_151 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %src_val_V_offset_rea, i3 0)"   --->   Operation 11 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_151 to i9" [./cnn.h:70]   --->   Operation 12 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.28ns)   --->   "%tmp_152 = sub i9 %p_shl_cast, %p_shl1_cast" [./cnn.h:70]   --->   Operation 13 'sub' 'tmp_152' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_164_cast = sext i9 %tmp_152 to i10" [./cnn.h:70]   --->   Operation 14 'sext' 'tmp_164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.09ns)   --->   "%LineBuffer_val_1_V = alloca [24 x i32], align 4" [./cnn.h:51]   --->   Operation 15 'alloca' 'LineBuffer_val_1_V' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "br label %.loopexit" [./cnn.h:59]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 4.41>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_12, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i to i6" [./cnn.h:59]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%exitcond = icmp eq i5 %i, -8" [./cnn.h:59]   --->   Operation 19 'icmp' 'exitcond' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%i_12 = add i5 %i, 1" [./cnn.h:59]   --->   Operation 21 'add' 'i_12' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %.preheader57.preheader" [./cnn.h:59]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %i to i10" [./cnn.h:70]   --->   Operation 23 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.27ns)   --->   "%tmp_153 = add i10 %tmp_cast, %tmp_164_cast" [./cnn.h:70]   --->   Operation 24 'add' 'tmp_153' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %tmp_153 to i8" [./cnn.h:70]   --->   Operation 25 'trunc' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp, i5 0)" [./cnn.h:70]   --->   Operation 26 'bitconcatenate' 'p_shl2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_153, i3 0)" [./cnn.h:70]   --->   Operation 27 'bitconcatenate' 'p_shl3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.26ns)   --->   "%tmp_154 = sub i13 %p_shl2_cast, %p_shl3_cast" [./cnn.h:70]   --->   Operation 28 'sub' 'tmp_154' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.86ns)   --->   "%tmp_s = icmp ne i5 %i, 0" [./cnn.h:88]   --->   Operation 29 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_135 = add i6 -1, %i_cast" [./cnn.h:95]   --->   Operation 30 'add' 'tmp_135' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_136_cast = sext i6 %tmp_135 to i11" [./cnn.h:95]   --->   Operation 31 'sext' 'tmp_136_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (4.41ns)   --->   "%tmp_155 = mul i11 23, %tmp_136_cast" [./cnn.h:95]   --->   Operation 32 'mul' 'tmp_155' <Predicate = (!exitcond)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "br label %.preheader57" [./cnn.h:60]   --->   Operation 33 'br' <Predicate = (!exitcond)> <Delay = 0.97>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:99]   --->   Operation 34 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %.preheader57.preheader ], [ %j_10, %._crit_edge ]"   --->   Operation 35 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.86ns)   --->   "%exitcond2 = icmp eq i5 %j, -8" [./cnn.h:60]   --->   Operation 36 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 37 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.13ns)   --->   "%j_10 = add i5 %j, 1" [./cnn.h:60]   --->   Operation 38 'add' 'j_10' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader56.preheader" [./cnn.h:60]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_138 = zext i5 %j to i64" [./cnn.h:67]   --->   Operation 40 'zext' 'tmp_138' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_138_cast = zext i5 %j to i13" [./cnn.h:70]   --->   Operation 41 'zext' 'tmp_138_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.26ns)   --->   "%tmp_156 = add i13 %tmp_154, %tmp_138_cast" [./cnn.h:70]   --->   Operation 42 'add' 'tmp_156' <Predicate = (!exitcond2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_171_cast = zext i13 %tmp_156 to i64" [./cnn.h:70]   --->   Operation 43 'zext' 'tmp_171_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [3456 x i32]* %src_val_V, i64 0, i64 %tmp_171_cast" [./cnn.h:70]   --->   Operation 44 'getelementptr' 'src_val_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%LineBuffer_val_1_V_s = getelementptr [24 x i32]* %LineBuffer_val_1_V, i64 0, i64 %tmp_138" [./cnn.h:67]   --->   Operation 45 'getelementptr' 'LineBuffer_val_1_V_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.09ns)   --->   "%BlockBuffer_val_0_V_1 = load i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:67]   --->   Operation 46 'load' 'BlockBuffer_val_0_V_1' <Predicate = (!exitcond2)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 47 [2/2] (1.99ns)   --->   "%BlockBuffer_val_1_V_1 = load i32* %src_val_V_addr, align 4" [./cnn.h:70]   --->   Operation 47 'load' 'BlockBuffer_val_1_V_1' <Predicate = (!exitcond2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 48 [1/1] (0.86ns)   --->   "%tmp_139 = icmp ne i5 %j, 0" [./cnn.h:88]   --->   Operation 48 'icmp' 'tmp_139' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%or_cond = and i1 %tmp_s, %tmp_139" [./cnn.h:88]   --->   Operation 49 'and' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge" [./cnn.h:88]   --->   Operation 50 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.13ns)   --->   "%tmp_140 = add i5 %j, -1" [./cnn.h:95]   --->   Operation 51 'add' 'tmp_140' <Predicate = (!exitcond2 & or_cond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.05>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str62)" [./cnn.h:60]   --->   Operation 52 'specregionbegin' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:63]   --->   Operation 53 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (1.09ns)   --->   "%BlockBuffer_val_0_V_1 = load i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:67]   --->   Operation 54 'load' 'BlockBuffer_val_0_V_1' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 55 [1/2] (1.99ns)   --->   "%BlockBuffer_val_1_V_1 = load i32* %src_val_V_addr, align 4" [./cnn.h:70]   --->   Operation 55 'load' 'BlockBuffer_val_1_V_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 56 [1/1] (1.09ns)   --->   "store i32 %BlockBuffer_val_1_V_1, i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:73]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_2 = load i32* %BlockBuffer_val_0_V"   --->   Operation 57 'load' 'BlockBuffer_val_0_V_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_2 = load i32* %BlockBuffer_val_1_V" [./cnn.h:92]   --->   Operation 58 'load' 'BlockBuffer_val_1_V_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_75_0_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_0_V_1, i14 0)" [./cnn.h:92]   --->   Operation 59 'bitconcatenate' 'p_Val2_75_0_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_157 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %BlockBuffer_val_0_V_2, i32 2, i32 31)"   --->   Operation 60 'partselect' 'tmp_157' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_436_0_1 = call i46 @_ssdm_op_BitConcatenate.i46.i30.i16(i30 %tmp_157, i16 0)" [./cnn.h:92]   --->   Operation 61 'bitconcatenate' 'tmp_436_0_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_436_0_1_cast_cas = sext i46 %tmp_436_0_1 to i47" [./cnn.h:92]   --->   Operation 62 'sext' 'tmp_436_0_1_cast_cas' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4373_0_1_cast_ca = sext i46 %p_Val2_75_0_1 to i47" [./cnn.h:92]   --->   Operation 63 'sext' 'tmp_4373_0_1_cast_ca' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.65ns)   --->   "%p_Val2_76_0_1 = add i47 %tmp_4373_0_1_cast_ca, %tmp_436_0_1_cast_cas" [./cnn.h:92]   --->   Operation 64 'add' 'p_Val2_76_0_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_73 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %p_Val2_76_0_1, i32 16, i32 46)" [./cnn.h:92]   --->   Operation 65 'partselect' 'tmp_73' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_75_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_1_V_2, i14 0)" [./cnn.h:92]   --->   Operation 66 'bitconcatenate' 'p_Val2_75_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_158 = call i47 @_ssdm_op_BitConcatenate.i47.i31.i16(i31 %tmp_73, i16 0)" [./cnn.h:92]   --->   Operation 67 'bitconcatenate' 'tmp_158' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_436_1 = sext i47 %tmp_158 to i48" [./cnn.h:92]   --->   Operation 68 'sext' 'tmp_436_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4373_1_cast = sext i46 %p_Val2_75_1 to i48" [./cnn.h:92]   --->   Operation 69 'sext' 'tmp_4373_1_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.65ns)   --->   "%p_Val2_76_1 = add i48 %tmp_4373_1_cast, %tmp_436_1" [./cnn.h:92]   --->   Operation 70 'add' 'p_Val2_76_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Val2_75_1_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_1_V_1, i14 0)" [./cnn.h:92]   --->   Operation 71 'bitconcatenate' 'p_Val2_75_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_159 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_76_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 72 'partselect' 'tmp_159' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_436_1_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_159, i16 0)" [./cnn.h:92]   --->   Operation 73 'bitconcatenate' 'tmp_436_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4373_1_1_cast = sext i46 %p_Val2_75_1_1 to i48" [./cnn.h:92]   --->   Operation 74 'sext' 'tmp_4373_1_1_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.65ns)   --->   "%p_Val2_76_1_1 = add i48 %tmp_4373_1_1_cast, %tmp_436_1_1" [./cnn.h:92]   --->   Operation 75 'add' 'p_Val2_76_1_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sum_V_1_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_76_1_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 76 'partselect' 'sum_V_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i5 %tmp_140 to i11" [./cnn.h:95]   --->   Operation 77 'zext' 'tmp_141_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.26ns)   --->   "%tmp_160 = add i11 %tmp_155, %tmp_141_cast" [./cnn.h:95]   --->   Operation 78 'add' 'tmp_160' <Predicate = (or_cond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_175_cast = sext i11 %tmp_160 to i64" [./cnn.h:95]   --->   Operation 79 'sext' 'tmp_175_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%dst_val_V_addr = getelementptr [529 x i32]* %dst_val_V, i64 0, i64 %tmp_175_cast" [./cnn.h:95]   --->   Operation 80 'getelementptr' 'dst_val_V_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.99ns)   --->   "store i32 %sum_V_1_1, i32* %dst_val_V_addr, align 4" [./cnn.h:95]   --->   Operation 81 'store' <Predicate = (or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./cnn.h:96]   --->   Operation 82 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str62, i32 %tmp_137)" [./cnn.h:97]   --->   Operation 83 'specregionend' 'empty' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_1_V_1, i32* %BlockBuffer_val_1_V" [./cnn.h:83]   --->   Operation 84 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_0_V_1, i32* %BlockBuffer_val_0_V" [./cnn.h:83]   --->   Operation 85 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader57" [./cnn.h:60]   --->   Operation 86 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_val_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
BlockBuffer_val_0_V   (alloca           ) [ 001111]
BlockBuffer_val_1_V   (alloca           ) [ 001111]
src_val_V_offset_rea  (read             ) [ 000000]
tmp_150               (bitconcatenate   ) [ 000000]
p_shl_cast            (zext             ) [ 000000]
tmp_151               (bitconcatenate   ) [ 000000]
p_shl1_cast           (zext             ) [ 000000]
tmp_152               (sub              ) [ 000000]
tmp_164_cast          (sext             ) [ 001111]
LineBuffer_val_1_V    (alloca           ) [ 001111]
StgValue_16           (br               ) [ 011111]
i                     (phi              ) [ 001000]
i_cast                (zext             ) [ 000000]
exitcond              (icmp             ) [ 001111]
StgValue_20           (speclooptripcount) [ 000000]
i_12                  (add              ) [ 011111]
StgValue_22           (br               ) [ 000000]
tmp_cast              (zext             ) [ 000000]
tmp_153               (add              ) [ 000000]
tmp                   (trunc            ) [ 000000]
p_shl2_cast           (bitconcatenate   ) [ 000000]
p_shl3_cast           (bitconcatenate   ) [ 000000]
tmp_154               (sub              ) [ 000110]
tmp_s                 (icmp             ) [ 000110]
tmp_135               (add              ) [ 000000]
tmp_136_cast          (sext             ) [ 000000]
tmp_155               (mul              ) [ 000110]
StgValue_33           (br               ) [ 001111]
StgValue_34           (ret              ) [ 000000]
j                     (phi              ) [ 000100]
exitcond2             (icmp             ) [ 001111]
StgValue_37           (speclooptripcount) [ 000000]
j_10                  (add              ) [ 001111]
StgValue_39           (br               ) [ 000000]
tmp_138               (zext             ) [ 000000]
tmp_138_cast          (zext             ) [ 000000]
tmp_156               (add              ) [ 000000]
tmp_171_cast          (zext             ) [ 000000]
src_val_V_addr        (getelementptr    ) [ 000110]
LineBuffer_val_1_V_s  (getelementptr    ) [ 000110]
tmp_139               (icmp             ) [ 000000]
or_cond               (and              ) [ 001111]
StgValue_50           (br               ) [ 000000]
tmp_140               (add              ) [ 000110]
tmp_137               (specregionbegin  ) [ 000000]
StgValue_53           (specpipeline     ) [ 000000]
BlockBuffer_val_0_V_1 (load             ) [ 000000]
BlockBuffer_val_1_V_1 (load             ) [ 000000]
StgValue_56           (store            ) [ 000000]
BlockBuffer_val_0_V_2 (load             ) [ 000000]
BlockBuffer_val_1_V_2 (load             ) [ 000000]
p_Val2_75_0_1         (bitconcatenate   ) [ 000000]
tmp_157               (partselect       ) [ 000000]
tmp_436_0_1           (bitconcatenate   ) [ 000000]
tmp_436_0_1_cast_cas  (sext             ) [ 000000]
tmp_4373_0_1_cast_ca  (sext             ) [ 000000]
p_Val2_76_0_1         (add              ) [ 000000]
tmp_73                (partselect       ) [ 000000]
p_Val2_75_1           (bitconcatenate   ) [ 000000]
tmp_158               (bitconcatenate   ) [ 000000]
tmp_436_1             (sext             ) [ 000000]
tmp_4373_1_cast       (sext             ) [ 000000]
p_Val2_76_1           (add              ) [ 000000]
p_Val2_75_1_1         (bitconcatenate   ) [ 000000]
tmp_159               (partselect       ) [ 000000]
tmp_436_1_1           (bitconcatenate   ) [ 000000]
tmp_4373_1_1_cast     (sext             ) [ 000000]
p_Val2_76_1_1         (add              ) [ 000000]
sum_V_1_1             (partselect       ) [ 000000]
tmp_141_cast          (zext             ) [ 000000]
tmp_160               (add              ) [ 000000]
tmp_175_cast          (sext             ) [ 000000]
dst_val_V_addr        (getelementptr    ) [ 000000]
StgValue_81           (store            ) [ 000000]
StgValue_82           (br               ) [ 000000]
empty                 (specregionend    ) [ 000000]
StgValue_84           (store            ) [ 000000]
StgValue_85           (store            ) [ 000000]
StgValue_86           (br               ) [ 001111]
StgValue_87           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_val_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_val_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i32.i14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i30.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i31.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="BlockBuffer_val_0_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="BlockBuffer_val_0_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="BlockBuffer_val_1_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="BlockBuffer_val_1_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="LineBuffer_val_1_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuffer_val_1_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_val_V_offset_rea_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_val_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_val_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="13" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_val_V_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="LineBuffer_val_1_V_s_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuffer_val_1_V_s/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="1"/>
<pin id="123" dir="0" index="4" bw="5" slack="0"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="126" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="BlockBuffer_val_0_V_1/3 StgValue_56/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BlockBuffer_val_1_V_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="dst_val_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_val_V_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="StgValue_81_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="j_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_150_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_shl_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_151_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_151/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_shl1_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_152_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_152/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_164_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_164_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="exitcond_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_12_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_153_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="1"/>
<pin id="220" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_153/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl2_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_shl3_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_154_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_154/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="j_10_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_138_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_138_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_cast/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_156_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="1"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_156/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_171_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_139_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_139/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_cond_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_140_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_140/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="BlockBuffer_val_0_V_2_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="3"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BlockBuffer_val_0_V_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="BlockBuffer_val_1_V_2_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="3"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BlockBuffer_val_1_V_2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Val2_75_0_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="46" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_75_0_1/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_157_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="30" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_436_0_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="46" slack="0"/>
<pin id="328" dir="0" index="1" bw="30" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_436_0_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_436_0_1_cast_cas_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="46" slack="0"/>
<pin id="336" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_436_0_1_cast_cas/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_4373_0_1_cast_ca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="46" slack="0"/>
<pin id="340" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4373_0_1_cast_ca/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Val2_76_0_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="46" slack="0"/>
<pin id="344" dir="0" index="1" bw="46" slack="0"/>
<pin id="345" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_76_0_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_73_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="47" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Val2_75_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="46" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_75_1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_158_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="47" slack="0"/>
<pin id="368" dir="0" index="1" bw="31" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_436_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="47" slack="0"/>
<pin id="376" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_436_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_4373_1_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="46" slack="0"/>
<pin id="380" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4373_1_cast/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Val2_76_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="46" slack="0"/>
<pin id="384" dir="0" index="1" bw="47" slack="0"/>
<pin id="385" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_76_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_75_1_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="46" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_75_1_1/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_159_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="48" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_436_1_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="48" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_436_1_1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_4373_1_1_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="46" slack="0"/>
<pin id="416" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4373_1_1_cast/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Val2_76_1_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="46" slack="0"/>
<pin id="420" dir="0" index="1" bw="48" slack="0"/>
<pin id="421" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_76_1_1/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sum_V_1_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="48" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_1_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_141_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_160_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="2"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_175_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_175_cast/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="StgValue_84_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="3"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="StgValue_85_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="3"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/4 "/>
</bind>
</comp>

<comp id="458" class="1007" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="0" index="2" bw="11" slack="0"/>
<pin id="462" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_135/2 tmp_136_cast/2 tmp_155/2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="BlockBuffer_val_0_V_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="3"/>
<pin id="468" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="BlockBuffer_val_0_V "/>
</bind>
</comp>

<comp id="472" class="1005" name="BlockBuffer_val_1_V_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="3"/>
<pin id="474" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="BlockBuffer_val_1_V "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_164_cast_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="1"/>
<pin id="480" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164_cast "/>
</bind>
</comp>

<comp id="483" class="1005" name="exitcond_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_12_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_154_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="1"/>
<pin id="494" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_s_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_155_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="2"/>
<pin id="504" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="507" class="1005" name="exitcond2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="j_10_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="516" class="1005" name="src_val_V_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="1"/>
<pin id="518" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_val_V_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="LineBuffer_val_1_V_s_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="LineBuffer_val_1_V_s "/>
</bind>
</comp>

<comp id="527" class="1005" name="or_cond_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_140_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="1"/>
<pin id="533" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="98" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="3"/><net_sink comp="111" pin=4"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="92" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="92" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="171" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="145" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="145" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="145" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="145" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="217" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="226" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="145" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="156" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="156" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="156" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="274"><net_src comp="156" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="289"><net_src comp="156" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="156" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="111" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="302" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="316" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="308" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="305" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="348" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="358" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="374" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="117" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="382" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="74" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="396" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="388" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="406" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="434"><net_src comp="424" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="452"><net_src comp="117" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="111" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="197" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="80" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="475"><net_src comp="84" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="481"><net_src comp="193" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="486"><net_src comp="201" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="207" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="495"><net_src comp="242" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="500"><net_src comp="248" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="505"><net_src comp="458" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="510"><net_src comp="254" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="260" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="519"><net_src comp="98" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="524"><net_src comp="105" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="530"><net_src comp="291" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="296" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_val_V | {}
	Port: dst_val_V | {4 }
 - Input state : 
	Port: Conv9 : src_val_V | {3 4 }
	Port: Conv9 : src_val_V_offset | {1 }
  - Chain level:
	State 1
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_152 : 2
		tmp_164_cast : 3
	State 2
		i_cast : 1
		exitcond : 1
		i_12 : 1
		StgValue_22 : 2
		tmp_cast : 1
		tmp_153 : 2
		tmp : 3
		p_shl2_cast : 4
		p_shl3_cast : 3
		tmp_154 : 5
		tmp_s : 1
		tmp_135 : 2
		tmp_136_cast : 3
		tmp_155 : 4
	State 3
		exitcond2 : 1
		j_10 : 1
		StgValue_39 : 2
		tmp_138 : 1
		tmp_138_cast : 1
		tmp_156 : 2
		tmp_171_cast : 3
		src_val_V_addr : 4
		LineBuffer_val_1_V_s : 2
		BlockBuffer_val_0_V_1 : 3
		BlockBuffer_val_1_V_1 : 5
		tmp_139 : 1
		or_cond : 2
		StgValue_50 : 2
		tmp_140 : 1
	State 4
		StgValue_56 : 1
		p_Val2_75_0_1 : 1
		tmp_157 : 1
		tmp_436_0_1 : 2
		tmp_436_0_1_cast_cas : 3
		tmp_4373_0_1_cast_ca : 2
		p_Val2_76_0_1 : 4
		tmp_73 : 5
		p_Val2_75_1 : 1
		tmp_158 : 6
		tmp_436_1 : 7
		tmp_4373_1_cast : 2
		p_Val2_76_1 : 8
		p_Val2_75_1_1 : 1
		tmp_159 : 9
		tmp_436_1_1 : 10
		tmp_4373_1_1_cast : 2
		p_Val2_76_1_1 : 11
		sum_V_1_1 : 12
		tmp_160 : 1
		tmp_175_cast : 2
		dst_val_V_addr : 3
		StgValue_81 : 13
		empty : 1
		StgValue_84 : 1
		StgValue_85 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           i_12_fu_207           |    0    |    0    |    15   |
|          |          tmp_153_fu_217         |    0    |    0    |    16   |
|          |           j_10_fu_260           |    0    |    0    |    15   |
|          |          tmp_156_fu_275         |    0    |    0    |    20   |
|    add   |          tmp_140_fu_296         |    0    |    0    |    15   |
|          |       p_Val2_76_0_1_fu_342      |    0    |    0    |    53   |
|          |        p_Val2_76_1_fu_382       |    0    |    0    |    54   |
|          |       p_Val2_76_1_1_fu_418      |    0    |    0    |    55   |
|          |          tmp_160_fu_438         |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond_fu_201         |    0    |    0    |    11   |
|   icmp   |           tmp_s_fu_248          |    0    |    0    |    11   |
|          |         exitcond2_fu_254        |    0    |    0    |    11   |
|          |          tmp_139_fu_285         |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|    sub   |          tmp_152_fu_187         |    0    |    0    |    15   |
|          |          tmp_154_fu_242         |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|    and   |          or_cond_fu_291         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_458           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   | src_val_V_offset_rea_read_fu_92 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_150_fu_163         |    0    |    0    |    0    |
|          |          tmp_151_fu_175         |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_226       |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_234       |    0    |    0    |    0    |
|bitconcatenate|       p_Val2_75_0_1_fu_308      |    0    |    0    |    0    |
|          |        tmp_436_0_1_fu_326       |    0    |    0    |    0    |
|          |        p_Val2_75_1_fu_358       |    0    |    0    |    0    |
|          |          tmp_158_fu_366         |    0    |    0    |    0    |
|          |       p_Val2_75_1_1_fu_388      |    0    |    0    |    0    |
|          |        tmp_436_1_1_fu_406       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        p_shl_cast_fu_171        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_183       |    0    |    0    |    0    |
|          |          i_cast_fu_197          |    0    |    0    |    0    |
|   zext   |         tmp_cast_fu_213         |    0    |    0    |    0    |
|          |          tmp_138_fu_266         |    0    |    0    |    0    |
|          |       tmp_138_cast_fu_271       |    0    |    0    |    0    |
|          |       tmp_171_cast_fu_280       |    0    |    0    |    0    |
|          |       tmp_141_cast_fu_435       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       tmp_164_cast_fu_193       |    0    |    0    |    0    |
|          |   tmp_436_0_1_cast_cas_fu_334   |    0    |    0    |    0    |
|          |   tmp_4373_0_1_cast_ca_fu_338   |    0    |    0    |    0    |
|   sext   |         tmp_436_1_fu_374        |    0    |    0    |    0    |
|          |      tmp_4373_1_cast_fu_378     |    0    |    0    |    0    |
|          |     tmp_4373_1_1_cast_fu_414    |    0    |    0    |    0    |
|          |       tmp_175_cast_fu_443       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            tmp_fu_222           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_157_fu_316         |    0    |    0    |    0    |
|partselect|          tmp_73_fu_348          |    0    |    0    |    0    |
|          |          tmp_159_fu_396         |    0    |    0    |    0    |
|          |         sum_V_1_1_fu_424        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   342   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|LineBuffer_val_1_V|    0   |   64   |   12   |
+------------------+--------+--------+--------+
|       Total      |    0   |   64   |   12   |
+------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| BlockBuffer_val_0_V_reg_466|   32   |
| BlockBuffer_val_1_V_reg_472|   32   |
|LineBuffer_val_1_V_s_reg_521|    5   |
|      exitcond2_reg_507     |    1   |
|      exitcond_reg_483      |    1   |
|        i_12_reg_487        |    5   |
|          i_reg_141         |    5   |
|        j_10_reg_511        |    5   |
|          j_reg_152         |    5   |
|       or_cond_reg_527      |    1   |
|   src_val_V_addr_reg_516   |   12   |
|       tmp_140_reg_531      |    5   |
|       tmp_154_reg_492      |   13   |
|       tmp_155_reg_502      |   11   |
|    tmp_164_cast_reg_478    |   10   |
|        tmp_s_reg_497       |    1   |
+----------------------------+--------+
|            Total           |   144  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_117 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  1.956  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   342  |
|   Memory  |    0   |    -   |    -   |   64   |   12   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    1   |   208  |   372  |
+-----------+--------+--------+--------+--------+--------+
