// Seed: 3274846492
`default_nettype id_2 `timescale 1 ps / 1ps
module module_0 (
    output logic id_0
    , id_3,
    input id_1,
    output logic id_2
);
  assign id_0 = 1;
  logic id_4;
  type_11(
      1'h0, 1, 1
  );
  logic id_5;
  logic id_6;
  always @(1) begin
    #1;
  end
  type_14(
      1, id_4
  );
  logic id_7;
  timeprecision 1ps;
endmodule
