{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652086196238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652086196238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 14:19:56 2022 " "Processing started: Mon May 09 14:19:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652086196238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086196238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086196238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652086196520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652086196520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205943 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_processor-complete " "Found design unit 1: risc_processor-complete" {  } { { "risc_processor.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205945 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_processor " "Found entity 1: risc_processor" {  } { { "risc_processor.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_transition-state_definition " "Found design unit 1: state_transition-state_definition" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205946 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_transition " "Found entity 1: state_transition" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205947 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205949 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm-beh " "Found design unit 1: lsm-beh" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205950 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm " "Found entity 1: lsm" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift_7 " "Found design unit 1: left_shift-shift_7" {  } { { "left_shift.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205951 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-flow " "Found design unit 1: data_path-flow" {  } { { "data_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205952 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205953 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhd 5 2 " "Found 5 design units, including 2 entities, in source file elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg-regArch " "Found design unit 2: reg-regArch" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extender-beh " "Found design unit 3: sign_extender-beh" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205963 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205963 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender " "Found entity 2: sign_extender" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652086205963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086205963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652086206077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_processor risc_processor:add_instance " "Elaborating entity \"risc_processor\" for hierarchy \"risc_processor:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path risc_processor:add_instance\|data_path:prim_datapath " "Elaborating entity \"data_path\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\"" {  } { { "risc_processor.vhdl" "prim_datapath" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register " "Elaborating entity \"reg\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\"" {  } { { "data_path.vhdl" "ins_register" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_enable elem.vhd(41) " "VHDL Process Statement warning at elem.vhd(41): signal \"wr_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206209 "|data_path|reg:ins_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file " "Elaborating entity \"registerFile\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\"" {  } { { "data_path.vhdl" "reg_file" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206214 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registerFile.vhdl(30) " "VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206246 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206247 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206248 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206249 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206250 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206251 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206252 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206253 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206253 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206253 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206253 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se6_ent " "Elaborating entity \"sign_extender\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se6_ent\"" {  } { { "data_path.vhdl" "se6_ent" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se9_ent " "Elaborating entity \"sign_extender\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se9_ent\"" {  } { { "data_path.vhdl" "se9_ent" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift risc_processor:add_instance\|data_path:prim_datapath\|left_shift:left7 " "Elaborating entity \"left_shift\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|left_shift:left7\"" {  } { { "data_path.vhdl" "left7" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent " "Elaborating entity \"alu\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\"" {  } { { "data_path.vhdl" "alu_ent" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206310 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(87) " "VHDL Process Statement warning at alu.vhdl(87): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp alu.vhdl(95) " "VHDL Process Statement warning at alu.vhdl(95): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(72) " "Inferred latch for \"Z\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(72) " "Inferred latch for \"C\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206323 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] alu.vhdl(72) " "Inferred latch for \"dest\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] alu.vhdl(72) " "Inferred latch for \"dest\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] alu.vhdl(72) " "Inferred latch for \"dest\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] alu.vhdl(72) " "Inferred latch for \"dest\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] alu.vhdl(72) " "Inferred latch for \"dest\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] alu.vhdl(72) " "Inferred latch for \"dest\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] alu.vhdl(72) " "Inferred latch for \"dest\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] alu.vhdl(72) " "Inferred latch for \"dest\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] alu.vhdl(72) " "Inferred latch for \"dest\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] alu.vhdl(72) " "Inferred latch for \"dest\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] alu.vhdl(72) " "Inferred latch for \"dest\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] alu.vhdl(72) " "Inferred latch for \"dest\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] alu.vhdl(72) " "Inferred latch for \"dest\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] alu.vhdl(72) " "Inferred latch for \"dest\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] alu.vhdl(72) " "Inferred latch for \"dest\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] alu.vhdl(72) " "Inferred latch for \"dest\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206328 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw " "Elaborating entity \"lsm\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\"" {  } { { "data_path.vhdl" "lsm_hw" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206329 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num lsm.vhdl(36) " "VHDL Process Statement warning at lsm.vhdl(36): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num lsm.vhdl(40) " "VHDL Process Statement warning at lsm.vhdl(40): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num lsm.vhdl(33) " "VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable \"num\", which holds its previous value in one or more paths through the process" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid lsm.vhdl(33) " "VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid lsm.vhdl(33) " "Inferred latch for \"valid\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] lsm.vhdl(33) " "Inferred latch for \"num\[0\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] lsm.vhdl(33) " "Inferred latch for \"num\[1\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] lsm.vhdl(33) " "Inferred latch for \"num\[2\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086206345 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory " "Elaborating entity \"ram_mem\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\"" {  } { { "data_path.vhdl" "ram_memory" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram_mem.vhdl(32) " "VHDL Process Statement warning at ram_mem.vhdl(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206374 "|DUT|risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_transition risc_processor:add_instance\|state_transition:control_logic " "Elaborating entity \"state_transition\" for hierarchy \"risc_processor:add_instance\|state_transition:control_logic\"" {  } { { "risc_processor.vhdl" "control_logic" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086206579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition control_path.vhdl(79) " "VHDL Process Statement warning at control_path.vhdl(79): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652086206645 "|DUT|risc_processor:add_instance|state_transition:control_logic"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208268 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|C " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208273 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S26 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S26" {  } { { "control_path.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652086208278 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1652086208278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652086209027 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[0\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[0\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[0\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[0\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[0\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[0\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[0\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[0\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[0\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[0\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[0\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[0\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[4\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[4\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[7\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[7\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[7\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[7\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[10\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[10\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[10\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[10\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[8\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[8\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[3\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[3\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[12\]\[6\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[12\]\[6\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[6\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[6\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[6\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[6\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[6\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[6\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[9\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[9\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[9\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[9\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[1\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[1\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[1\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[1\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[1\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[1\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[1\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[1\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[1\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[1\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[2\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[2\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[12\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[12\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[12\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[12\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[12\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[1\]\[12\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[12\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[12\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[12\]\[13\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[12\]\[13\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[13\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[13\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[14\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[14\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[14\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[14\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[14\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[2\]\[14\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[14\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[3\]\[14\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[12\]\[15\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[12\]\[15\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[15\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[13\]\[15\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[15\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[4\]\[15\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[15\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[5\]\[15\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652086209214 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1652086209214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.map.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086209945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652086210210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652086210210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1433 " "Implemented 1433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652086210721 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652086210721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1351 " "Implemented 1351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652086210721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652086210721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652086210769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 14:20:10 2022 " "Processing ended: Mon May 09 14:20:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652086210769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652086210769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652086210769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652086210769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652086212518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652086212520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 14:20:12 2022 " "Processing started: Mon May 09 14:20:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652086212520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652086212520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652086212521 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652086212576 ""}
{ "Info" "0" "" "Project  = Risc_Multicycle_Quartus" {  } {  } 0 0 "Project  = Risc_Multicycle_Quartus" 0 0 "Fitter" 0 0 1652086212577 ""}
{ "Info" "0" "" "Revision = Risc_Multicycle_Quartus" {  } {  } 0 0 "Revision = Risc_Multicycle_Quartus" 0 0 "Fitter" 0 0 1652086212577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652086212694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652086212694 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Risc_Multicycle_Quartus 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Risc_Multicycle_Quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652086212705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652086212741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652086212741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652086213219 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652086213281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652086214067 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "82 82 " "No exact pin location assignment(s) for 82 pins of 82 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652086214332 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652086221762 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "input_vector\[0\]~inputCLKENA0 615 global CLKCTRL_G10 " "input_vector\[0\]~inputCLKENA0 with 615 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652086222231 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "input_vector\[1\]~inputCLKENA0 240 global CLKCTRL_G8 " "input_vector\[1\]~inputCLKENA0 with 240 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652086222231 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652086222231 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652086222232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652086222337 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652086222341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652086222346 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652086222349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652086222351 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652086222353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652086222356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652086222358 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652086222358 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652086222988 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "165 " "The Timing Analyzer is analyzing 165 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652086230297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652086230309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652086230323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652086230332 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datab " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652086230332 ""}  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1652086230332 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086230336 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1652086230336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652086230346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652086230346 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652086230361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652086230427 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652086230732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652086237366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652086241855 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652086245425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652086245425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652086247406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X56_Y35 X66_Y45 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y35 to location X66_Y45" {  } { { "loc" "" { Generic "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y35 to location X66_Y45"} { { 12 { 0 ""} 56 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652086255744 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652086255744 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1652086304289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652086429845 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652086429845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:58 " "Fitter routing operations ending: elapsed time is 00:02:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652086429864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.84 " "Total time spent on timing analysis during the Fitter is 3.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652086433313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652086433366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652086434579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652086434579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652086436272 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652086440568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.fit.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652086441083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6728 " "Peak virtual memory: 6728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652086442048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 14:24:02 2022 " "Processing ended: Mon May 09 14:24:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652086442048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:50 " "Elapsed time: 00:03:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652086442048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:57 " "Total CPU time (on all processors): 00:04:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652086442048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652086442048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652086444214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652086444217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 14:24:04 2022 " "Processing started: Mon May 09 14:24:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652086444217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652086444217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652086444217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652086444871 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652086452108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652086452811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 14:24:12 2022 " "Processing ended: Mon May 09 14:24:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652086452811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652086452811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652086452811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652086452811 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652086453587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652086454394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652086454397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 14:24:14 2022 " "Processing started: Mon May 09 14:24:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652086454397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652086454397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652086454397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652086454458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652086454988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652086454988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455024 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "165 " "The Timing Analyzer is analyzing 165 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652086455604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652086455671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652086455676 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652086455676 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652086455676 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086455676 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652086455679 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datad " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652086455679 ""}  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652086455679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086455683 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086455683 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652086455687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086455688 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652086455724 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652086455765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086455943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086455943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.606 " "Worst-case setup slack is -11.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.606            -353.857 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -11.606            -353.857 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.960           -5648.899 input_vector\[0\]  " "  -10.960           -5648.899 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.523            -846.645 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -10.523            -846.645 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.471 " "Worst-case hold slack is -4.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471            -215.377 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.471            -215.377 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.532             -18.230 input_vector\[0\]  " "   -2.532             -18.230 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.512               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.531 " "Worst-case recovery slack is -4.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.531              -9.044 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.531              -9.044 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.381 " "Worst-case removal slack is 3.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.381               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.381               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.564 " "Worst-case minimum pulse width slack is -4.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.564           -2665.977 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.564           -2665.977 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -686.079 input_vector\[0\]  " "   -0.724            -686.079 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.361 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.126              -0.361 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086455978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086455978 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652086456021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652086456072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652086458399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086458561 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086458561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086458562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086458587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086458587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.725 " "Worst-case setup slack is -11.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.725            -355.152 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -11.725            -355.152 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.704            -871.733 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -10.704            -871.733 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.465           -5314.594 input_vector\[0\]  " "  -10.465           -5314.594 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086458588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.287 " "Worst-case hold slack is -4.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.287            -202.888 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.287            -202.888 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733             -24.919 input_vector\[0\]  " "   -2.733             -24.919 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.370               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086458602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.751 " "Worst-case recovery slack is -4.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.751              -9.456 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.751              -9.456 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086458607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.584 " "Worst-case removal slack is 3.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.584               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.584               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086458610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.368 " "Worst-case minimum pulse width slack is -4.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.368           -2610.589 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.368           -2610.589 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -686.017 input_vector\[0\]  " "   -0.724            -686.017 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.500 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.186              -0.500 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086458615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086458615 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652086458644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652086458898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652086460494 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460596 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086460596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086460597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086460608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086460608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.994 " "Worst-case setup slack is -4.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.994            -146.811 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.994            -146.811 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.895           -2411.388 input_vector\[0\]  " "   -4.895           -2411.388 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.558            -358.270 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.558            -358.270 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.636 " "Worst-case hold slack is -1.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636             -65.022 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.636             -65.022 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025              -8.703 input_vector\[0\]  " "   -1.025              -8.703 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.426               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.414 " "Worst-case recovery slack is -1.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.414              -2.813 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.414              -2.813 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.631 " "Worst-case removal slack is 1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.631               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.631               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.911 " "Worst-case minimum pulse width slack is -1.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911            -807.997 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.911            -807.997 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -52.664 input_vector\[0\]  " "   -0.093             -52.664 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.148               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460634 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652086460666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086460840 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086460840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086460841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086460853 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086460853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.516 " "Worst-case setup slack is -4.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.516            -134.089 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.516            -134.089 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.219           -2047.332 input_vector\[0\]  " "   -4.219           -2047.332 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.067            -323.712 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.067            -323.712 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.482 " "Worst-case hold slack is -1.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482             -56.390 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.482             -56.390 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048             -10.553 input_vector\[0\]  " "   -1.048             -10.553 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.349               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.400 " "Worst-case recovery slack is -1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400              -2.783 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.400              -2.783 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.653 " "Worst-case removal slack is 1.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.653               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.612 " "Worst-case minimum pulse width slack is -1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612            -670.325 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.612            -670.325 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -52.171 input_vector\[0\]  " "   -0.091             -52.171 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.208               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086460896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086460896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652086462713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652086462715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652086462820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 14:24:22 2022 " "Processing ended: Mon May 09 14:24:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652086462820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652086462820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652086462820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652086462820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652086464186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652086464190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 14:24:24 2022 " "Processing started: Mon May 09 14:24:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652086464190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652086464190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652086464190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652086464892 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1652086464934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Risc_Multicycle_Quartus.vho D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/simulation/modelsim/ simulation " "Generated file Risc_Multicycle_Quartus.vho in folder \"D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652086465281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652086465335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 14:24:25 2022 " "Processing ended: Mon May 09 14:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652086465335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652086465335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652086465335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652086465335 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652086465955 ""}
