{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from com.xilinx.rapidwright.design import Design\n",
    "from com.xilinx.rapidwright.design import DesignTools\n",
    "from com.xilinx.rapidwright.design import NetType\n",
    "from com.xilinx.rapidwright.design import Unisim\n",
    "from com.xilinx.rapidwright.design import Module\n",
    "from com.xilinx.rapidwright.design import SitePinInst\n",
    "from com.xilinx.rapidwright.device import Device\n",
    "from com.xilinx.rapidwright.device import Site\n",
    "from com.xilinx.rapidwright.device import BEL\n",
    "from com.xilinx.rapidwright.device import SitePIP\n",
    "from com.xilinx.rapidwright.device import SiteTypeEnum\n",
    "from com.xilinx.rapidwright.design import PinType \n",
    "from com.xilinx.rapidwright.design import Net \n",
    "from com.xilinx.rapidwright.design import NetType\n",
    "from com.xilinx.rapidwright.design.tools import LUTTools\n",
    "from com.xilinx.rapidwright.edif import EDIFCell\n",
    "from com.xilinx.rapidwright.edif import EDIFCellInst\n",
    "from com.xilinx.rapidwright.edif import EDIFDirection\n",
    "from com.xilinx.rapidwright.edif import EDIFNet\n",
    "from com.xilinx.rapidwright.edif import EDIFNetlist\n",
    "from com.xilinx.rapidwright.edif import EDIFPort\n",
    "from com.xilinx.rapidwright.edif import EDIFPortInst\n",
    "from com.xilinx.rapidwright.edif import EDIFTools\n",
    "from com.xilinx.rapidwright.edif import EDIFParser\n",
    "from com.xilinx.rapidwright.edif import EDIFLibrary\n",
    "from com.xilinx.rapidwright.edif import EDIFPropertyObject\n",
    "from com.xilinx.rapidwright.edif import EDIFValueType\n",
    "from com.xilinx.rapidwright.util import FileTools\n",
    "from com.xilinx.rapidwright.router import RouteNode\n",
    "from com.xilinx.rapidwright.router import Router\n",
    "from com.xilinx.rapidwright.util   import MessageGenerator"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### JSONReader.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "import os\n",
    "\n",
    "def read_file(filename):\n",
    "    with open(filename, 'r') as file:\n",
    "        jnet = json.load(file)\n",
    "    return jnet\n",
    "\n",
    "\n",
    "\n",
    "def buildLibrary(jnet, library):\n",
    "    topModule = library.getNetlist().getTopCell().getName()\n",
    "    for cell in jnet['modules']:\n",
    "        if cell == topModule: continue\n",
    "        if library.containsCell(cell): continue\n",
    "        ret = EDIFCell(library,cell)\n",
    "        for port in jnet['modules'][cell]['ports'].keys():\n",
    "            if jnet['modules'][cell]['ports'][port]['direction'] == \"input\":\n",
    "                direction = EDIFDirection.INPUT\n",
    "            elif jnet['modules'][cell]['ports'][port]['direction'] == \"output\":\n",
    "                direction = EDIFDirection.OUTPUT\n",
    "            else:\n",
    "                direction = EDIFDirection.INOUT\n",
    "            ret.createPort(port,direction,1)\n",
    "        library.addCell(ret)\n",
    "\n",
    "\n",
    "def defineExternalPorts(jnet, topCell):\n",
    "    topModule = topCell.getName()\n",
    "    for port in jnet['modules'][topModule][\"ports\"]:\n",
    "        port_data = jnet['modules'][topModule][\"ports\"].get(port)\n",
    "        port_name = str(port)\n",
    "        num_pins = len(port_data.get(\"bits\"))\n",
    "        for i in range(num_pins):\n",
    "            name = port_name + (\"\" if num_pins == 1 else (\"[\" + str(i)  + \"]\"))\n",
    "            connectionID = port_data.get(\"bits\")[i]\n",
    "            direction = port_data.get(\"direction\")\n",
    "            if direction == \"input\":\n",
    "                ret = topCell.createPort(name,EDIFDirection.INPUT, 1)\n",
    "            elif direction == \"output\":\n",
    "                ret = topCell.createPort(name,EDIFDirection.OUTPUT, 1)\n",
    "            else:\n",
    "                ret = topCell.createPort(name,EDIFDirection.INOUT, 1)\n",
    "\n",
    "                \n",
    "\n",
    "def createEDIFCellInsts(jnet, topCell, library):\n",
    "    topModule = topCell.getName()\n",
    "    for cell in jnet['modules'][topModule][\"cells\"]:\n",
    "        cell_data = jnet['modules']['top']['cells'].get(cell)\n",
    "        cell_name = cell\n",
    "        cell_type = cell_data['type']\n",
    "        cell_properties = cell_data.get('parameters')\n",
    "        cell_ports = cell_data['port_directions'].keys()\n",
    "        cell_port_directions = cell_data['port_directions'].values()\n",
    "        cell_ports_connectionID = cell_data['connections'].values()\n",
    "        ret = EDIFCellInst(cell_name, library.getCell(cell_type),topCell)\n",
    "        for proprty in cell_properties.keys():\n",
    "            value = cell_properties.get(proprty)\n",
    "            if value == 'x': continue\n",
    "            ret.addProperty(proprty,str(int(value,2)), EDIFValueType.INTEGER )\n",
    "\n",
    "\n",
    "def createEDIFPorts(jnet, topCell):\n",
    "    topModule = topCell.getName()\n",
    "    ports = []\n",
    "    for net in jnet['modules'][topModule][\"netnames\"]:\n",
    "        connectionIDs = jnet['modules'][topModule][\"netnames\"][net]['bits']\n",
    "        for i in range(len(connectionIDs)):\n",
    "            ret = topCell.createNet(str(net) + (\"\" if (len(connectionIDs)) == 1 else (\"[\" + str(i)  + \"]\")))\n",
    "            for cell in jnet['modules'][topModule][\"cells\"]:\n",
    "                for port in jnet['modules'][topModule][\"cells\"][cell]['connections']:\n",
    "                    value = jnet['modules'][topModule][\"cells\"][cell]['connections'].get(port)\n",
    "                    if value[0] == connectionIDs[i]:\n",
    "                        if ((port,cell) in ports): continue\n",
    "                        else:\n",
    "                            ret.createPortInst(port,topCell.getCellInst(cell))\n",
    "                            ports.append((port,cell))\n",
    "            for port in jnet['modules'][topModule]['ports']:\n",
    "                topConnectionIDs = jnet['modules'][topModule]['ports'][port]['bits']\n",
    "                for j in range(len(topConnectionIDs)):\n",
    "                    if topConnectionIDs[j] == connectionIDs[i]:\n",
    "                        name = str(port) + (\"\" if (len(topConnectionIDs)) == 1 else (\"[\" + str(j)  + \"]\"))\n",
    "                        if ((name,topModule) in ports): continue\n",
    "                        else:\n",
    "                            ret.createPortInst(topCell.getPort(name))\n",
    "                            ports.append((name,topModule))\n",
    "\n",
    "                            \n",
    "def cleanEmptyNets(topCell):\n",
    "    nets = []\n",
    "    for net in topCell.getNets():\n",
    "        if not (net.getPortInsts()):\n",
    "            nets.append(str(net))\n",
    "    for i in nets:\n",
    "        topCell.removeNet(i)\n",
    "\n",
    "        \n",
    "\n",
    "def createStaticSourceNets(jnet, topCell, netlist):\n",
    "    topModule = topCell.getName()\n",
    "    gnd = EDIFTools.getStaticNet(NetType.GND, topCell, netlist);\n",
    "    vcc = EDIFTools.getStaticNet(NetType.VCC, topCell, netlist);\n",
    "    for cell in jnet['modules'][topModule][\"cells\"]:\n",
    "        for port in jnet['modules'][topModule][\"cells\"][cell]['connections']:\n",
    "            value = jnet['modules'][topModule][\"cells\"][cell]['connections'].get(port)\n",
    "            if value[0] == \"0\":\n",
    "                gnd.createPortInst(port , topCell.getCellInst(cell))\n",
    "            elif value[0] == \"1\":\n",
    "                vcc.createPortInst(port , topCell.getCellInst(cell))\n",
    "\n",
    "\n",
    "def read_json (filename, topModule, device):\n",
    "    jnet = read_file(filename)\n",
    "    design = Design(topModule,device)\n",
    "    netlist = design.getNetlist()\n",
    "    topCell = netlist.getTopCell()\n",
    "    library = netlist.getLibrary(\"hdi_primitives\")\n",
    "    buildLibrary(jnet, library)\n",
    "    defineExternalPorts(jnet, topCell)    \n",
    "    createEDIFCellInsts(jnet, topCell, library)\n",
    "    createEDIFPorts(jnet, topCell)\n",
    "    cleanEmptyNets(topCell)\n",
    "    createStaticSourceNets(jnet, topCell,netlist)\n",
    "    return design\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### ConstrainDesign.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def placeIOBuffers(design , constraints):\n",
    "    for pin in constraints.keys():\n",
    "        for topnets in design.getNetlist().getTopCell().getNets().toArray().tolist():\n",
    "            if pin == str(topnets):\n",
    "                for cellName in design.getNetlist().getTopCell().getCellInsts().toArray().tolist():\n",
    "                    if (\"IBUF\" in str(cellName.getCellType())) or (\"OBUF\" in str(cellName.getCellType())):\n",
    "                        for entry in topnets.getPortInstMap():\n",
    "                            if str(cellName) in str(entry):\n",
    "                                ret = design.placeIOB(cellName, constraints.get(pin).get('LOC'), constraints.get(pin).get('IOSTANDARD'))\n",
    "                                ret.addProperty(\"IOSTANDARD\",constraints.get(pin).get(\"IOSTANDARD\"))\n",
    "                                ret.addProperty(\"SLEW\",constraints.get(pin).get(\"SLEW\"))\n",
    "                                ret.addProperty(\"IN_TERM\",constraints.get(pin).get(\"IN_TERM\"))\n",
    "                                ret.addProperty(\"PULL_TYPE\",constraints.get(pin).get(\"PULL_TYPE\"))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Logical2PysicalCells.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    }
   ],
   "source": [
    "def placeCells(design):\n",
    "    cell_Names = design.getNetlist().getTopCell().getCellInsts().toArray().tolist()\n",
    "    placement_list = []\n",
    "    for cn in cell_Names:\n",
    "        if (\"GND\" in str(cn.getCellType())) or (\"VCC\" in str(cn.getCellType())):\n",
    "             continue\n",
    "\n",
    "        elif (\"IBUF\" in str(cn.getCellType())) or (\"OBUF\" in str(cn.getCellType())):\n",
    "            continue\n",
    "\n",
    "        elif (\"BUFGCTRL\" in str(cn.getCellType())):\n",
    "            design.getNetlist().getTopCell().removeCellInst(str(cn))\n",
    "            loc = \"BUFGCTRL_X0Y16/BUFGCTRL\"\n",
    "            ret = design.createAndPlaceCell(str(cn),Unisim.valueOf(str(cn.getCellType())),loc) \n",
    "            ret.setProperties(cn.getProperties())\n",
    "            ret.connectStaticSourceToPin(NetType.VCC ,\"CE0\")\n",
    "            ret.connectStaticSourceToPin(NetType.VCC ,\"S0\")\n",
    "            ret.connectStaticSourceToPin(NetType.GND ,\"CE1\")\n",
    "            ret.connectStaticSourceToPin(NetType.GND ,\"S1\")\n",
    "            ret.connectStaticSourceToPin(NetType.GND ,\"IGNORE1\")\n",
    "            ret.connectStaticSourceToPin(NetType.GND ,\"IGNORE0\")\n",
    "\n",
    "\n",
    "        elif (\"FDRE\" in str(cn.getCellType())): \n",
    "            bels = Design().createCell(str(cn),cn).getCompatiblePlacements().get(SiteTypeEnum.SLICEL)\n",
    "            sites = design.getDevice().getAllCompatibleSites(SiteTypeEnum.SLICEL)    \n",
    "            running = 1\n",
    "            while running:\n",
    "                bel_name = list(bels)[random.randint(0,len(bels)-1)]\n",
    "                site = sites[random.randint(0,len(sites)-1)]\n",
    "                bel = site.getBEL(bel_name)\n",
    "                if (str(site)+\"/\"+str(bel)) not in placement_list:\n",
    "                    placement_list.append((str(site)+\"/\"+str(bel))) \n",
    "                    running = 0\n",
    "            loc = str(site)+\"/\"+str(bel.getName())\n",
    "            unsm = Unisim.FDRE\n",
    "            cell = str(cn)\n",
    "            design.getNetlist().getTopCell().removeCellInst(str(cn))\n",
    "            ret = design.createAndPlaceCell(cell,unsm,loc)        \n",
    "            ret.connectStaticSourceToPin(NetType.GND ,\"R\")\n",
    "            ret.connectStaticSourceToPin(NetType.VCC ,\"CE\")\n",
    "\n",
    "        elif (\"LUT\" in str(cn.getCellType())):\n",
    "            cell = design.createCell(str(cn),cn)\n",
    "            bels = cell.getCompatiblePlacements().get(SiteTypeEnum.SLICEL)\n",
    "            sites = design.getDevice().getAllCompatibleSites(SiteTypeEnum.SLICEL)    \n",
    "            running = 1\n",
    "            while running:\n",
    "                bel_name = list(bels)[random.randint(0,len(bels)-1)]\n",
    "                site = sites[random.randint(0,len(sites)-1)]\n",
    "                bel = site.getBEL(bel_name)\n",
    "                if (str(site)+\"/\"+str(bel)) not in placement_list:\n",
    "                    placement_list.append((str(site)+\"/\"+str(bel))) \n",
    "                    running = 0\n",
    "                    design.placeCell(cell,site,bel)\n",
    "print \"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Logical2PhysicalNets.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def createNets(design):\n",
    "    for i in design.getNets().toArray().tolist():\n",
    "        design.removeNet(i)\n",
    "    for i in design.getNetlist().getTopCell().getNets().toArray().tolist():\n",
    "        if str(i) in design.getNetlist().getTopCell().getPortMap().keys() and not(str(i) == \"clk\"): continue  \n",
    "        if str(i) == \"VCC_NET\": continue     \n",
    "        if str(i) == \"GND_NET\": continue   \n",
    "        design.createNet(i)\n",
    "    \n",
    "    \n",
    "def createNetPins(design):\n",
    "    for physNet in design.getNets().toArray().tolist():\n",
    "        if str(physNet) in design.getNetlist().getTopCell().getPortMap().keys() and not(str(physNet) == \"clk\"): continue\n",
    "        edifNet = physNet.getLogicalNet()\n",
    "        portInsts = edifNet.getPortInsts().toArray().tolist()\n",
    "        for portInst in portInsts:\n",
    "            portName = portInst.getName()\n",
    "            portCell = portInst.getCellInst()\n",
    "            portDir = portInst.getDirection()\n",
    "            physCell = design.getCell(str(portCell))\n",
    "            if portInst.isPrimitiveStaticSource(): continue\n",
    "            siteInst = physCell.getSiteInst()\n",
    "            siteWires = []\n",
    "            ret = physCell.getSitePinFromPortInst(portInst,siteWires)            \n",
    "            physNet.createPin(portInst.isOutput(),siteWires[len(siteWires)-1],siteInst)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### SiteRouter.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    }
   ],
   "source": [
    "def routeSitePIPs(design):\n",
    "    for edifNet in design.getNetlist().getTopCell().getNets().toArray().tolist():\n",
    "        if str(edifNet) in design.getNetlist().getTopCell().getPortMap().keys() and not(str(edifNet) == \"clk\"): continue\n",
    "        if  (str(edifNet) == \"GND_NET\"): continue\n",
    "        portInsts = edifNet.getPortInsts().toArray().tolist()\n",
    "        for portInst in portInsts:\n",
    "            if portInst.isPrimitiveStaticSource(): continue\n",
    "            portCell = portInst.getCellInst()\n",
    "            physCell = design.getCell(str(portCell))\n",
    "            siteInst = physCell.getSiteInst()\n",
    "            if \"BUFGCTRL\" in str(physCell.getType()):\n",
    "                if (not(\"CE0\" in str(portInst.getName()))) and (not(\"S0\" in str(portInst.getName()))): continue\n",
    "                siteWires = []\n",
    "                ret = physCell.getSitePinFromPortInst(portInst,siteWires)\n",
    "                bel = siteWires[0].split(\"_\")[0] \n",
    "                belpin = \"\"\n",
    "                for bp in siteInst.getSite().getBELPins(siteWires[1]).tolist():\n",
    "                    if str(bel) in str(bp):\n",
    "                        belpin = bp\n",
    "                        break\n",
    "                sitepip = siteInst.getSitePIP(belpin)\n",
    "                siteInst.addSitePIP(sitepip)\n",
    "                siteInst.routeSite()\n",
    "            elif \"FDRE\" in str(physCell.getType()):\n",
    "                if (\"CE\" == str(portInst.getName())):\n",
    "                    belpin = siteInst.getSite().getBEL(\"CEUSEDMUX\").getPin(\"1\")\n",
    "                    sitepip = siteInst.getSitePIP(belpin)\n",
    "                    siteInst.addSitePIP(sitepip)\n",
    "                    siteInst.routeSite()  \n",
    "                elif (\"R\" == str(portInst.getName())):\n",
    "                    belpin = siteInst.getSite().getBEL(\"SRUSEDMUX\").getPin(\"0\")\n",
    "                    sitepip = siteInst.getSitePIP(belpin)\n",
    "                    siteInst.addSitePIP(sitepip)\n",
    "                    siteInst.routeSite()  \n",
    "                elif (\"C\" == str(portInst.getName())):\n",
    "                    belpin = siteInst.getSite().getBEL(\"CLKINV\").getPin(\"CLK\")\n",
    "                    sitepip = siteInst.getSitePIP(belpin)\n",
    "                    siteInst.addSitePIP(sitepip)\n",
    "                    siteInst.routeSite()\n",
    "                elif  (\"Q\" == str(portInst.getName())):\n",
    "                    siteWires = []\n",
    "                    ret = physCell.getSitePinFromPortInst(portInst,siteWires)\n",
    "                    if len(siteWires)>1:\n",
    "                        belpin = \"\"\n",
    "                        for bp in siteInst.getSite().getBELPins(siteWires[0]).tolist():\n",
    "                            if str(siteInst.getSite().getBELPins(siteWires[1]).tolist()[0]).split(\".\")[0] in str(bp):\n",
    "                                belpin = bp\n",
    "                                break\n",
    "                        sitepip = siteInst.getSitePIP(belpin)\n",
    "                        siteInst.addSitePIP(sitepip)\n",
    "                        siteInst.routeSite()                \n",
    "                elif  (\"D\" == str(portInst.getName())):\n",
    "                    siteWires = []\n",
    "                    ret = physCell.getSitePinFromPortInst(portInst,siteWires)\n",
    "                    if len(siteWires)>1:\n",
    "                        bel = siteWires[0].split(\"_\")[0] \n",
    "                        belpin = \"\"\n",
    "                        for bp in siteInst.getSite().getBELPins(siteWires[1]).tolist():\n",
    "                            if str(bel) in str(bp):\n",
    "                                belpin = bp\n",
    "                                break\n",
    "                        sitepip = siteInst.getSitePIP(belpin)\n",
    "                        siteInst.addSitePIP(sitepip)\n",
    "                        siteInst.routeSite()\n",
    "            elif \"LUT\" in str(physCell.getType()):\n",
    "                siteWires = []\n",
    "                ret = physCell.getSitePinFromPortInst(portInst,siteWires)\n",
    "                if len(siteWires)>1 and portInst.isOutput():\n",
    "                    if (\"IOB\" in str(siteInst.getSite().getSiteTypeEnum())): continue\n",
    "                    belpin = \"\"\n",
    "                    for bp in siteInst.getSite().getBELPins(siteWires[0]).tolist():\n",
    "                        if str(siteInst.getSite().getBELPins(siteWires[1]).tolist()[0]).split(\".\")[0] in str(bp):\n",
    "                            belpin = bp\n",
    "                            break\n",
    "                    sitepip = siteInst.getSitePIP(belpin)\n",
    "                    siteInst.addSitePIP(sitepip)\n",
    "                    siteInst.routeSite()\n",
    "print \"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### DesignClockRouter.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from java.util import HashSet\n",
    "from java.util import List\n",
    "from pprint import pprint\n",
    "import Queue\n",
    "from Queue import PriorityQueue\n",
    "\n",
    "def cost (s1, s2):\n",
    "    return abs(s1.getRpmX() - s2.getRpmX()) + abs(s1.getRpmY() - s2.getRpmY())\n",
    "\n",
    "\n",
    "def closestSite (s1, possible_sites):\n",
    "    p = PriorityQueue()\n",
    "    for s2 in possible_sites:\n",
    "        p.put((cost(s1,s2),s2))\n",
    "    return p.get()\n",
    "\n",
    "def createBUFHs(design):\n",
    "    topCell = design.getNetlist().getTopCell()\n",
    "    if (design.getNet(\"clk\")):\n",
    "        sites = []\n",
    "        pins = design.getNet(\"clk\").getSinkPins()\n",
    "        for pin in pins:\n",
    "            pin_site = pin.getSite()\n",
    "            bufhce_sites =  design.getDevice().getAllCompatibleSites(SiteTypeEnum.BUFHCE).tolist()\n",
    "            sites.append(closestSite(pin_site,bufhce_sites)[1])\n",
    "\n",
    "        for i in range(len(pins)):\n",
    "            exists = -1\n",
    "            for j in range(i):\n",
    "                if design.getCell(\"bufhce_\"+str(j)):\n",
    "                    if str(design.getCell(\"bufhce_\"+str(j)).getSite()) == str(sites[i]):\n",
    "                        exists = j\n",
    "\n",
    "            if exists == -1:\n",
    "                loc = str(sites[i]) +\"/BUFHCE\"\n",
    "                ret = design.createAndPlaceCell(\"bufhce_\"+str(i),Unisim.BUFHCE,loc) \n",
    "                ret.connectStaticSourceToPin(NetType.VCC ,\"CE\")\n",
    "                ret.getSiteInst().addSitePIP(ret.getSiteInst().getSitePIP(ret.getSiteInst().getBEL(\"CEINV\").getPin(\"CE\")))\n",
    "                ret.getSiteInst().routeSite()\n",
    "                net = design.createNet(\"clk\" + str(i))\n",
    "                design.getNet(\"clk\").removePin(pins[i])\n",
    "                design.getNet(\"clk\").addPin(SitePinInst(\"I\",ret.getSiteInst()))\n",
    "                net.addPin(SitePinInst(\"O\",ret.getSiteInst()))\n",
    "                net.addPin(pins[i])\n",
    "                topCell.getNet(\"clk\"+str(i)).createPortInst(\"O\",ret)\n",
    "                topCell.getNet(\"clk\"+str(i)).addPortInst(topCell.getNet(\"clk\").getPortInsts().toArray().tolist()[0])\n",
    "                topCell.getNet(\"clk\").createPortInst(\"I\",ret)\n",
    "                topCell.getNet(\"clk\").removePortInst(topCell.getNet(\"clk\").getPortInsts().toArray().tolist()[0])\n",
    "            else:\n",
    "                net = design.getNet(\"clk\" + str(exists))\n",
    "                design.getNet(\"clk\").removePin(pins[i])\n",
    "                net.addPin(pins[i])\n",
    "                topCell.getNet(\"clk\"+str(exists)).addPortInst(topCell.getNet(\"clk\").getPortInsts().toArray().tolist()[0])\n",
    "                topCell.getNet(\"clk\").removePortInst(topCell.getNet(\"clk\").getPortInsts().toArray().tolist()[0])\n",
    "\n",
    "\n",
    "def costFunction(curr, snk):\n",
    "    return curr.getManhattanDistance(snk) + curr.getLevel()/8  \n",
    "\n",
    "def routeClockNet(net, usedPIPs):\n",
    "    path = []\n",
    "    for sink in net.getPins():\n",
    "        if sink.equals(net.getSource()): \n",
    "            continue\n",
    "        q = RouteNode.getPriorityQueue()\n",
    "        q.add(net.getSource().getRouteNode())\n",
    "        path.extend(findRoute(q,sink.getRouteNode())) \n",
    "    path = list(dict.fromkeys(path))\n",
    "    net.setPIPs(path)\n",
    "    return\n",
    "\n",
    "\n",
    "def findRoute(q, snk):\n",
    "    visited = HashSet()\n",
    "    src = q.poll()\n",
    "    base_cost = costFunction(src,snk)\n",
    "    q.add(src)\n",
    "    counter = 0\n",
    "    while(not q.isEmpty()):\n",
    "        curr = q.poll()\n",
    "        if(curr.equals(snk)):\n",
    "            return curr.getPIPsBackToSource()\n",
    "        visited.add(curr)\n",
    "\n",
    "\n",
    "        for wire in curr.getConnections():\n",
    "            nextNode = RouteNode(wire,curr)\n",
    "            if visited.contains(nextNode): continue\n",
    "            #if wire.isRouteThru(): continue\n",
    "            curr_cost = costFunction(nextNode,snk)\n",
    "            nextNode.setCost(curr_cost)\n",
    "            q.add(nextNode)\n",
    "    # Unroutable situation\n",
    "    print \"Route failed!\"\n",
    "    return []\n",
    "\n",
    "\n",
    "def routeClocks(design):\n",
    "    usedPIPs = []\n",
    "    createBUFHs(design)\n",
    "    for net in design.getNets():\n",
    "        if \"clk\" in str(net):  \n",
    "            routeClockNet(net,usedPIPs)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### DesignRouter.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def designRouter(design):\n",
    "    for net in design.getNets():\n",
    "            if \"clk\" in str(net):  \n",
    "                net.lockRouting()\n",
    "\n",
    "    Router(design).routeDesign()\n",
    "\n",
    "    for net in design.getNets():\n",
    "        if \"clk\" in str(net):\n",
    "            net.unlockRouting()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### FASMgenerator.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "from com.xilinx.rapidwright.design.tools import LUTTools\n",
    "\n",
    "def get_half_name(half, is_m):\n",
    "    if (is_m):\n",
    "        return \"SLICEL_X1\" if half else \"SLICEM_X0\"\n",
    "    else:\n",
    "        return \"SLICEL_X1\" if half else \"SLICEL_X0\"\n",
    "    \n",
    "def get_main_clock_nets(design):\n",
    "    nets = []\n",
    "    for net in design.getNets():\n",
    "        pins = net.getPins()\n",
    "        for pin in pins:\n",
    "            bel_type = pin.getSite().getSiteTypeEnum().toString()\n",
    "            if \"BUFGCTRL\" in bel_type and pin.isOutPin():\n",
    "                if not net in nets:\n",
    "                    nets.append(net)\n",
    "    return nets\n",
    "\n",
    "def get_secondary_clock_nets(design):\n",
    "    nets = []\n",
    "    for net in design.getNets():\n",
    "        pins = net.getPins()\n",
    "        for pin in pins:\n",
    "            bel_type = pin.getSite().getSiteTypeEnum().toString()\n",
    "            if \"BUFHCE\" in bel_type and pin.isOutPin():\n",
    "                if not net in nets:\n",
    "                    nets.append(net)\n",
    "    return nets       \n",
    "    \n",
    "def get_used_logic_tiles(design):\n",
    "    tiles = dict()\n",
    "    for cell in design.getCells():\n",
    "        if \"IOB\" in cell.getTile().getName(): continue\n",
    "        if \"CLK\" in cell.getTile().getName(): continue\n",
    "        half = cell.getSite().getInstanceX() % 2\n",
    "        if not cell.getTile() in tiles.keys():\n",
    "            sites_0 = []\n",
    "            sites_1 = []\n",
    "            if half:\n",
    "                sites_1.append(cell.getSiteInst())\n",
    "            else:\n",
    "                sites_0.append(cell.getSiteInst())\n",
    "            tiles[cell.getTile()] = [sites_0,sites_1]\n",
    "        else:\n",
    "            sites_0 = tiles[cell.getTile()][0]\n",
    "            sites_1 = tiles[cell.getTile()][1]\n",
    "            if half:\n",
    "                if len(sites_1) == 0:\n",
    "                     sites_1.append(cell.getSiteInst())\n",
    "            else:\n",
    "                if len(sites_0) == 0:\n",
    "                     sites_0.append(cell.getSiteInst())\n",
    "            tiles[cell.getTile()] = [sites_0,sites_1]\n",
    "    return tiles\n",
    "\n",
    "        \n",
    "        \n",
    "def write_luts_config(tiles, tile, lines):\n",
    "    for half in range(2):\n",
    "        if len(tiles[tile][half]) == 0: continue\n",
    "        site = tiles[tile][half][0]\n",
    "        is_mtile = \"CLBLM\" in tile.getName()\n",
    "        is_slicem = is_mtile and (half == 0)\n",
    "        for cell in site.getCells():\n",
    "            if \"LUT\" in cell.getType():\n",
    "                val = str(\"{0:b}\".format(int(cell.getProperty(\"INIT\").getValue())))\n",
    "                len_val = len(val)\n",
    "                for i in range(64-len_val):\n",
    "                    val = \"0\" + val\n",
    "                lut_size = LUTTools.getLUTSize(\"\"\"64'd\"\"\" + str(cell.getProperty(\"INIT\").getValue()))\n",
    "                pin_map_str = cell.getPinMappingsL2P()\n",
    "                pin_map = dict()\n",
    "                for i in pin_map_str.keys():\n",
    "                    pin = cell.getBEL().getPin(pin_map_str.get(i))\n",
    "                    if pin.isInput(): \n",
    "                        index = re.sub('\\D', '', pin.getName())\n",
    "                        if not index:\n",
    "                            index = \"1\"\n",
    "                        pin_map[i] = int(index)-1\n",
    "                pins = pin_map.values()\n",
    "                min_pin = min(pins)\n",
    "                init = \"\"\n",
    "                for i in range(2**lut_size):\n",
    "                    index = 0\n",
    "                    count = 0\n",
    "                    for j in pins:\n",
    "                        index = index | (((i>>j) & 1)<< (j-min_pin))\n",
    "                    init = val[63-index] + init\n",
    "                line = tile.getName() + \".\" + get_half_name(half,is_mtile) + \".\" + cell.getBEL().getName()[0] + \"LUT.INIT[63:0] = 64'b\" + init\n",
    "                lines.append(line)\n",
    "    \n",
    " \n",
    " \n",
    "def write_ff_config(tiles, tile, lines):\n",
    "    for half in range(2):\n",
    "        if len(tiles[tile][half]) == 0: continue\n",
    "        site = tiles[tile][half][0]\n",
    "        is_mtile = \"CLBLM\" in tile.getName()\n",
    "        is_slicem = is_mtile and (half == 0)\n",
    "        fdre_check = 0\n",
    "        for cell in site.getCells():\n",
    "            if not \"FDRE\" in cell.getType(): continue\n",
    "            fdre_check = 1\n",
    "            line = tile.getName() + \".\" + get_half_name(half,is_mtile) + \".\" + cell.getBEL().getName() + \".ZINI\"\n",
    "            lines.append(line)\n",
    "            line = tile.getName() + \".\" + get_half_name(half,is_mtile) + \".\" + cell.getBEL().getName() + \".ZRST\"\n",
    "            lines.append(line)\n",
    "        if fdre_check:\n",
    "            line = tile.getName() + \".\" + get_half_name(half,is_mtile) + \".FFSYNC\"\n",
    "            lines.append(line)\n",
    "            line = tile.getName() + \".\" + get_half_name(half,is_mtile) + \".CEUSEDMUX\"\n",
    "            lines.append(line)\n",
    "        \n",
    "        \n",
    "        \n",
    "def write_sitepips(tiles, tile, lines):\n",
    "    for half in range(2):\n",
    "        if len(tiles[tile][half]) == 0: continue\n",
    "        site = tiles[tile][half][0]\n",
    "        is_mtile = \"CLBLM\" in tile.getName()\n",
    "        is_slicem = is_mtile and (half == 0)\n",
    "        for sitepip in site.getUsedSitePIPs():\n",
    "            if \"SRUSEDMUX\" in str(sitepip): continue\n",
    "            if \"CEUSEDMUX\" in str(sitepip): continue\n",
    "            if \"CLKINV\" in str(sitepip): continue\n",
    "            if \"USED\" in str(sitepip): continue\n",
    "            line = tile.getName() + \".\" + get_half_name(half,is_mtile) + \".\" + str(sitepip).split(\"-\")[0]\n",
    "            lines.append(line)\n",
    "\n",
    "\n",
    "def write_logic(design):\n",
    "    lines = []\n",
    "    tiles = get_used_logic_tiles(design) \n",
    "    for tile in tiles.keys():\n",
    "        write_luts_config(tiles, tile, lines)\n",
    "        write_ff_config(tiles, tile, lines)\n",
    "        write_sitepips(tiles, tile, lines)\n",
    "        line = \"\"\n",
    "        lines.append(line)\n",
    "    return lines\n",
    "    \n",
    "    \n",
    "\n",
    "def write_nets(design):\n",
    "    lines = []\n",
    "    for net in design.getNets():\n",
    "        for pip in net.getPIPs():\n",
    "            line = pip.getTile().getName() + \".\" + pip.getStartWire().getWireName() + \".\" + pip.getEndWire().getWireName()\n",
    "            lines.append(line)\n",
    "        line = \"\"\n",
    "        lines.append(line)\n",
    "    return lines\n",
    "\n",
    "def write_clocking(design):\n",
    "    # Notes: \"16\" and \"12\" for BUFGCTRL and BUFHCE respectively represent the maximum number of rows of primitives in a given tile (columns are always 2)\n",
    "    # Hence, while getInstanceY() will give the global row_index, we needed the local row_index, which is why we subtract 16 or 12 from the row number\n",
    "    lines = []\n",
    "    vcc_nets = []\n",
    "    pip_junctions = []\n",
    "    \n",
    "    for net in design.getNets():\n",
    "        if net.isStaticNet() and net.getType() == NetType.VCC:\n",
    "            vcc_nets.append(net)\n",
    "            \n",
    "    for cell in design.getCells():\n",
    "        if \"BUFGCTRL\" in cell.getType(): \n",
    "            site = cell.getSite()\n",
    "            line = cell.getTile().getName() + \".BUFGCTRL.BUFGCTRL_X0Y\" + str(cell.getSiteInst().getSite().getInstanceY()-16) + \".IN_USE\"\n",
    "            lines.append(line)\n",
    "            for bel in site.getBELs():\n",
    "                for pin in bel.getPins():\n",
    "                    if pin.isSitePort():\n",
    "                        for vcc_net in vcc_nets:\n",
    "                            for vcc_pin in vcc_net.getPins():\n",
    "                                if pin == vcc_pin.getBELPin():\n",
    "                                    line = cell.getTile().getName() + \".BUFGCTRL.BUFGCTRL_X0Y\" + str(cell.getSiteInst().getSite().getInstanceY()-16) + \".ZINV_\" + pin.getName()\n",
    "                                    lines.append(line)\n",
    "        \n",
    "        if \"BUFHCE\" in cell.getType():\n",
    "                site = cell.getSite()\n",
    "                line = cell.getTile().getName() + \".BUFHCE.BUFHCE_X\" + str(cell.getSiteInst().getSite().getInstanceX()) +\"Y\" + str(cell.getSiteInst().getSite().getInstanceY()%12) + \".IN_USE\"\n",
    "                lines.append(line)\n",
    "                for bel in site.getBELs():\n",
    "                    for pin in bel.getPins():\n",
    "                        if pin.isSitePort():\n",
    "                            for vcc_net in vcc_nets:\n",
    "                                for vcc_pin in vcc_net.getPins():\n",
    "                                    if pin == vcc_pin.getBELPin():\n",
    "                                        line = cell.getTile().getName() + \".BUFHCE.BUFHCE_X\" + str(cell.getSiteInst().getSite().getInstanceX()) + \"Y\" + str(cell.getSiteInst().getSite().getInstanceY()%12) + \".ZINV_\" + pin.getName()\n",
    "                                        if not line in lines:\n",
    "                                            lines.append(line)\n",
    "                for net in get_main_clock_nets(design):\n",
    "                    for pip in net.getPIPs():\n",
    "                        if not pip.getTile() == cell.getTile(): continue\n",
    "                        line = pip.getTile().getName() + \".\" + pip.getStartWire().getWireName() + \"_ACTIVE\"\n",
    "                        if not line in lines:\n",
    "                            lines.append(line)\n",
    "                for net in get_secondary_clock_nets(design):\n",
    "                    for pip in net.getPIPs():\n",
    "                        if (pip.getTile().getTileYCoordinate() == cell.getTile().getTileYCoordinate()) and not (pip.getTile() == cell.getTile()):\n",
    "                            line = pip.getTile().getName() + \".ENABLE_BUFFER.\" + pip.getStartWire().getWireName()  \n",
    "                            if not line in lines:\n",
    "                                lines.append(line)\n",
    "    \n",
    "    return lines\n",
    "        \n",
    "        \n",
    " \n",
    " \n",
    "def write_io(design):\n",
    "    lines = []\n",
    "    for cell in design.getCells():\n",
    "        if \"IBUF\" in cell.getType() or \"OBUF\" in cell.getType() : \n",
    "            site = cell.getSiteInst()\n",
    "            tile = cell.getTile()\n",
    "            tile_name = tile.getName()\n",
    "            half = 1-tile.getSiteIndex(cell.getSite())\n",
    "            iostandard = cell.getProperty(\"IOSTANDARD\").getValue()\n",
    "            slew = cell.getProperty(\"SLEW\").getValue()\n",
    "            in_term = cell.getProperty(\"IN_TERM\").getValue()\n",
    "            pull_type = cell.getProperty(\"PULL_TYPE\").getValue()\n",
    "            if \"IBUF\" == cell.getType(): \n",
    "                if iostandard == \"LVCMOS33\" or iostandard == \"LVTTL\" or iostandard == \"LVCMOS25\":\n",
    "                    line = tile_name + \".IOB_Y\" + str(half) + \".LVCMOS25_LVCMOS33_LVTTL.IN\"\n",
    "                    lines.append(line)\n",
    "                if iostandard == \"SSTL135\":\n",
    "                    line = tile_name + \".IOB_Y\" + str(half) + \".SSTL135.IN\"\n",
    "                    lines.append(line)\n",
    "                    if not (in_term == \"NONE\"):\n",
    "                        line = tile_name + \".IOB_Y\" + str(half) + \".IN_TERM.\" + in_term\n",
    "                        lines.append(line)           \n",
    "                line = tile_name + \".IOB_Y\" + str(half) + \".LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135.IN_ONLY\"\n",
    "                lines.append(line)                              \n",
    "            if \"OBUF\" == cell.getType():\n",
    "                if (iostandard == \"LVCMOS33\" or iostandard == \"LVTTL\"):\n",
    "                    line = tile_name + \".IOB_Y\" + str(half) + \".LVCMOS33_LVTTL.DRIVE.I12_I16\"\n",
    "                    lines.append(line)\n",
    "                if (iostandard == \"SSTL135\"):\n",
    "                    line = tile_name + \".IOB_Y\" + str(half) + \".SSTL135.DRIVE.I_FIXED\"\n",
    "                    lines.append(line)\n",
    "            if (slew == \"SLOW\"):\n",
    "                line = tile_name + \".IOB_Y\" + str(half) + \".LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135.SLEW.SLOW\"\n",
    "                lines.append(line)\n",
    "            elif (iostandard == \"SSTL135\"):\n",
    "                line = tile_name + \".IOB_Y\" + str(half) + \".SSTL135.SLEW.FAST\"\n",
    "                lines.append(line)\n",
    "            else:\n",
    "                line = cell.getTile().getName() + \".IOB_Y\" + str(half) + \".LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST\"\n",
    "                lines.append(line)\n",
    "            line = cell.getTile().getName() + \".IOB_Y\" + str(half) + \".PULLTYPE.\" + pull_type\n",
    "            lines.append(line)\n",
    "            line = \"\"\n",
    "            lines.append(line)\n",
    "            \n",
    "    return lines\n",
    "\n",
    "def get_pseudo_pip_data():\n",
    "    pp_config = dict()\n",
    "    for s in [\"L\",\"R\"]:\n",
    "        for s2 in [\"\", \"_TBYTESRC\", \"_TBYTETERM\", \"_SING\"]:\n",
    "            lst = [\"\",\"0\",\"1\"] if (s2 == \"_SING\") else [\"0\",\"1\"]\n",
    "            for i in lst:\n",
    "                pp_config[(s + \"IOI3\" + s2, s + \"IOI_OLOGIC\" + i + \"_OQ\",\"IOI_OLOGIC\" + i + \"_D1\")] = [\"OLOGIC_Y\" + i + \".OMUX.D1\", \"OLOGIC_Y\" + i + \".OQUSED\", \"OLOGIC_Y\" + i + \".OQUSED\",\"OLOGIC_Y\" + i + \".OSERDES.DATA_RATE_TQ.BUF\"]\n",
    "                pp_config[(s + \"IOI3\" + s2, \"IOI_ILOGIC\" + i + \"_O\", s + \"IOI_ILOGIC\" + i + \"_D\")] = [\"IDELAY_Y\" + i + \".IDELAY_TYPE_FIXED\",\"ILOGIC_Y\" + i + \".ZINV_D\"]             \n",
    "                pp_config[(s + \"IOI3\" + s2, s + \"IOI_OLOGIC\" + i + \"_TQ\", \"IOI_OLOGIC\" + i + \"_T1\")] = [\"OLOGIC_Y\" + i + \".ZINV_T1\"]\n",
    "                if (i == \"0\"): \n",
    "                    pp_config[(s + \"IOB33\" + s2, \"IOB_O_IN1\", \"IOB_O_OUT0\")] = []\n",
    "                    pp_config[(s + \"IOB33\" + s2, \"IOB_O_OUT0\", \"IOB_O0\")] = []\n",
    "                    pp_config[(s + \"IOB33\" + s2, \"IOB_T_IN1\", \"IOB_T_OUT0\")] = []\n",
    "                    pp_config[(s + \"IOB33\" + s2, \"IOB_T_OUT0\", \"IOB_T0\")] = []\n",
    "\n",
    "    for s1 in [\"TOP\", \"BOT\"]:\n",
    "        for s2 in [\"L\", \"R\"]: \n",
    "            for i in range(12): \n",
    "                ii = str(i)\n",
    "                hck = s2 + ii\n",
    "                buf = (\"X1Y\" if (s2 == \"R\")  else \"X0Y\") + ii\n",
    "                pp_config[(\"CLK_HROW_\" + s1 + \"_R\", \"CLK_HROW_CK_HCLK_OUT_\" + hck,\"CLK_HROW_CK_MUX_OUT_\" + hck)] = [\"BUFHCE.BUFHCE_\" + buf + \".IN_USE\",\"BUFHCE.BUFHCE_\" + buf + \".ZINV_CE\"]\n",
    "        for i in range(16):\n",
    "            ii = str(i)\n",
    "            pp_config[(\"CLK_BUFG_\" + s1 + \"_R\", \"CLK_BUFG_BUFGCTRL\" + ii + \"_O\",\"CLK_BUFG_BUFGCTRL\" + ii + \"_I0\")] = [\"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".IN_USE\", \"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".IS_IGNORE1_INVERTED\",\"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".ZINV_CE0\", \"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".ZINV_S0\"]\n",
    "            pp_config[(\"CLK_BUFG_\" + s1 + \"_R\", \"CLK_BUFG_BUFGCTRL\" + ii + \"_O\",\"CLK_BUFG_BUFGCTRL\" + ii + \"_I1\")] = [\"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".IN_USE\", \"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".IS_IGNORE0_INVERTED\",\"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".ZINV_CE1\", \"BUFGCTRL.BUFGCTRL_X0Y\" + ii + \".ZINV_S1\"]\n",
    "\n",
    "\n",
    "    rclk_y_to_i = [2, 3, 0, 1]\n",
    "    for y in range(4): \n",
    "        yy = str(y)\n",
    "        ii = str(rclk_y_to_i[y])\n",
    "        pp_config[(\"HCLK_IOI3\", \"HCLK_IOI_RCLK_OUT\" + ii,\"HCLK_IOI_RCLK_BEFORE_DIV\" + ii)] = [\"BUFR_Y\" + yy + \".IN_USE\",\"BUFR_Y\" + yy + \".BUFR_DIVIDE.BYPASS\"]\n",
    "\n",
    "\n",
    "    for s in [\"L\", \"R\"]: \n",
    "        for i in range(24):\n",
    "            ii = str(i)\n",
    "    #        pp_config[(\"INT_INTERFACE_\" + s, \"INT_INTERFACE_LOGIC_OUTS_\" + s + ii,\"INT_INTERFACE_LOGIC_OUTS_\" + s + \"_B\" + ii)]\n",
    "            \n",
    "    return pp_config\n",
    "\n",
    "\n",
    "\n",
    "def write_pips(design):\n",
    "    lines = []\n",
    "    pp_config = get_pseudo_pip_data()\n",
    "    for net in design.getNets():\n",
    "        if str(net) == \"<const0>\": continue\n",
    "        for pip_index in range(len(net.getPIPs())):\n",
    "            pip = net.getPIPs()[pip_index]\n",
    "            dst_intent = pip.getEndWire()\n",
    "            if dst_intent.getNode().isTied():  continue\n",
    "            tile_name = pip.getTile().getName()\n",
    "            src = pip.getStartWire().getWireName()\n",
    "            dst = pip.getEndWire().getWireName()\n",
    "            if pip.isBidirectional() and (net.getPIPs()[pip_index+1].getStartWire() in pip.getTile().getWireConnections(src)):\n",
    "                dst = pip.getStartWire().getWireName()\n",
    "                src = pip.getEndWire().getWireName()\n",
    "            ppk = (pip.getTile().getTileTypeEnum().toString() ,dst,src)\n",
    "            if not (pp_config.get(ppk)):\n",
    "                line = tile_name + \".\" + dst + \".\" + src\n",
    "                lines.append(line)  \n",
    "                continue\n",
    "                \n",
    "            if len(pp_config.get(ppk)):\n",
    "                pp = pp_config.get(ppk)\n",
    "                for c in pp:\n",
    "                    line = tile_name + \".\" + c\n",
    "                    lines.append(line)\n",
    "            else:\n",
    "                if (\"DSP_L\" in tile_name) or (\"DSP_R\" in tile_name): continue\n",
    "                if (\"RIOI3_SING\" in tile_name) or (\"LIOI3_SING\" in tile_name): \n",
    "                    if ((\"IMUX\" in src) or (\"CTRL0\" in src)) and (not (\"CLK\" in dst)): continue\n",
    "                    if (\"_SING_\" in src):\n",
    "                        src_split = src.split(\"_\")\n",
    "                        src = src_split[0] + src_split[2]\n",
    "\n",
    "                line = tile_name + \".\" + dst + \".\" + src\n",
    "                lines.append(line)\n",
    "                if (\"IOI3\" in tile_name) and (\"IOI_OCLK_\" in dst):\n",
    "                    dst_split = dst.split(\"_\")\n",
    "                    dst = \"\"\n",
    "                    for i in range(len(dst_split)):\n",
    "                        if i > 0:\n",
    "                            dst = dst + \"_\"\n",
    "                        dst = dst + dst_split[i]\n",
    "                        if i == 1:\n",
    "                            dst = dst + \"M\"\n",
    "                    line = tile_name + \".\" + dst + \".\" + src\n",
    "                    lines.append(line)  \n",
    "        line = \"\"\n",
    "        lines.append(line)\n",
    "    return lines\n",
    "\n",
    "\n",
    "def write_route_thru_pips(design):\n",
    "    lines = []\n",
    "    tracker = []\n",
    "    bel_tracker = []\n",
    "    for net in design.getNets():\n",
    "        for j in range(len(net.getPIPs())):\n",
    "            pip = net.getPIPs()[j]\n",
    "            if pip.isRouteThru():\n",
    "                wires = []\n",
    "                wires.append(pip.getStartWire())\n",
    "                wires.append(pip.getEndWire())\n",
    "                for i in range(2):\n",
    "                    wire = wires[i]\n",
    "                    site = wire.getSitePin().getSite()\n",
    "                    bel_pin = wire.getSitePin().getBELPin()\n",
    "                    for site_conn in bel_pin.getSiteConns():\n",
    "                        bel = site_conn.getBEL()\n",
    "                        if \"LUT\" in bel.getBELType():\n",
    "                            if not pip in tracker:\n",
    "                                tracker.append(pip)\n",
    "                                lut_name = bel_pin.getSiteWireName()[0] + \"LUT\"\n",
    "                                pin_index = int(bel_pin.getSiteWireName()[1])\n",
    "                                val = \"\"\n",
    "                                for k in range(64):\n",
    "                                    if (k>>(pin_index-1)&1):\n",
    "                                        val = '1' + val\n",
    "                                    else:\n",
    "                                        val = '0' + val\n",
    "                                line = str(site.getTile()) + \".\" + get_half_name(site.getSiteIndexInTile(),\"CLBLM\" in site.getTile().getName()) + \".\" + lut_name + \".INIT[63:0] = 64'b\" + val\n",
    "                                lines.append(line)\n",
    "                                out_wires = []\n",
    "                                for forward_pip in net.getPIPs()[j+1:]:\n",
    "                                    if forward_pip.getTile() == pip.getTile():\n",
    "                                        if (not forward_pip.getStartWire() in out_wires) :\n",
    "                                            out_wires.append(forward_pip.getStartWire())\n",
    "                                        if not forward_pip.getEndWire() in out_wires:\n",
    "                                            out_wires.append(forward_pip.getEndWire())\n",
    "                                for out_wire in out_wires:\n",
    "                                    out_site_pin = out_wire.getSitePin()\n",
    "                                    if out_site_pin:\n",
    "                                        out_bel_pin = out_site_pin.getBELPin()\n",
    "                                        for out_bel_pin_conn in out_bel_pin.getSiteConns():\n",
    "                                            out_rbel_pins = out_bel_pin_conn.getBEL().getPins()                                            \n",
    "                                            if len(out_rbel_pins) <= 2: continue\n",
    "                                            for out_rbel_pin in out_rbel_pins:\n",
    "                                                for out_rbel_pin_site_conn in out_rbel_pin.getSiteConns():\n",
    "                                                    for lut_bel_site_pin in bel.getPins():\n",
    "                                                        if out_rbel_pin_site_conn == lut_bel_site_pin:\n",
    "                                                            if ((out_rbel_pin,site)) not in bel_tracker:\n",
    "                                                                bel_tracker.append((out_rbel_pin,site))\n",
    "                                                                line = str(site.getTile()) + \".\" + get_half_name(site.getSiteIndexInTile(),\"CLBLM\" in site.getTile().getName()) + \".\" + out_bel_pin_conn.getBEL().getName() + \".\" + out_rbel_pin.getName()\n",
    "                                                                lines.append(line)\n",
    "            line = \"\"\n",
    "            lines.append(line)\n",
    "    return lines\n",
    "\n",
    "\n",
    "def write_fasm(design):\n",
    "    lines = []\n",
    "    lines = write_logic(design) \n",
    "    lines.extend(write_route_thru_pips(design))\n",
    "    lines.extend(write_io(design))\n",
    "    lines.extend(write_pips(design))\n",
    "    lines.extend(write_clocking(design))\n",
    "\n",
    "    f = open(\"top.fasm\", \"w\")\n",
    "    prev_line = \"\"\n",
    "    for line in lines:\n",
    "        if not ((prev_line == \"\") and (line == \"\")):\n",
    "            f.write(line + \"\"\"\\n\"\"\")\n",
    "        prev_line = line    \n",
    "    f.close()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "scrolled": false
   },
   "source": [
    "### run.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "import os\n",
    "\n",
    "def run_rapidwright(seed, topModule,device,filename,constraints):\n",
    "    random.seed(seed)\n",
    "    design = read_json(filename,topModule,device)\n",
    "    net = design.getNetlist()\n",
    "    net.setDevice(design.getDevice())\n",
    "    topCell = net.getCell(\"top\")\n",
    "\n",
    "    placeIOBuffers(design , constraints)\n",
    "    placeCells(design)\n",
    "    createNets(design)\n",
    "    createNetPins(design)\n",
    "    routeSitePIPs(design)\n",
    "    design.routeSites() # not necessary, but helps route input site wire for OBUFS\n",
    "    routeClocks(design)\n",
    "    try:\n",
    "        designRouter(design)\n",
    "        write_fasm(design)\n",
    "        return 1\n",
    "    except:\n",
    "        return 0"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Utilities.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "def run_yosys(topModule):\n",
    "    yosys_cmd = \"\"\"yosys -p \"synth_xilinx -flatten -abc9 -nobram -arch xc7 -top \"\"\"+topModule+\"\"\"; write_json \"\"\"+topModule+\"\"\".json\" \"\"\"+topModule+\"\"\".v\"\"\"\n",
    "    ret = os.system(yosys_cmd)\n",
    "    \n",
    "\n",
    "def generate_vivado_bistream(topModule):\n",
    "    tcl_code=\"\"\"\n",
    "    open_checkpoint \"\"\"+topModule+\"\"\".dcp\n",
    "    write_bitstream -force \"\"\"+topModule+\"\"\"\n",
    "    \"\"\"\n",
    "    tcl_file = open(topModule+\".tcl\",\"w\")\n",
    "    ret = tcl_file.write(tcl_code)\n",
    "    tcl_file.close()\n",
    "    vivado_cmd = \"\"\"vivado vivado_files/\"\"\"+topModule+\"\"\".xpr -nolog -nojournal -notrace -mode batch -source \"\"\"+topModule+\"\"\".tcl\"\"\"\n",
    "    ret = os.system(vivado_cmd)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Main.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Seed Value: 262\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "topModule = \"top\"\n",
    "device = \"xc7a35tcsg324-1\"\n",
    "filename = \"top.json\"\n",
    "\n",
    "constraints = {\n",
    "               'i_clk' : {'LOC' : 'E3', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'in0[1]' : {'LOC' : 'C11', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'in0[0]' : {'LOC' : 'A8', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'in1[1]' : {'LOC' : 'A10', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'in1[0]' : {'LOC' : 'C10', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'out[3]' : {'LOC' : 'K1', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'out[2]' : {'LOC' : 'J3', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'out[1]' : {'LOC' : 'G3', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'},\n",
    "               'out[0]' : {'LOC' : 'G6', 'IOSTANDARD' : 'LVCMOS33' , 'SLEW' : 'FAST', 'IN_TERM' : 'NONE' , 'PULL_TYPE' : 'NONE'}\n",
    "                }\n",
    "\n",
    "run_yosys(topModule)\n",
    "\n",
    "for i in range(1000):\n",
    "    if (run_rapidwright(i, topModule,device,filename,constraints)):\n",
    "        print \"Seed Value: \" + str(i)\n",
    "        break\n",
    "        \n",
    "print \"Done\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Jython 2.7",
   "language": "python",
   "name": "jython27"
  },
  "language_info": {
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "pygments_lexer": "python",
   "version": "2.7.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
