
motion_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae78  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800b060  0800b060  0001b060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b54c  0800b54c  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  0800b54c  0800b54c  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b54c  0800b54c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b54c  0800b54c  0001b54c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b550  0800b550  0001b550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800b554  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f8  20000208  0800b75c  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  0800b75c  00020800  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101e8  00000000  00000000  00020231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7e  00000000  00000000  00030419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  00032e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e98  00000000  00000000  00033e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad07  00000000  00000000  00034cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121d5  00000000  00000000  0004f9c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009afc8  00000000  00000000  00061b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fcb64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055c8  00000000  00000000  000fcbb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000208 	.word	0x20000208
 8000204:	00000000 	.word	0x00000000
 8000208:	0800b048 	.word	0x0800b048

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000020c 	.word	0x2000020c
 8000224:	0800b048 	.word	0x0800b048

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_d2lz>:
 8001234:	b538      	push	{r3, r4, r5, lr}
 8001236:	4605      	mov	r5, r0
 8001238:	460c      	mov	r4, r1
 800123a:	2200      	movs	r2, #0
 800123c:	2300      	movs	r3, #0
 800123e:	4628      	mov	r0, r5
 8001240:	4621      	mov	r1, r4
 8001242:	f7ff fc27 	bl	8000a94 <__aeabi_dcmplt>
 8001246:	b928      	cbnz	r0, 8001254 <__aeabi_d2lz+0x20>
 8001248:	4628      	mov	r0, r5
 800124a:	4621      	mov	r1, r4
 800124c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001250:	f000 b80a 	b.w	8001268 <__aeabi_d2ulz>
 8001254:	4628      	mov	r0, r5
 8001256:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800125a:	f000 f805 	bl	8001268 <__aeabi_d2ulz>
 800125e:	4240      	negs	r0, r0
 8001260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001264:	bd38      	pop	{r3, r4, r5, pc}
 8001266:	bf00      	nop

08001268 <__aeabi_d2ulz>:
 8001268:	b5d0      	push	{r4, r6, r7, lr}
 800126a:	2200      	movs	r2, #0
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <__aeabi_d2ulz+0x34>)
 800126e:	4606      	mov	r6, r0
 8001270:	460f      	mov	r7, r1
 8001272:	f7ff f99d 	bl	80005b0 <__aeabi_dmul>
 8001276:	f7ff fc73 	bl	8000b60 <__aeabi_d2uiz>
 800127a:	4604      	mov	r4, r0
 800127c:	f7ff f91e 	bl	80004bc <__aeabi_ui2d>
 8001280:	2200      	movs	r2, #0
 8001282:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <__aeabi_d2ulz+0x38>)
 8001284:	f7ff f994 	bl	80005b0 <__aeabi_dmul>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4630      	mov	r0, r6
 800128e:	4639      	mov	r1, r7
 8001290:	f7fe ffd6 	bl	8000240 <__aeabi_dsub>
 8001294:	f7ff fc64 	bl	8000b60 <__aeabi_d2uiz>
 8001298:	4621      	mov	r1, r4
 800129a:	bdd0      	pop	{r4, r6, r7, pc}
 800129c:	3df00000 	.word	0x3df00000
 80012a0:	41f00000 	.word	0x41f00000

080012a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012aa:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <MX_DMA_Init+0x70>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	4a19      	ldr	r2, [pc, #100]	; (8001314 <MX_DMA_Init+0x70>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6153      	str	r3, [r2, #20]
 80012b6:	4b17      	ldr	r3, [pc, #92]	; (8001314 <MX_DMA_Init+0x70>)
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012c2:	4b14      	ldr	r3, [pc, #80]	; (8001314 <MX_DMA_Init+0x70>)
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	4a13      	ldr	r2, [pc, #76]	; (8001314 <MX_DMA_Init+0x70>)
 80012c8:	f043 0302 	orr.w	r3, r3, #2
 80012cc:	6153      	str	r3, [r2, #20]
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <MX_DMA_Init+0x70>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	603b      	str	r3, [r7, #0]
 80012d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	2100      	movs	r1, #0
 80012de:	200d      	movs	r0, #13
 80012e0:	f001 fdd1 	bl	8002e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80012e4:	200d      	movs	r0, #13
 80012e6:	f001 fdea 	bl	8002ebe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2100      	movs	r1, #0
 80012ee:	2010      	movs	r0, #16
 80012f0:	f001 fdc9 	bl	8002e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80012f4:	2010      	movs	r0, #16
 80012f6:	f001 fde2 	bl	8002ebe <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2100      	movs	r1, #0
 80012fe:	203a      	movs	r0, #58	; 0x3a
 8001300:	f001 fdc1 	bl	8002e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8001304:	203a      	movs	r0, #58	; 0x3a
 8001306:	f001 fdda 	bl	8002ebe <HAL_NVIC_EnableIRQ>

}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000

08001318 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b088      	sub	sp, #32
 800131c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131e:	f107 0310 	add.w	r3, r7, #16
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800132c:	4b23      	ldr	r3, [pc, #140]	; (80013bc <MX_GPIO_Init+0xa4>)
 800132e:	699b      	ldr	r3, [r3, #24]
 8001330:	4a22      	ldr	r2, [pc, #136]	; (80013bc <MX_GPIO_Init+0xa4>)
 8001332:	f043 0320 	orr.w	r3, r3, #32
 8001336:	6193      	str	r3, [r2, #24]
 8001338:	4b20      	ldr	r3, [pc, #128]	; (80013bc <MX_GPIO_Init+0xa4>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	f003 0320 	and.w	r3, r3, #32
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001344:	4b1d      	ldr	r3, [pc, #116]	; (80013bc <MX_GPIO_Init+0xa4>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	4a1c      	ldr	r2, [pc, #112]	; (80013bc <MX_GPIO_Init+0xa4>)
 800134a:	f043 0310 	orr.w	r3, r3, #16
 800134e:	6193      	str	r3, [r2, #24]
 8001350:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <MX_GPIO_Init+0xa4>)
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	f003 0310 	and.w	r3, r3, #16
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <MX_GPIO_Init+0xa4>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a16      	ldr	r2, [pc, #88]	; (80013bc <MX_GPIO_Init+0xa4>)
 8001362:	f043 0304 	orr.w	r3, r3, #4
 8001366:	6193      	str	r3, [r2, #24]
 8001368:	4b14      	ldr	r3, [pc, #80]	; (80013bc <MX_GPIO_Init+0xa4>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001374:	4b11      	ldr	r3, [pc, #68]	; (80013bc <MX_GPIO_Init+0xa4>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a10      	ldr	r2, [pc, #64]	; (80013bc <MX_GPIO_Init+0xa4>)
 800137a:	f043 0308 	orr.w	r3, r3, #8
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <MX_GPIO_Init+0xa4>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0308 	and.w	r3, r3, #8
 8001388:	603b      	str	r3, [r7, #0]
 800138a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800138c:	2200      	movs	r2, #0
 800138e:	21ff      	movs	r1, #255	; 0xff
 8001390:	480b      	ldr	r0, [pc, #44]	; (80013c0 <MX_GPIO_Init+0xa8>)
 8001392:	f002 fbc7 	bl	8003b24 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001396:	23ff      	movs	r3, #255	; 0xff
 8001398:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2302      	movs	r3, #2
 80013a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a6:	f107 0310 	add.w	r3, r7, #16
 80013aa:	4619      	mov	r1, r3
 80013ac:	4804      	ldr	r0, [pc, #16]	; (80013c0 <MX_GPIO_Init+0xa8>)
 80013ae:	f002 fa25 	bl	80037fc <HAL_GPIO_Init>

}
 80013b2:	bf00      	nop
 80013b4:	3720      	adds	r7, #32
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40011000 	.word	0x40011000

080013c4 <jy62_Init>:
struct Angl Angle;  //
struct Temp Temperature;  //
/***************************************************/

void jy62_Init(UART_HandleTypeDef *huart)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	jy62_huart = huart;
 80013cc:	4a06      	ldr	r2, [pc, #24]	; (80013e8 <jy62_Init+0x24>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_DMA(jy62_huart,jy62Receive,JY62_MESSAGE_LENTH);
 80013d2:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <jy62_Init+0x24>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	220b      	movs	r2, #11
 80013d8:	4904      	ldr	r1, [pc, #16]	; (80013ec <jy62_Init+0x28>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f004 fa86 	bl	80058ec <HAL_UART_Receive_DMA>
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	2000023c 	.word	0x2000023c
 80013ec:	20000224 	.word	0x20000224

080013f0 <jy62MessageRecord>:

void jy62MessageRecord(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
	if(jy62Receive[0] ==0x55)
 80013f6:	4b1f      	ldr	r3, [pc, #124]	; (8001474 <jy62MessageRecord+0x84>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	2b55      	cmp	r3, #85	; 0x55
 80013fe:	d12d      	bne.n	800145c <jy62MessageRecord+0x6c>
	{
		uint8_t sum  = 0x00;
 8001400:	2300      	movs	r3, #0
 8001402:	73fb      	strb	r3, [r7, #15]
		for (int i = 0; i < JY62_MESSAGE_LENTH-1; i++)
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	e00a      	b.n	8001420 <jy62MessageRecord+0x30>
		{
			sum += jy62Receive[i];
 800140a:	4a1a      	ldr	r2, [pc, #104]	; (8001474 <jy62MessageRecord+0x84>)
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	4413      	add	r3, r2
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	b2da      	uxtb	r2, r3
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	4413      	add	r3, r2
 8001418:	73fb      	strb	r3, [r7, #15]
		for (int i = 0; i < JY62_MESSAGE_LENTH-1; i++)
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	3301      	adds	r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	2b09      	cmp	r3, #9
 8001424:	ddf1      	ble.n	800140a <jy62MessageRecord+0x1a>
		}
		if(sum == jy62Receive[JY62_MESSAGE_LENTH-1])
 8001426:	4b13      	ldr	r3, [pc, #76]	; (8001474 <jy62MessageRecord+0x84>)
 8001428:	7a9b      	ldrb	r3, [r3, #10]
 800142a:	b2db      	uxtb	r3, r3
 800142c:	7bfa      	ldrb	r2, [r7, #15]
 800142e:	429a      	cmp	r2, r3
 8001430:	d114      	bne.n	800145c <jy62MessageRecord+0x6c>
		{
			for (int i = 0; i < JY62_MESSAGE_LENTH; i++)
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	e00c      	b.n	8001452 <jy62MessageRecord+0x62>
			{
				jy62Message[i] = jy62Receive[i];
 8001438:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <jy62MessageRecord+0x84>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b2d9      	uxtb	r1, r3
 8001442:	4a0d      	ldr	r2, [pc, #52]	; (8001478 <jy62MessageRecord+0x88>)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4413      	add	r3, r2
 8001448:	460a      	mov	r2, r1
 800144a:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < JY62_MESSAGE_LENTH; i++)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3301      	adds	r3, #1
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b0a      	cmp	r3, #10
 8001456:	ddef      	ble.n	8001438 <jy62MessageRecord+0x48>
			}
		    Decode();
 8001458:	f000 f9fc 	bl	8001854 <Decode>
		}
	}
	HAL_UART_Receive_DMA(jy62_huart,jy62Receive,JY62_MESSAGE_LENTH);
 800145c:	4b07      	ldr	r3, [pc, #28]	; (800147c <jy62MessageRecord+0x8c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	220b      	movs	r2, #11
 8001462:	4904      	ldr	r1, [pc, #16]	; (8001474 <jy62MessageRecord+0x84>)
 8001464:	4618      	mov	r0, r3
 8001466:	f004 fa41 	bl	80058ec <HAL_UART_Receive_DMA>
}
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000224 	.word	0x20000224
 8001478:	20000230 	.word	0x20000230
 800147c:	2000023c 	.word	0x2000023c

08001480 <SetBaud>:

void SetBaud(int Baud)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	if(Baud == 115200)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 800148e:	d108      	bne.n	80014a2 <SetBaud+0x22>
	{
		HAL_UART_Transmit(jy62_huart,setBaud115200,3,HAL_MAX_DELAY);
 8001490:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <SetBaud+0x44>)
 8001492:	6818      	ldr	r0, [r3, #0]
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
 8001498:	2203      	movs	r2, #3
 800149a:	490b      	ldr	r1, [pc, #44]	; (80014c8 <SetBaud+0x48>)
 800149c:	f004 f911 	bl	80056c2 <HAL_UART_Transmit>
	}
	else if(Baud == 9600)
	{
		HAL_UART_Transmit(jy62_huart,setBaud115200,3,HAL_MAX_DELAY);
	}
}
 80014a0:	e00b      	b.n	80014ba <SetBaud+0x3a>
	else if(Baud == 9600)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 80014a8:	d107      	bne.n	80014ba <SetBaud+0x3a>
		HAL_UART_Transmit(jy62_huart,setBaud115200,3,HAL_MAX_DELAY);
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <SetBaud+0x44>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	2203      	movs	r2, #3
 80014b4:	4904      	ldr	r1, [pc, #16]	; (80014c8 <SetBaud+0x48>)
 80014b6:	f004 f904 	bl	80056c2 <HAL_UART_Transmit>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000023c 	.word	0x2000023c
 80014c8:	20000008 	.word	0x20000008

080014cc <SetVertical>:
{
	HAL_UART_Transmit(jy62_huart,setHorizontal,3,HAL_MAX_DELAY);
}

void SetVertical()
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,setVertical,3,HAL_MAX_DELAY);
 80014d0:	4b04      	ldr	r3, [pc, #16]	; (80014e4 <SetVertical+0x18>)
 80014d2:	6818      	ldr	r0, [r3, #0]
 80014d4:	f04f 33ff 	mov.w	r3, #4294967295
 80014d8:	2203      	movs	r2, #3
 80014da:	4903      	ldr	r1, [pc, #12]	; (80014e8 <SetVertical+0x1c>)
 80014dc:	f004 f8f1 	bl	80056c2 <HAL_UART_Transmit>
}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2000023c 	.word	0x2000023c
 80014e8:	2000000c 	.word	0x2000000c

080014ec <InitAngle>:

void InitAngle()
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,initAngle,3,HAL_MAX_DELAY);
 80014f0:	4b04      	ldr	r3, [pc, #16]	; (8001504 <InitAngle+0x18>)
 80014f2:	6818      	ldr	r0, [r3, #0]
 80014f4:	f04f 33ff 	mov.w	r3, #4294967295
 80014f8:	2203      	movs	r2, #3
 80014fa:	4903      	ldr	r1, [pc, #12]	; (8001508 <InitAngle+0x1c>)
 80014fc:	f004 f8e1 	bl	80056c2 <HAL_UART_Transmit>
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	2000023c 	.word	0x2000023c
 8001508:	20000000 	.word	0x20000000

0800150c <Calibrate>:

void Calibrate()
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,calibrateAcce,3,HAL_MAX_DELAY);
 8001510:	4b04      	ldr	r3, [pc, #16]	; (8001524 <Calibrate+0x18>)
 8001512:	6818      	ldr	r0, [r3, #0]
 8001514:	f04f 33ff 	mov.w	r3, #4294967295
 8001518:	2203      	movs	r2, #3
 800151a:	4903      	ldr	r1, [pc, #12]	; (8001528 <Calibrate+0x1c>)
 800151c:	f004 f8d1 	bl	80056c2 <HAL_UART_Transmit>
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	2000023c 	.word	0x2000023c
 8001528:	20000004 	.word	0x20000004

0800152c <SleepOrAwake>:

void SleepOrAwake()
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,sleepAndAwake,3,HAL_MAX_DELAY);
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SleepOrAwake+0x18>)
 8001532:	6818      	ldr	r0, [r3, #0]
 8001534:	f04f 33ff 	mov.w	r3, #4294967295
 8001538:	2203      	movs	r2, #3
 800153a:	4903      	ldr	r1, [pc, #12]	; (8001548 <SleepOrAwake+0x1c>)
 800153c:	f004 f8c1 	bl	80056c2 <HAL_UART_Transmit>
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	2000023c 	.word	0x2000023c
 8001548:	20000010 	.word	0x20000010

0800154c <GetRoll>:


float GetRoll()
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
	return Angle.roll;
 8001550:	4b02      	ldr	r3, [pc, #8]	; (800155c <GetRoll+0x10>)
 8001552:	681b      	ldr	r3, [r3, #0]
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr
 800155c:	20000258 	.word	0x20000258

08001560 <GetPitch>:
float GetPitch()
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
	return Angle.pitch;
 8001564:	4b02      	ldr	r3, [pc, #8]	; (8001570 <GetPitch+0x10>)
 8001566:	685b      	ldr	r3, [r3, #4]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000258 	.word	0x20000258

08001574 <GetYaw>:
float GetYaw()
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
	return Angle.yaw;
 8001578:	4b02      	ldr	r3, [pc, #8]	; (8001584 <GetYaw+0x10>)
 800157a:	689b      	ldr	r3, [r3, #8]
}
 800157c:	4618      	mov	r0, r3
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	20000258 	.word	0x20000258

08001588 <DecodeAngle>:


/***************************************************/

void DecodeAngle()
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	Angle.roll = (float)((jy62Message[3]<<8)|jy62Message[2])/32768 * 180 ;
 800158c:	4b27      	ldr	r3, [pc, #156]	; (800162c <DecodeAngle+0xa4>)
 800158e:	78db      	ldrb	r3, [r3, #3]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	4a25      	ldr	r2, [pc, #148]	; (800162c <DecodeAngle+0xa4>)
 8001596:	7892      	ldrb	r2, [r2, #2]
 8001598:	b2d2      	uxtb	r2, r2
 800159a:	4313      	orrs	r3, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fc09 	bl	8000db4 <__aeabi_i2f>
 80015a2:	4603      	mov	r3, r0
 80015a4:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fd0b 	bl	8000fc4 <__aeabi_fdiv>
 80015ae:	4603      	mov	r3, r0
 80015b0:	491f      	ldr	r1, [pc, #124]	; (8001630 <DecodeAngle+0xa8>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fc52 	bl	8000e5c <__aeabi_fmul>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <DecodeAngle+0xac>)
 80015be:	601a      	str	r2, [r3, #0]
	Angle.pitch = (float)((jy62Message[5]<<8)|jy62Message[4])/32768 * 180 ;
 80015c0:	4b1a      	ldr	r3, [pc, #104]	; (800162c <DecodeAngle+0xa4>)
 80015c2:	795b      	ldrb	r3, [r3, #5]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	021b      	lsls	r3, r3, #8
 80015c8:	4a18      	ldr	r2, [pc, #96]	; (800162c <DecodeAngle+0xa4>)
 80015ca:	7912      	ldrb	r2, [r2, #4]
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	4313      	orrs	r3, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fbef 	bl	8000db4 <__aeabi_i2f>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fcf1 	bl	8000fc4 <__aeabi_fdiv>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4912      	ldr	r1, [pc, #72]	; (8001630 <DecodeAngle+0xa8>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff fc38 	bl	8000e5c <__aeabi_fmul>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b10      	ldr	r3, [pc, #64]	; (8001634 <DecodeAngle+0xac>)
 80015f2:	605a      	str	r2, [r3, #4]
	Angle.yaw =  (float)((jy62Message[7]<<8)|jy62Message[6])/32768 * 180 ;
 80015f4:	4b0d      	ldr	r3, [pc, #52]	; (800162c <DecodeAngle+0xa4>)
 80015f6:	79db      	ldrb	r3, [r3, #7]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	4a0b      	ldr	r2, [pc, #44]	; (800162c <DecodeAngle+0xa4>)
 80015fe:	7992      	ldrb	r2, [r2, #6]
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	4313      	orrs	r3, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fbd5 	bl	8000db4 <__aeabi_i2f>
 800160a:	4603      	mov	r3, r0
 800160c:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fcd7 	bl	8000fc4 <__aeabi_fdiv>
 8001616:	4603      	mov	r3, r0
 8001618:	4905      	ldr	r1, [pc, #20]	; (8001630 <DecodeAngle+0xa8>)
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fc1e 	bl	8000e5c <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <DecodeAngle+0xac>)
 8001626:	609a      	str	r2, [r3, #8]
	//u1_printf("%f\n",Angle.yaw);
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000230 	.word	0x20000230
 8001630:	43340000 	.word	0x43340000
 8001634:	20000258 	.word	0x20000258

08001638 <DecodeAccelerate>:

void DecodeAccelerate()
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	Accelerate.accelerate_x = (float)((jy62Message[3]<<8)|jy62Message[2])/32768 * 16 * g ;
 800163c:	4b40      	ldr	r3, [pc, #256]	; (8001740 <DecodeAccelerate+0x108>)
 800163e:	78db      	ldrb	r3, [r3, #3]
 8001640:	b2db      	uxtb	r3, r3
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	4a3e      	ldr	r2, [pc, #248]	; (8001740 <DecodeAccelerate+0x108>)
 8001646:	7892      	ldrb	r2, [r2, #2]
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	4313      	orrs	r3, r2
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fbb1 	bl	8000db4 <__aeabi_i2f>
 8001652:	4603      	mov	r3, r0
 8001654:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fcb3 	bl	8000fc4 <__aeabi_fdiv>
 800165e:	4603      	mov	r3, r0
 8001660:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fbf9 	bl	8000e5c <__aeabi_fmul>
 800166a:	4603      	mov	r3, r0
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff47 	bl	8000500 <__aeabi_f2d>
 8001672:	a331      	add	r3, pc, #196	; (adr r3, 8001738 <DecodeAccelerate+0x100>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	f7fe ff9a 	bl	80005b0 <__aeabi_dmul>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fa8c 	bl	8000ba0 <__aeabi_d2f>
 8001688:	4603      	mov	r3, r0
 800168a:	4a2e      	ldr	r2, [pc, #184]	; (8001744 <DecodeAccelerate+0x10c>)
 800168c:	6013      	str	r3, [r2, #0]
	Accelerate.accelerate_y = (float)((jy62Message[5]<<8)|jy62Message[4])/32768 * 16 * g ;
 800168e:	4b2c      	ldr	r3, [pc, #176]	; (8001740 <DecodeAccelerate+0x108>)
 8001690:	795b      	ldrb	r3, [r3, #5]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	4a2a      	ldr	r2, [pc, #168]	; (8001740 <DecodeAccelerate+0x108>)
 8001698:	7912      	ldrb	r2, [r2, #4]
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	4313      	orrs	r3, r2
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fb88 	bl	8000db4 <__aeabi_i2f>
 80016a4:	4603      	mov	r3, r0
 80016a6:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fc8a 	bl	8000fc4 <__aeabi_fdiv>
 80016b0:	4603      	mov	r3, r0
 80016b2:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fbd0 	bl	8000e5c <__aeabi_fmul>
 80016bc:	4603      	mov	r3, r0
 80016be:	4618      	mov	r0, r3
 80016c0:	f7fe ff1e 	bl	8000500 <__aeabi_f2d>
 80016c4:	a31c      	add	r3, pc, #112	; (adr r3, 8001738 <DecodeAccelerate+0x100>)
 80016c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ca:	f7fe ff71 	bl	80005b0 <__aeabi_dmul>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	f7ff fa63 	bl	8000ba0 <__aeabi_d2f>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a19      	ldr	r2, [pc, #100]	; (8001744 <DecodeAccelerate+0x10c>)
 80016de:	6053      	str	r3, [r2, #4]
	Accelerate.accelerate_z = (float)((jy62Message[7]<<8)|jy62Message[6])/32768 * 16 * g ;
 80016e0:	4b17      	ldr	r3, [pc, #92]	; (8001740 <DecodeAccelerate+0x108>)
 80016e2:	79db      	ldrb	r3, [r3, #7]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	4a15      	ldr	r2, [pc, #84]	; (8001740 <DecodeAccelerate+0x108>)
 80016ea:	7992      	ldrb	r2, [r2, #6]
 80016ec:	b2d2      	uxtb	r2, r2
 80016ee:	4313      	orrs	r3, r2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fb5f 	bl	8000db4 <__aeabi_i2f>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fc61 	bl	8000fc4 <__aeabi_fdiv>
 8001702:	4603      	mov	r3, r0
 8001704:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fba7 	bl	8000e5c <__aeabi_fmul>
 800170e:	4603      	mov	r3, r0
 8001710:	4618      	mov	r0, r3
 8001712:	f7fe fef5 	bl	8000500 <__aeabi_f2d>
 8001716:	a308      	add	r3, pc, #32	; (adr r3, 8001738 <DecodeAccelerate+0x100>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7fe ff48 	bl	80005b0 <__aeabi_dmul>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	4610      	mov	r0, r2
 8001726:	4619      	mov	r1, r3
 8001728:	f7ff fa3a 	bl	8000ba0 <__aeabi_d2f>
 800172c:	4603      	mov	r3, r0
 800172e:	4a05      	ldr	r2, [pc, #20]	; (8001744 <DecodeAccelerate+0x10c>)
 8001730:	6093      	str	r3, [r2, #8]
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	9999999a 	.word	0x9999999a
 800173c:	40239999 	.word	0x40239999
 8001740:	20000230 	.word	0x20000230
 8001744:	20000240 	.word	0x20000240

08001748 <DecodeVelocity>:

void DecodeVelocity()
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	Velocity.velocity_x = (float)((jy62Message[3]<<8)|jy62Message[2])/32768 * 2000 ;
 800174c:	4b27      	ldr	r3, [pc, #156]	; (80017ec <DecodeVelocity+0xa4>)
 800174e:	78db      	ldrb	r3, [r3, #3]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	021b      	lsls	r3, r3, #8
 8001754:	4a25      	ldr	r2, [pc, #148]	; (80017ec <DecodeVelocity+0xa4>)
 8001756:	7892      	ldrb	r2, [r2, #2]
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	4313      	orrs	r3, r2
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fb29 	bl	8000db4 <__aeabi_i2f>
 8001762:	4603      	mov	r3, r0
 8001764:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fc2b 	bl	8000fc4 <__aeabi_fdiv>
 800176e:	4603      	mov	r3, r0
 8001770:	491f      	ldr	r1, [pc, #124]	; (80017f0 <DecodeVelocity+0xa8>)
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fb72 	bl	8000e5c <__aeabi_fmul>
 8001778:	4603      	mov	r3, r0
 800177a:	461a      	mov	r2, r3
 800177c:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <DecodeVelocity+0xac>)
 800177e:	601a      	str	r2, [r3, #0]
	Velocity.velocity_y = (float)((jy62Message[5]<<8)|jy62Message[4])/32768 * 2000 ;
 8001780:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <DecodeVelocity+0xa4>)
 8001782:	795b      	ldrb	r3, [r3, #5]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	4a18      	ldr	r2, [pc, #96]	; (80017ec <DecodeVelocity+0xa4>)
 800178a:	7912      	ldrb	r2, [r2, #4]
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	4313      	orrs	r3, r2
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fb0f 	bl	8000db4 <__aeabi_i2f>
 8001796:	4603      	mov	r3, r0
 8001798:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff fc11 	bl	8000fc4 <__aeabi_fdiv>
 80017a2:	4603      	mov	r3, r0
 80017a4:	4912      	ldr	r1, [pc, #72]	; (80017f0 <DecodeVelocity+0xa8>)
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fb58 	bl	8000e5c <__aeabi_fmul>
 80017ac:	4603      	mov	r3, r0
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <DecodeVelocity+0xac>)
 80017b2:	605a      	str	r2, [r3, #4]
	Velocity.velocity_z = (float)((jy62Message[7]<<8)|jy62Message[6])/32768 * 2000 ;
 80017b4:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <DecodeVelocity+0xa4>)
 80017b6:	79db      	ldrb	r3, [r3, #7]
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <DecodeVelocity+0xa4>)
 80017be:	7992      	ldrb	r2, [r2, #6]
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	4313      	orrs	r3, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff faf5 	bl	8000db4 <__aeabi_i2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fbf7 	bl	8000fc4 <__aeabi_fdiv>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4905      	ldr	r1, [pc, #20]	; (80017f0 <DecodeVelocity+0xa8>)
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fb3e 	bl	8000e5c <__aeabi_fmul>
 80017e0:	4603      	mov	r3, r0
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b03      	ldr	r3, [pc, #12]	; (80017f4 <DecodeVelocity+0xac>)
 80017e6:	609a      	str	r2, [r3, #8]
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000230 	.word	0x20000230
 80017f0:	44fa0000 	.word	0x44fa0000
 80017f4:	2000024c 	.word	0x2000024c

080017f8 <DecodeTemperature>:

void DecodeTemperature()
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
	Temperature.temperature = ((short)(jy62Message[9])<<8 | jy62Message[8])/340 +36.53;
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <DecodeTemperature+0x50>)
 80017fe:	7a5b      	ldrb	r3, [r3, #9]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	021b      	lsls	r3, r3, #8
 8001804:	4a10      	ldr	r2, [pc, #64]	; (8001848 <DecodeTemperature+0x50>)
 8001806:	7a12      	ldrb	r2, [r2, #8]
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	4313      	orrs	r3, r2
 800180c:	4a0f      	ldr	r2, [pc, #60]	; (800184c <DecodeTemperature+0x54>)
 800180e:	fb82 1203 	smull	r1, r2, r2, r3
 8001812:	11d2      	asrs	r2, r2, #7
 8001814:	17db      	asrs	r3, r3, #31
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fe5f 	bl	80004dc <__aeabi_i2d>
 800181e:	a308      	add	r3, pc, #32	; (adr r3, 8001840 <DecodeTemperature+0x48>)
 8001820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001824:	f7fe fd0e 	bl	8000244 <__adddf3>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	f7ff f9b6 	bl	8000ba0 <__aeabi_d2f>
 8001834:	4603      	mov	r3, r0
 8001836:	4a06      	ldr	r2, [pc, #24]	; (8001850 <DecodeTemperature+0x58>)
 8001838:	6013      	str	r3, [r2, #0]
} 
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	0a3d70a4 	.word	0x0a3d70a4
 8001844:	404243d7 	.word	0x404243d7
 8001848:	20000230 	.word	0x20000230
 800184c:	60606061 	.word	0x60606061
 8001850:	20000264 	.word	0x20000264

08001854 <Decode>:


void Decode()
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
    switch (jy62Message[1])
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <Decode+0x38>)
 800185a:	785b      	ldrb	r3, [r3, #1]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b53      	cmp	r3, #83	; 0x53
 8001860:	d00c      	beq.n	800187c <Decode+0x28>
 8001862:	2b53      	cmp	r3, #83	; 0x53
 8001864:	dc0d      	bgt.n	8001882 <Decode+0x2e>
 8001866:	2b51      	cmp	r3, #81	; 0x51
 8001868:	d002      	beq.n	8001870 <Decode+0x1c>
 800186a:	2b52      	cmp	r3, #82	; 0x52
 800186c:	d003      	beq.n	8001876 <Decode+0x22>
 800186e:	e008      	b.n	8001882 <Decode+0x2e>
	{
	    case 0x51: DecodeAccelerate(); break;
 8001870:	f7ff fee2 	bl	8001638 <DecodeAccelerate>
 8001874:	e005      	b.n	8001882 <Decode+0x2e>
		case 0x52: DecodeVelocity();  break;
 8001876:	f7ff ff67 	bl	8001748 <DecodeVelocity>
 800187a:	e002      	b.n	8001882 <Decode+0x2e>
		case 0x53: DecodeAngle(); break;
 800187c:	f7ff fe84 	bl	8001588 <DecodeAngle>
 8001880:	bf00      	nop
	}
	DecodeTemperature();
 8001882:	f7ff ffb9 	bl	80017f8 <DecodeTemperature>
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000230 	.word	0x20000230

08001890 <pid>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float pid(pidstr *a,float dr)//PWM
{
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  a->sum = a->sum + dr;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	6839      	ldr	r1, [r7, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff f9d3 	bl	8000c4c <__addsf3>
 80018a6:	4603      	mov	r3, r0
 80018a8:	461a      	mov	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	601a      	str	r2, [r3, #0]
  float pwm = a->Kp * dr + a->Ki * a->sum + a->Kd * (dr - a->lr);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	6839      	ldr	r1, [r7, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fad1 	bl	8000e5c <__aeabi_fmul>
 80018ba:	4603      	mov	r3, r0
 80018bc:	461c      	mov	r4, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4619      	mov	r1, r3
 80018c8:	4610      	mov	r0, r2
 80018ca:	f7ff fac7 	bl	8000e5c <__aeabi_fmul>
 80018ce:	4603      	mov	r3, r0
 80018d0:	4619      	mov	r1, r3
 80018d2:	4620      	mov	r0, r4
 80018d4:	f7ff f9ba 	bl	8000c4c <__addsf3>
 80018d8:	4603      	mov	r3, r0
 80018da:	461d      	mov	r5, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691c      	ldr	r4, [r3, #16]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	4619      	mov	r1, r3
 80018e6:	6838      	ldr	r0, [r7, #0]
 80018e8:	f7ff f9ae 	bl	8000c48 <__aeabi_fsub>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4619      	mov	r1, r3
 80018f0:	4620      	mov	r0, r4
 80018f2:	f7ff fab3 	bl	8000e5c <__aeabi_fmul>
 80018f6:	4603      	mov	r3, r0
 80018f8:	4619      	mov	r1, r3
 80018fa:	4628      	mov	r0, r5
 80018fc:	f7ff f9a6 	bl	8000c4c <__addsf3>
 8001900:	4603      	mov	r3, r0
 8001902:	60fb      	str	r3, [r7, #12]
  a->lr = dr;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	605a      	str	r2, [r3, #4]
  if(pwm >= PID_MAX){
 800190a:	490c      	ldr	r1, [pc, #48]	; (800193c <pid+0xac>)
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	f7ff fc57 	bl	80011c0 <__aeabi_fcmpge>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <pid+0x8c>
    return PID_MAX;
 8001918:	4b08      	ldr	r3, [pc, #32]	; (800193c <pid+0xac>)
 800191a:	e00b      	b.n	8001934 <pid+0xa4>
  }
  else if(pwm <= PID_MIN)
 800191c:	f04f 0100 	mov.w	r1, #0
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f7ff fc43 	bl	80011ac <__aeabi_fcmple>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d002      	beq.n	8001932 <pid+0xa2>
  {
    return PID_MIN;
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	e000      	b.n	8001934 <pid+0xa4>
  }
  else
  {
    return pwm;
 8001932:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001934:	4618      	mov	r0, r3
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bdb0      	pop	{r4, r5, r7, pc}
 800193c:	447a0000 	.word	0x447a0000

08001940 <HAL_TIM_PeriodElapsedCallback>:

//??????
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001950:	d154      	bne.n	80019fc <HAL_TIM_PeriodElapsedCallback+0xbc>
	  {
	    int cnt=__HAL_TIM_GetCounter(&htim3);
 8001952:	4b31      	ldr	r3, [pc, #196]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
	    if (cnt>500){
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001960:	dd04      	ble.n	800196c <HAL_TIM_PeriodElapsedCallback+0x2c>
	    	cnt=(65535-cnt);
 8001962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001964:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8001968:	33ff      	adds	r3, #255	; 0xff
 800196a:	627b      	str	r3, [r7, #36]	; 0x24
	    }
	    __HAL_TIM_SetCounter(&htim3, 0);
 800196c:	4b2a      	ldr	r3, [pc, #168]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2200      	movs	r2, #0
 8001972:	625a      	str	r2, [r3, #36]	; 0x24
	    float vnow=(cnt/15.59)*20.7;//vcm/s
 8001974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001976:	f7fe fdb1 	bl	80004dc <__aeabi_i2d>
 800197a:	a323      	add	r3, pc, #140	; (adr r3, 8001a08 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800197c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001980:	f7fe ff40 	bl	8000804 <__aeabi_ddiv>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	a320      	add	r3, pc, #128	; (adr r3, 8001a10 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800198e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001992:	f7fe fe0d 	bl	80005b0 <__aeabi_dmul>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4610      	mov	r0, r2
 800199c:	4619      	mov	r1, r3
 800199e:	f7ff f8ff 	bl	8000ba0 <__aeabi_d2f>
 80019a2:	4603      	mov	r3, r0
 80019a4:	623b      	str	r3, [r7, #32]
	    float dr=vset-vnow;
 80019a6:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	6a39      	ldr	r1, [r7, #32]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff f94b 	bl	8000c48 <__aeabi_fsub>
 80019b2:	4603      	mov	r3, r0
 80019b4:	61fb      	str	r3, [r7, #28]
	    float pwm=pid(&pidparm,dr);
 80019b6:	69f9      	ldr	r1, [r7, #28]
 80019b8:	4819      	ldr	r0, [pc, #100]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80019ba:	f7ff ff69 	bl	8001890 <pid>
 80019be:	61b8      	str	r0, [r7, #24]
	    //u1_printf("%f,%f,%f\n",vnow,vset,pwm);
	    int temp=pwm;
 80019c0:	69b8      	ldr	r0, [r7, #24]
 80019c2:	f7ff fc11 	bl	80011e8 <__aeabi_f2iz>
 80019c6:	4603      	mov	r3, r0
 80019c8:	617b      	str	r3, [r7, #20]
	    //u1_printf("%f\n",pwm);
	    __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1, temp);
 80019ca:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	635a      	str	r2, [r3, #52]	; 0x34
	    __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2, temp);
 80019d2:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	639a      	str	r2, [r3, #56]	; 0x38
	    __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3, temp);
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	63da      	str	r2, [r3, #60]	; 0x3c
	    __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4, temp);
 80019e2:	4b10      	ldr	r3, [pc, #64]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	641a      	str	r2, [r3, #64]	; 0x40
	    float roll = GetRoll();
 80019ea:	f7ff fdaf 	bl	800154c <GetRoll>
 80019ee:	6138      	str	r0, [r7, #16]
	    float pitch = GetPitch();
 80019f0:	f7ff fdb6 	bl	8001560 <GetPitch>
 80019f4:	60f8      	str	r0, [r7, #12]
	    float yaw = GetYaw();
 80019f6:	f7ff fdbd 	bl	8001574 <GetYaw>
 80019fa:	60b8      	str	r0, [r7, #8]
	    //u1_printf("ROW: %f, PITCH:%f, YAW:%f\r\n", roll, pitch, yaw);
	   }
}
 80019fc:	bf00      	nop
 80019fe:	3728      	adds	r7, #40	; 0x28
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	f3af 8000 	nop.w
 8001a08:	7ae147ae 	.word	0x7ae147ae
 8001a0c:	402f2e14 	.word	0x402f2e14
 8001a10:	33333333 	.word	0x33333333
 8001a14:	4034b333 	.word	0x4034b333
 8001a18:	20000350 	.word	0x20000350
 8001a1c:	200002b8 	.word	0x200002b8
 8001a20:	20000014 	.word	0x20000014
 8001a24:	200002c0 	.word	0x200002c0

08001a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2e:	f001 f8f1 	bl	8002c14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a32:	f000 f8d3 	bl	8001bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a36:	f7ff fc6f 	bl	8001318 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a3a:	f7ff fc33 	bl	80012a4 <MX_DMA_Init>
  MX_TIM1_Init();
 8001a3e:	f000 fa7d 	bl	8001f3c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a42:	f000 fb3f 	bl	80020c4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a46:	f000 fb89 	bl	800215c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001a4a:	f000 fcaf 	bl	80023ac <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001a4e:	f000 fcd7 	bl	8002400 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001a52:	f000 fcff 	bl	8002454 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001a56:	f000 fc7f 	bl	8002358 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2); // ?????2
 8001a5a:	4854      	ldr	r0, [pc, #336]	; (8001bac <main+0x184>)
 8001a5c:	f002 fcda 	bl	8004414 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);// 1?1PWM
 8001a60:	2100      	movs	r1, #0
 8001a62:	4853      	ldr	r0, [pc, #332]	; (8001bb0 <main+0x188>)
 8001a64:	f002 fd8e 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001a68:	2104      	movs	r1, #4
 8001a6a:	4851      	ldr	r0, [pc, #324]	; (8001bb0 <main+0x188>)
 8001a6c:	f002 fd8a 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001a70:	2108      	movs	r1, #8
 8001a72:	484f      	ldr	r0, [pc, #316]	; (8001bb0 <main+0x188>)
 8001a74:	f002 fd86 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001a78:	210c      	movs	r1, #12
 8001a7a:	484d      	ldr	r0, [pc, #308]	; (8001bb0 <main+0x188>)
 8001a7c:	f002 fd82 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //?????3
 8001a80:	213c      	movs	r1, #60	; 0x3c
 8001a82:	484c      	ldr	r0, [pc, #304]	; (8001bb4 <main+0x18c>)
 8001a84:	f002 feda 	bl	800483c <HAL_TIM_Encoder_Start>

  int flag=1;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);//?????
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	2101      	movs	r1, #1
 8001a90:	4849      	ldr	r0, [pc, #292]	; (8001bb8 <main+0x190>)
 8001a92:	f002 f847 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2102      	movs	r1, #2
 8001a9a:	4847      	ldr	r0, [pc, #284]	; (8001bb8 <main+0x190>)
 8001a9c:	f002 f842 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	4844      	ldr	r0, [pc, #272]	; (8001bb8 <main+0x190>)
 8001aa6:	f002 f83d 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2108      	movs	r1, #8
 8001aae:	4842      	ldr	r0, [pc, #264]	; (8001bb8 <main+0x190>)
 8001ab0:	f002 f838 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2110      	movs	r1, #16
 8001ab8:	483f      	ldr	r0, [pc, #252]	; (8001bb8 <main+0x190>)
 8001aba:	f002 f833 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_5,GPIO_PIN_RESET);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2120      	movs	r1, #32
 8001ac2:	483d      	ldr	r0, [pc, #244]	; (8001bb8 <main+0x190>)
 8001ac4:	f002 f82e 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	2140      	movs	r1, #64	; 0x40
 8001acc:	483a      	ldr	r0, [pc, #232]	; (8001bb8 <main+0x190>)
 8001ace:	f002 f829 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2180      	movs	r1, #128	; 0x80
 8001ad6:	4838      	ldr	r0, [pc, #224]	; (8001bb8 <main+0x190>)
 8001ad8:	f002 f824 	bl	8003b24 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SetBaud(115200);
 8001adc:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8001ae0:	f7ff fcce 	bl	8001480 <SetBaud>
  SetVertical();
 8001ae4:	f7ff fcf2 	bl	80014cc <SetVertical>
  InitAngle();
 8001ae8:	f7ff fd00 	bl	80014ec <InitAngle>
  Calibrate();
 8001aec:	f7ff fd0e 	bl	800150c <Calibrate>
  SleepOrAwake();
 8001af0:	f7ff fd1c 	bl	800152c <SleepOrAwake>
  jy62_Init(&huart2);
 8001af4:	4831      	ldr	r0, [pc, #196]	; (8001bbc <main+0x194>)
 8001af6:	f7ff fc65 	bl	80013c4 <jy62_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while(!readyed){
 8001afa:	e051      	b.n	8001ba0 <main+0x178>
		  while (HAL_UART_Receive(&huart4, u4_RX_Buf, sizeof(u4_RX_Buf), 100) != HAL_OK);
 8001afc:	bf00      	nop
 8001afe:	2364      	movs	r3, #100	; 0x64
 8001b00:	224c      	movs	r2, #76	; 0x4c
 8001b02:	492f      	ldr	r1, [pc, #188]	; (8001bc0 <main+0x198>)
 8001b04:	482f      	ldr	r0, [pc, #188]	; (8001bc4 <main+0x19c>)
 8001b06:	f003 fe5f 	bl	80057c8 <HAL_UART_Receive>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1f6      	bne.n	8001afe <main+0xd6>
		  u1_printf("received:"); // 1
 8001b10:	482d      	ldr	r0, [pc, #180]	; (8001bc8 <main+0x1a0>)
 8001b12:	f000 fe6f 	bl	80027f4 <u1_printf>
		  HAL_UART_Transmit(&huart1, u4_RX_Buf, sizeof(u4_RX_Buf), HAL_MAX_DELAY);
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1a:	224c      	movs	r2, #76	; 0x4c
 8001b1c:	4928      	ldr	r1, [pc, #160]	; (8001bc0 <main+0x198>)
 8001b1e:	482b      	ldr	r0, [pc, #172]	; (8001bcc <main+0x1a4>)
 8001b20:	f003 fdcf 	bl	80056c2 <HAL_UART_Transmit>
		  if(u4_RX_Buf[0]=='x')
 8001b24:	4b26      	ldr	r3, [pc, #152]	; (8001bc0 <main+0x198>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b78      	cmp	r3, #120	; 0x78
 8001b2a:	d105      	bne.n	8001b38 <main+0x110>
			  {readyed=1;
 8001b2c:	4b28      	ldr	r3, [pc, #160]	; (8001bd0 <main+0x1a8>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	601a      	str	r2, [r3, #0]
		  u1_printf("\n find\n");}
 8001b32:	4828      	ldr	r0, [pc, #160]	; (8001bd4 <main+0x1ac>)
 8001b34:	f000 fe5e 	bl	80027f4 <u1_printf>
		  int slow = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
		  for(int i = 0; i < 76; i++) {
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	e018      	b.n	8001b74 <main+0x14c>
			  char c = u4_RX_Buf[i];
 8001b42:	4a1f      	ldr	r2, [pc, #124]	; (8001bc0 <main+0x198>)
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	4413      	add	r3, r2
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	71fb      	strb	r3, [r7, #7]
			  if(c=='y')
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	2b79      	cmp	r3, #121	; 0x79
 8001b50:	d014      	beq.n	8001b7c <main+0x154>
				  break;
			  if(c-'0'>=0&&c - '0' < 10) {
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	2b2f      	cmp	r3, #47	; 0x2f
 8001b56:	d90a      	bls.n	8001b6e <main+0x146>
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	2b39      	cmp	r3, #57	; 0x39
 8001b5c:	d807      	bhi.n	8001b6e <main+0x146>
				  u4_RX_Buf[slow] = c;
 8001b5e:	4a18      	ldr	r2, [pc, #96]	; (8001bc0 <main+0x198>)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	4413      	add	r3, r2
 8001b64:	79fa      	ldrb	r2, [r7, #7]
 8001b66:	701a      	strb	r2, [r3, #0]
				  slow++;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	617b      	str	r3, [r7, #20]
		  for(int i = 0; i < 76; i++) {
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	3301      	adds	r3, #1
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	2b4b      	cmp	r3, #75	; 0x4b
 8001b78:	dde3      	ble.n	8001b42 <main+0x11a>
 8001b7a:	e000      	b.n	8001b7e <main+0x156>
				  break;
 8001b7c:	bf00      	nop
			  }
		  }
		  for(int i = 0; i < 64; i++)
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	e00a      	b.n	8001b9a <main+0x172>
			  u1_printf("%c", u4_RX_Buf[i]);
 8001b84:	4a0e      	ldr	r2, [pc, #56]	; (8001bc0 <main+0x198>)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	4413      	add	r3, r2
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4812      	ldr	r0, [pc, #72]	; (8001bd8 <main+0x1b0>)
 8001b90:	f000 fe30 	bl	80027f4 <u1_printf>
		  for(int i = 0; i < 64; i++)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3301      	adds	r3, #1
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2b3f      	cmp	r3, #63	; 0x3f
 8001b9e:	ddf1      	ble.n	8001b84 <main+0x15c>
	  while(!readyed){
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <main+0x1a8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0a9      	beq.n	8001afc <main+0xd4>
 8001ba8:	e7fa      	b.n	8001ba0 <main+0x178>
 8001baa:	bf00      	nop
 8001bac:	20000308 	.word	0x20000308
 8001bb0:	200002c0 	.word	0x200002c0
 8001bb4:	20000350 	.word	0x20000350
 8001bb8:	40011000 	.word	0x40011000
 8001bbc:	20000428 	.word	0x20000428
 8001bc0:	20000268 	.word	0x20000268
 8001bc4:	20000398 	.word	0x20000398
 8001bc8:	0800b060 	.word	0x0800b060
 8001bcc:	200003e0 	.word	0x200003e0
 8001bd0:	200002b4 	.word	0x200002b4
 8001bd4:	0800b06c 	.word	0x0800b06c
 8001bd8:	0800b074 	.word	0x0800b074

08001bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b090      	sub	sp, #64	; 0x40
 8001be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be2:	f107 0318 	add.w	r3, r7, #24
 8001be6:	2228      	movs	r2, #40	; 0x28
 8001be8:	2100      	movs	r1, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f004 fde2 	bl	80067b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
 8001bfc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c06:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c10:	2302      	movs	r3, #2
 8001c12:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c1a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c20:	f107 0318 	add.w	r3, r7, #24
 8001c24:	4618      	mov	r0, r3
 8001c26:	f001 ff95 	bl	8003b54 <HAL_RCC_OscConfig>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001c30:	f000 f819 	bl	8001c66 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c34:	230f      	movs	r3, #15
 8001c36:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f002 fa02 	bl	8004058 <HAL_RCC_ClockConfig>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001c5a:	f000 f804 	bl	8001c66 <Error_Handler>
  }
}
 8001c5e:	bf00      	nop
 8001c60:	3740      	adds	r7, #64	; 0x40
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6a:	b672      	cpsid	i
}
 8001c6c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c6e:	e7fe      	b.n	8001c6e <Error_Handler+0x8>

08001c70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <HAL_MspInit+0x5c>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	4a14      	ldr	r2, [pc, #80]	; (8001ccc <HAL_MspInit+0x5c>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6193      	str	r3, [r2, #24]
 8001c82:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_MspInit+0x5c>)
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c8e:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <HAL_MspInit+0x5c>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	4a0e      	ldr	r2, [pc, #56]	; (8001ccc <HAL_MspInit+0x5c>)
 8001c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c98:	61d3      	str	r3, [r2, #28]
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <HAL_MspInit+0x5c>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca2:	607b      	str	r3, [r7, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <HAL_MspInit+0x60>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	4a04      	ldr	r2, [pc, #16]	; (8001cd0 <HAL_MspInit+0x60>)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40010000 	.word	0x40010000

08001cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <NMI_Handler+0x4>

08001cda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cde:	e7fe      	b.n	8001cde <HardFault_Handler+0x4>

08001ce0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <MemManage_Handler+0x4>

08001ce6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cea:	e7fe      	b.n	8001cea <BusFault_Handler+0x4>

08001cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <UsageFault_Handler+0x4>

08001cf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr

08001d0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1a:	f000 ffc1 	bl	8002ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <DMA1_Channel3_IRQHandler+0x10>)
 8001d2a:	f001 fafd 	bl	8003328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000540 	.word	0x20000540

08001d38 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <DMA1_Channel6_IRQHandler+0x10>)
 8001d3e:	f001 faf3 	bl	8003328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200004fc 	.word	0x200004fc

08001d4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <TIM2_IRQHandler+0x10>)
 8001d52:	f002 fe01 	bl	8004958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000308 	.word	0x20000308

08001d60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d64:	4802      	ldr	r0, [pc, #8]	; (8001d70 <USART2_IRQHandler+0x10>)
 8001d66:	f003 fde7 	bl	8005938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000428 	.word	0x20000428

08001d74 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d78:	4802      	ldr	r0, [pc, #8]	; (8001d84 <USART3_IRQHandler+0x10>)
 8001d7a:	f003 fddd 	bl	8005938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000470 	.word	0x20000470

08001d88 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001d8c:	4802      	ldr	r0, [pc, #8]	; (8001d98 <UART4_IRQHandler+0x10>)
 8001d8e:	f003 fdd3 	bl	8005938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000398 	.word	0x20000398

08001d9c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001da0:	4802      	ldr	r0, [pc, #8]	; (8001dac <DMA2_Channel3_IRQHandler+0x10>)
 8001da2:	f001 fac1 	bl	8003328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	200004b8 	.word	0x200004b8

08001db0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  return 1;
 8001db4:	2301      	movs	r3, #1
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr

08001dbe <_kill>:

int _kill(int pid, int sig)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dc8:	f004 fcbc 	bl	8006744 <__errno>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2216      	movs	r2, #22
 8001dd0:	601a      	str	r2, [r3, #0]
  return -1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <_exit>:

void _exit (int status)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001de6:	f04f 31ff 	mov.w	r1, #4294967295
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff ffe7 	bl	8001dbe <_kill>
  while (1) {}    /* Make sure we hang here */
 8001df0:	e7fe      	b.n	8001df0 <_exit+0x12>

08001df2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e00a      	b.n	8001e1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e04:	f3af 8000 	nop.w
 8001e08:	4601      	mov	r1, r0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	60ba      	str	r2, [r7, #8]
 8001e10:	b2ca      	uxtb	r2, r1
 8001e12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	3301      	adds	r3, #1
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	dbf0      	blt.n	8001e04 <_read+0x12>
  }

  return len;
 8001e22:	687b      	ldr	r3, [r7, #4]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	e009      	b.n	8001e52 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	1c5a      	adds	r2, r3, #1
 8001e42:	60ba      	str	r2, [r7, #8]
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	617b      	str	r3, [r7, #20]
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	dbf1      	blt.n	8001e3e <_write+0x12>
  }
  return len;
 8001e5a:	687b      	ldr	r3, [r7, #4]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3718      	adds	r7, #24
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <_close>:

int _close(int file)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e8a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <_isatty>:

int _isatty(int file)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ecc:	4a14      	ldr	r2, [pc, #80]	; (8001f20 <_sbrk+0x5c>)
 8001ece:	4b15      	ldr	r3, [pc, #84]	; (8001f24 <_sbrk+0x60>)
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed8:	4b13      	ldr	r3, [pc, #76]	; (8001f28 <_sbrk+0x64>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d102      	bne.n	8001ee6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <_sbrk+0x64>)
 8001ee2:	4a12      	ldr	r2, [pc, #72]	; (8001f2c <_sbrk+0x68>)
 8001ee4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <_sbrk+0x64>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4413      	add	r3, r2
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d207      	bcs.n	8001f04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef4:	f004 fc26 	bl	8006744 <__errno>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	220c      	movs	r2, #12
 8001efc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001efe:	f04f 33ff 	mov.w	r3, #4294967295
 8001f02:	e009      	b.n	8001f18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f04:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <_sbrk+0x64>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f0a:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <_sbrk+0x64>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	4a05      	ldr	r2, [pc, #20]	; (8001f28 <_sbrk+0x64>)
 8001f14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f16:	68fb      	ldr	r3, [r7, #12]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	2000c000 	.word	0x2000c000
 8001f24:	00000400 	.word	0x00000400
 8001f28:	200002bc 	.word	0x200002bc
 8001f2c:	20000800 	.word	0x20000800

08001f30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b096      	sub	sp, #88	; 0x58
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f42:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f50:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
 8001f64:	609a      	str	r2, [r3, #8]
 8001f66:	60da      	str	r2, [r3, #12]
 8001f68:	611a      	str	r2, [r3, #16]
 8001f6a:	615a      	str	r2, [r3, #20]
 8001f6c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f6e:	1d3b      	adds	r3, r7, #4
 8001f70:	2220      	movs	r2, #32
 8001f72:	2100      	movs	r1, #0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f004 fc1d 	bl	80067b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f7a:	4b50      	ldr	r3, [pc, #320]	; (80020bc <MX_TIM1_Init+0x180>)
 8001f7c:	4a50      	ldr	r2, [pc, #320]	; (80020c0 <MX_TIM1_Init+0x184>)
 8001f7e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001f80:	4b4e      	ldr	r3, [pc, #312]	; (80020bc <MX_TIM1_Init+0x180>)
 8001f82:	2247      	movs	r2, #71	; 0x47
 8001f84:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f86:	4b4d      	ldr	r3, [pc, #308]	; (80020bc <MX_TIM1_Init+0x180>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001f8c:	4b4b      	ldr	r3, [pc, #300]	; (80020bc <MX_TIM1_Init+0x180>)
 8001f8e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f92:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f94:	4b49      	ldr	r3, [pc, #292]	; (80020bc <MX_TIM1_Init+0x180>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f9a:	4b48      	ldr	r3, [pc, #288]	; (80020bc <MX_TIM1_Init+0x180>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa0:	4b46      	ldr	r3, [pc, #280]	; (80020bc <MX_TIM1_Init+0x180>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fa6:	4845      	ldr	r0, [pc, #276]	; (80020bc <MX_TIM1_Init+0x180>)
 8001fa8:	f002 f9e4 	bl	8004374 <HAL_TIM_Base_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001fb2:	f7ff fe58 	bl	8001c66 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fbc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	483e      	ldr	r0, [pc, #248]	; (80020bc <MX_TIM1_Init+0x180>)
 8001fc4:	f002 fe92 	bl	8004cec <HAL_TIM_ConfigClockSource>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001fce:	f7ff fe4a 	bl	8001c66 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fd2:	483a      	ldr	r0, [pc, #232]	; (80020bc <MX_TIM1_Init+0x180>)
 8001fd4:	f002 fa7e 	bl	80044d4 <HAL_TIM_PWM_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001fde:	f7ff fe42 	bl	8001c66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4832      	ldr	r0, [pc, #200]	; (80020bc <MX_TIM1_Init+0x180>)
 8001ff2:	f003 fa47 	bl	8005484 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ffc:	f7ff fe33 	bl	8001c66 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002000:	2360      	movs	r3, #96	; 0x60
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002008:	2300      	movs	r3, #0
 800200a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800200c:	2300      	movs	r3, #0
 800200e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002014:	2300      	movs	r3, #0
 8002016:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002018:	2300      	movs	r3, #0
 800201a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800201c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002020:	2200      	movs	r2, #0
 8002022:	4619      	mov	r1, r3
 8002024:	4825      	ldr	r0, [pc, #148]	; (80020bc <MX_TIM1_Init+0x180>)
 8002026:	f002 fd9f 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002030:	f7ff fe19 	bl	8001c66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002034:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002038:	2204      	movs	r2, #4
 800203a:	4619      	mov	r1, r3
 800203c:	481f      	ldr	r0, [pc, #124]	; (80020bc <MX_TIM1_Init+0x180>)
 800203e:	f002 fd93 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002048:	f7ff fe0d 	bl	8001c66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800204c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002050:	2208      	movs	r2, #8
 8002052:	4619      	mov	r1, r3
 8002054:	4819      	ldr	r0, [pc, #100]	; (80020bc <MX_TIM1_Init+0x180>)
 8002056:	f002 fd87 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002060:	f7ff fe01 	bl	8001c66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002068:	220c      	movs	r2, #12
 800206a:	4619      	mov	r1, r3
 800206c:	4813      	ldr	r0, [pc, #76]	; (80020bc <MX_TIM1_Init+0x180>)
 800206e:	f002 fd7b 	bl	8004b68 <HAL_TIM_PWM_ConfigChannel>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002078:	f7ff fdf5 	bl	8001c66 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800207c:	2300      	movs	r3, #0
 800207e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002090:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002094:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800209a:	1d3b      	adds	r3, r7, #4
 800209c:	4619      	mov	r1, r3
 800209e:	4807      	ldr	r0, [pc, #28]	; (80020bc <MX_TIM1_Init+0x180>)
 80020a0:	f003 fa5c 	bl	800555c <HAL_TIMEx_ConfigBreakDeadTime>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80020aa:	f7ff fddc 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020ae:	4803      	ldr	r0, [pc, #12]	; (80020bc <MX_TIM1_Init+0x180>)
 80020b0:	f000 f91e 	bl	80022f0 <HAL_TIM_MspPostInit>

}
 80020b4:	bf00      	nop
 80020b6:	3758      	adds	r7, #88	; 0x58
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	200002c0 	.word	0x200002c0
 80020c0:	40012c00 	.word	0x40012c00

080020c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d8:	463b      	mov	r3, r7
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020e0:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <MX_TIM2_Init+0x94>)
 80020e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80020e8:	4b1b      	ldr	r3, [pc, #108]	; (8002158 <MX_TIM2_Init+0x94>)
 80020ea:	2247      	movs	r2, #71	; 0x47
 80020ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ee:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <MX_TIM2_Init+0x94>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80020f4:	4b18      	ldr	r3, [pc, #96]	; (8002158 <MX_TIM2_Init+0x94>)
 80020f6:	f242 720f 	movw	r2, #9999	; 0x270f
 80020fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fc:	4b16      	ldr	r3, [pc, #88]	; (8002158 <MX_TIM2_Init+0x94>)
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002102:	4b15      	ldr	r3, [pc, #84]	; (8002158 <MX_TIM2_Init+0x94>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002108:	4813      	ldr	r0, [pc, #76]	; (8002158 <MX_TIM2_Init+0x94>)
 800210a:	f002 f933 	bl	8004374 <HAL_TIM_Base_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002114:	f7ff fda7 	bl	8001c66 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800211c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800211e:	f107 0308 	add.w	r3, r7, #8
 8002122:	4619      	mov	r1, r3
 8002124:	480c      	ldr	r0, [pc, #48]	; (8002158 <MX_TIM2_Init+0x94>)
 8002126:	f002 fde1 	bl	8004cec <HAL_TIM_ConfigClockSource>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002130:	f7ff fd99 	bl	8001c66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002134:	2300      	movs	r3, #0
 8002136:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002138:	2300      	movs	r3, #0
 800213a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800213c:	463b      	mov	r3, r7
 800213e:	4619      	mov	r1, r3
 8002140:	4805      	ldr	r0, [pc, #20]	; (8002158 <MX_TIM2_Init+0x94>)
 8002142:	f003 f99f 	bl	8005484 <HAL_TIMEx_MasterConfigSynchronization>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800214c:	f7ff fd8b 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002150:	bf00      	nop
 8002152:	3718      	adds	r7, #24
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000308 	.word	0x20000308

0800215c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08c      	sub	sp, #48	; 0x30
 8002160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002162:	f107 030c 	add.w	r3, r7, #12
 8002166:	2224      	movs	r2, #36	; 0x24
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f004 fb22 	bl	80067b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002170:	1d3b      	adds	r3, r7, #4
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002178:	4b20      	ldr	r3, [pc, #128]	; (80021fc <MX_TIM3_Init+0xa0>)
 800217a:	4a21      	ldr	r2, [pc, #132]	; (8002200 <MX_TIM3_Init+0xa4>)
 800217c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800217e:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <MX_TIM3_Init+0xa0>)
 8002180:	2200      	movs	r2, #0
 8002182:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <MX_TIM3_Init+0xa0>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800218a:	4b1c      	ldr	r3, [pc, #112]	; (80021fc <MX_TIM3_Init+0xa0>)
 800218c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002190:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002192:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <MX_TIM3_Init+0xa0>)
 8002194:	2200      	movs	r2, #0
 8002196:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002198:	4b18      	ldr	r3, [pc, #96]	; (80021fc <MX_TIM3_Init+0xa0>)
 800219a:	2200      	movs	r2, #0
 800219c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800219e:	2303      	movs	r3, #3
 80021a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021a2:	2300      	movs	r3, #0
 80021a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021a6:	2301      	movs	r3, #1
 80021a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021aa:	2300      	movs	r3, #0
 80021ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021b2:	2300      	movs	r3, #0
 80021b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021b6:	2301      	movs	r3, #1
 80021b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80021be:	2300      	movs	r3, #0
 80021c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80021c2:	f107 030c 	add.w	r3, r7, #12
 80021c6:	4619      	mov	r1, r3
 80021c8:	480c      	ldr	r0, [pc, #48]	; (80021fc <MX_TIM3_Init+0xa0>)
 80021ca:	f002 fa95 	bl	80046f8 <HAL_TIM_Encoder_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80021d4:	f7ff fd47 	bl	8001c66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021d8:	2300      	movs	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	4619      	mov	r1, r3
 80021e4:	4805      	ldr	r0, [pc, #20]	; (80021fc <MX_TIM3_Init+0xa0>)
 80021e6:	f003 f94d 	bl	8005484 <HAL_TIMEx_MasterConfigSynchronization>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80021f0:	f7ff fd39 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021f4:	bf00      	nop
 80021f6:	3730      	adds	r7, #48	; 0x30
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000350 	.word	0x20000350
 8002200:	40000400 	.word	0x40000400

08002204 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a16      	ldr	r2, [pc, #88]	; (800226c <HAL_TIM_Base_MspInit+0x68>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d10c      	bne.n	8002230 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002216:	4b16      	ldr	r3, [pc, #88]	; (8002270 <HAL_TIM_Base_MspInit+0x6c>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	4a15      	ldr	r2, [pc, #84]	; (8002270 <HAL_TIM_Base_MspInit+0x6c>)
 800221c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002220:	6193      	str	r3, [r2, #24]
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <HAL_TIM_Base_MspInit+0x6c>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800222e:	e018      	b.n	8002262 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002238:	d113      	bne.n	8002262 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800223a:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <HAL_TIM_Base_MspInit+0x6c>)
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	4a0c      	ldr	r2, [pc, #48]	; (8002270 <HAL_TIM_Base_MspInit+0x6c>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	61d3      	str	r3, [r2, #28]
 8002246:	4b0a      	ldr	r3, [pc, #40]	; (8002270 <HAL_TIM_Base_MspInit+0x6c>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002252:	2200      	movs	r2, #0
 8002254:	2100      	movs	r1, #0
 8002256:	201c      	movs	r0, #28
 8002258:	f000 fe15 	bl	8002e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800225c:	201c      	movs	r0, #28
 800225e:	f000 fe2e 	bl	8002ebe <HAL_NVIC_EnableIRQ>
}
 8002262:	bf00      	nop
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40012c00 	.word	0x40012c00
 8002270:	40021000 	.word	0x40021000

08002274 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227c:	f107 0310 	add.w	r3, r7, #16
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a15      	ldr	r2, [pc, #84]	; (80022e4 <HAL_TIM_Encoder_MspInit+0x70>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d123      	bne.n	80022dc <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002294:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x74>)
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	4a13      	ldr	r2, [pc, #76]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x74>)
 800229a:	f043 0302 	orr.w	r3, r3, #2
 800229e:	61d3      	str	r3, [r2, #28]
 80022a0:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x74>)
 80022a2:	69db      	ldr	r3, [r3, #28]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x74>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	4a0d      	ldr	r2, [pc, #52]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x74>)
 80022b2:	f043 0304 	orr.w	r3, r3, #4
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x74>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022c4:	23c0      	movs	r3, #192	; 0xc0
 80022c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d0:	f107 0310 	add.w	r3, r7, #16
 80022d4:	4619      	mov	r1, r3
 80022d6:	4805      	ldr	r0, [pc, #20]	; (80022ec <HAL_TIM_Encoder_MspInit+0x78>)
 80022d8:	f001 fa90 	bl	80037fc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80022dc:	bf00      	nop
 80022de:	3720      	adds	r7, #32
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40010800 	.word	0x40010800

080022f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0310 	add.w	r3, r7, #16
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a10      	ldr	r2, [pc, #64]	; (800234c <HAL_TIM_MspPostInit+0x5c>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d118      	bne.n	8002342 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	4b0f      	ldr	r3, [pc, #60]	; (8002350 <HAL_TIM_MspPostInit+0x60>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4a0e      	ldr	r2, [pc, #56]	; (8002350 <HAL_TIM_MspPostInit+0x60>)
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6193      	str	r3, [r2, #24]
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <HAL_TIM_MspPostInit+0x60>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002328:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800232c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002332:	2302      	movs	r3, #2
 8002334:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002336:	f107 0310 	add.w	r3, r7, #16
 800233a:	4619      	mov	r1, r3
 800233c:	4805      	ldr	r0, [pc, #20]	; (8002354 <HAL_TIM_MspPostInit+0x64>)
 800233e:	f001 fa5d 	bl	80037fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002342:	bf00      	nop
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40012c00 	.word	0x40012c00
 8002350:	40021000 	.word	0x40021000
 8002354:	40010800 	.word	0x40010800

08002358 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart3_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800235c:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <MX_UART4_Init+0x4c>)
 800235e:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <MX_UART4_Init+0x50>)
 8002360:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002362:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <MX_UART4_Init+0x4c>)
 8002364:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002368:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <MX_UART4_Init+0x4c>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <MX_UART4_Init+0x4c>)
 8002372:	2200      	movs	r2, #0
 8002374:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <MX_UART4_Init+0x4c>)
 8002378:	2200      	movs	r2, #0
 800237a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <MX_UART4_Init+0x4c>)
 800237e:	220c      	movs	r2, #12
 8002380:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <MX_UART4_Init+0x4c>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <MX_UART4_Init+0x4c>)
 800238a:	2200      	movs	r2, #0
 800238c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800238e:	4805      	ldr	r0, [pc, #20]	; (80023a4 <MX_UART4_Init+0x4c>)
 8002390:	f003 f947 	bl	8005622 <HAL_UART_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800239a:	f7ff fc64 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000398 	.word	0x20000398
 80023a8:	40004c00 	.word	0x40004c00

080023ac <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023b2:	4a12      	ldr	r2, [pc, #72]	; (80023fc <MX_USART1_UART_Init+0x50>)
 80023b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80023b6:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023be:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023d0:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023d2:	220c      	movs	r2, #12
 80023d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d6:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023e2:	4805      	ldr	r0, [pc, #20]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023e4:	f003 f91d 	bl	8005622 <HAL_UART_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023ee:	f7ff fc3a 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	200003e0 	.word	0x200003e0
 80023fc:	40013800 	.word	0x40013800

08002400 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002404:	4b11      	ldr	r3, [pc, #68]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002406:	4a12      	ldr	r2, [pc, #72]	; (8002450 <MX_USART2_UART_Init+0x50>)
 8002408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <MX_USART2_UART_Init+0x4c>)
 800240c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002412:	4b0e      	ldr	r3, [pc, #56]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002418:	4b0c      	ldr	r3, [pc, #48]	; (800244c <MX_USART2_UART_Init+0x4c>)
 800241a:	2200      	movs	r2, #0
 800241c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800241e:	4b0b      	ldr	r3, [pc, #44]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002420:	2200      	movs	r2, #0
 8002422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002424:	4b09      	ldr	r3, [pc, #36]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002426:	220c      	movs	r2, #12
 8002428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <MX_USART2_UART_Init+0x4c>)
 800242c:	2200      	movs	r2, #0
 800242e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002430:	4b06      	ldr	r3, [pc, #24]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002432:	2200      	movs	r2, #0
 8002434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002436:	4805      	ldr	r0, [pc, #20]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002438:	f003 f8f3 	bl	8005622 <HAL_UART_Init>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002442:	f7ff fc10 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000428 	.word	0x20000428
 8002450:	40004400 	.word	0x40004400

08002454 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 800245a:	4a12      	ldr	r2, [pc, #72]	; (80024a4 <MX_USART3_UART_Init+0x50>)
 800245c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 8002460:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002464:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002466:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002472:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002478:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 800247a:	220c      	movs	r2, #12
 800247c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247e:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800248a:	4805      	ldr	r0, [pc, #20]	; (80024a0 <MX_USART3_UART_Init+0x4c>)
 800248c:	f003 f8c9 	bl	8005622 <HAL_UART_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002496:	f7ff fbe6 	bl	8001c66 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000470 	.word	0x20000470
 80024a4:	40004800 	.word	0x40004800

080024a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b090      	sub	sp, #64	; 0x40
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a86      	ldr	r2, [pc, #536]	; (80026dc <HAL_UART_MspInit+0x234>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d160      	bne.n	800258a <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80024c8:	4b85      	ldr	r3, [pc, #532]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	4a84      	ldr	r2, [pc, #528]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80024ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024d2:	61d3      	str	r3, [r2, #28]
 80024d4:	4b82      	ldr	r3, [pc, #520]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80024de:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024e0:	4b7f      	ldr	r3, [pc, #508]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	4a7e      	ldr	r2, [pc, #504]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80024e6:	f043 0310 	orr.w	r3, r3, #16
 80024ea:	6193      	str	r3, [r2, #24]
 80024ec:	4b7c      	ldr	r3, [pc, #496]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	f003 0310 	and.w	r3, r3, #16
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fe:	2302      	movs	r3, #2
 8002500:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002502:	2303      	movs	r3, #3
 8002504:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002506:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800250a:	4619      	mov	r1, r3
 800250c:	4875      	ldr	r0, [pc, #468]	; (80026e4 <HAL_UART_MspInit+0x23c>)
 800250e:	f001 f975 	bl	80037fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002512:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002516:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002518:	2300      	movs	r3, #0
 800251a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002520:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002524:	4619      	mov	r1, r3
 8002526:	486f      	ldr	r0, [pc, #444]	; (80026e4 <HAL_UART_MspInit+0x23c>)
 8002528:	f001 f968 	bl	80037fc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 800252c:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <HAL_UART_MspInit+0x240>)
 800252e:	4a6f      	ldr	r2, [pc, #444]	; (80026ec <HAL_UART_MspInit+0x244>)
 8002530:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002532:	4b6d      	ldr	r3, [pc, #436]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002534:	2200      	movs	r2, #0
 8002536:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002538:	4b6b      	ldr	r3, [pc, #428]	; (80026e8 <HAL_UART_MspInit+0x240>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800253e:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002540:	2280      	movs	r2, #128	; 0x80
 8002542:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002544:	4b68      	ldr	r3, [pc, #416]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002546:	2200      	movs	r2, #0
 8002548:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800254a:	4b67      	ldr	r3, [pc, #412]	; (80026e8 <HAL_UART_MspInit+0x240>)
 800254c:	2200      	movs	r2, #0
 800254e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002550:	4b65      	ldr	r3, [pc, #404]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002552:	2200      	movs	r2, #0
 8002554:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002556:	4b64      	ldr	r3, [pc, #400]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002558:	2200      	movs	r2, #0
 800255a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800255c:	4862      	ldr	r0, [pc, #392]	; (80026e8 <HAL_UART_MspInit+0x240>)
 800255e:	f000 fcc9 	bl	8002ef4 <HAL_DMA_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8002568:	f7ff fb7d 	bl	8001c66 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a5e      	ldr	r2, [pc, #376]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002570:	63da      	str	r2, [r3, #60]	; 0x3c
 8002572:	4a5d      	ldr	r2, [pc, #372]	; (80026e8 <HAL_UART_MspInit+0x240>)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002578:	2200      	movs	r2, #0
 800257a:	2100      	movs	r1, #0
 800257c:	2034      	movs	r0, #52	; 0x34
 800257e:	f000 fc82 	bl	8002e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002582:	2034      	movs	r0, #52	; 0x34
 8002584:	f000 fc9b 	bl	8002ebe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002588:	e125      	b.n	80027d6 <HAL_UART_MspInit+0x32e>
  else if(uartHandle->Instance==USART1)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a58      	ldr	r2, [pc, #352]	; (80026f0 <HAL_UART_MspInit+0x248>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d13e      	bne.n	8002612 <HAL_UART_MspInit+0x16a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002594:	4b52      	ldr	r3, [pc, #328]	; (80026e0 <HAL_UART_MspInit+0x238>)
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	4a51      	ldr	r2, [pc, #324]	; (80026e0 <HAL_UART_MspInit+0x238>)
 800259a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800259e:	6193      	str	r3, [r2, #24]
 80025a0:	4b4f      	ldr	r3, [pc, #316]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025a8:	623b      	str	r3, [r7, #32]
 80025aa:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ac:	4b4c      	ldr	r3, [pc, #304]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	4a4b      	ldr	r2, [pc, #300]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80025b2:	f043 0308 	orr.w	r3, r3, #8
 80025b6:	6193      	str	r3, [r2, #24]
 80025b8:	4b49      	ldr	r3, [pc, #292]	; (80026e0 <HAL_UART_MspInit+0x238>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	61fb      	str	r3, [r7, #28]
 80025c2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025c4:	2340      	movs	r3, #64	; 0x40
 80025c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c8:	2302      	movs	r3, #2
 80025ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025cc:	2303      	movs	r3, #3
 80025ce:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025d4:	4619      	mov	r1, r3
 80025d6:	4847      	ldr	r0, [pc, #284]	; (80026f4 <HAL_UART_MspInit+0x24c>)
 80025d8:	f001 f910 	bl	80037fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e0:	2300      	movs	r3, #0
 80025e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025ec:	4619      	mov	r1, r3
 80025ee:	4841      	ldr	r0, [pc, #260]	; (80026f4 <HAL_UART_MspInit+0x24c>)
 80025f0:	f001 f904 	bl	80037fc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 80025f4:	4b40      	ldr	r3, [pc, #256]	; (80026f8 <HAL_UART_MspInit+0x250>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025fc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002600:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002604:	f043 0304 	orr.w	r3, r3, #4
 8002608:	63fb      	str	r3, [r7, #60]	; 0x3c
 800260a:	4a3b      	ldr	r2, [pc, #236]	; (80026f8 <HAL_UART_MspInit+0x250>)
 800260c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800260e:	6053      	str	r3, [r2, #4]
}
 8002610:	e0e1      	b.n	80027d6 <HAL_UART_MspInit+0x32e>
  else if(uartHandle->Instance==USART2)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a39      	ldr	r2, [pc, #228]	; (80026fc <HAL_UART_MspInit+0x254>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d177      	bne.n	800270c <HAL_UART_MspInit+0x264>
    __HAL_RCC_USART2_CLK_ENABLE();
 800261c:	4b30      	ldr	r3, [pc, #192]	; (80026e0 <HAL_UART_MspInit+0x238>)
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	4a2f      	ldr	r2, [pc, #188]	; (80026e0 <HAL_UART_MspInit+0x238>)
 8002622:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002626:	61d3      	str	r3, [r2, #28]
 8002628:	4b2d      	ldr	r3, [pc, #180]	; (80026e0 <HAL_UART_MspInit+0x238>)
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002630:	61bb      	str	r3, [r7, #24]
 8002632:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002634:	4b2a      	ldr	r3, [pc, #168]	; (80026e0 <HAL_UART_MspInit+0x238>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	4a29      	ldr	r2, [pc, #164]	; (80026e0 <HAL_UART_MspInit+0x238>)
 800263a:	f043 0304 	orr.w	r3, r3, #4
 800263e:	6193      	str	r3, [r2, #24]
 8002640:	4b27      	ldr	r3, [pc, #156]	; (80026e0 <HAL_UART_MspInit+0x238>)
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800264c:	2304      	movs	r3, #4
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002650:	2302      	movs	r3, #2
 8002652:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002654:	2303      	movs	r3, #3
 8002656:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002658:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800265c:	4619      	mov	r1, r3
 800265e:	4828      	ldr	r0, [pc, #160]	; (8002700 <HAL_UART_MspInit+0x258>)
 8002660:	f001 f8cc 	bl	80037fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002664:	2308      	movs	r3, #8
 8002666:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002668:	2300      	movs	r3, #0
 800266a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	2300      	movs	r3, #0
 800266e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002670:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002674:	4619      	mov	r1, r3
 8002676:	4822      	ldr	r0, [pc, #136]	; (8002700 <HAL_UART_MspInit+0x258>)
 8002678:	f001 f8c0 	bl	80037fc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <HAL_UART_MspInit+0x25c>)
 800267e:	4a22      	ldr	r2, [pc, #136]	; (8002708 <HAL_UART_MspInit+0x260>)
 8002680:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002682:	4b20      	ldr	r3, [pc, #128]	; (8002704 <HAL_UART_MspInit+0x25c>)
 8002684:	2200      	movs	r2, #0
 8002686:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002688:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_UART_MspInit+0x25c>)
 800268a:	2200      	movs	r2, #0
 800268c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800268e:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <HAL_UART_MspInit+0x25c>)
 8002690:	2280      	movs	r2, #128	; 0x80
 8002692:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002694:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_UART_MspInit+0x25c>)
 8002696:	2200      	movs	r2, #0
 8002698:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800269a:	4b1a      	ldr	r3, [pc, #104]	; (8002704 <HAL_UART_MspInit+0x25c>)
 800269c:	2200      	movs	r2, #0
 800269e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80026a0:	4b18      	ldr	r3, [pc, #96]	; (8002704 <HAL_UART_MspInit+0x25c>)
 80026a2:	2220      	movs	r2, #32
 80026a4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026a6:	4b17      	ldr	r3, [pc, #92]	; (8002704 <HAL_UART_MspInit+0x25c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80026ac:	4815      	ldr	r0, [pc, #84]	; (8002704 <HAL_UART_MspInit+0x25c>)
 80026ae:	f000 fc21 	bl	8002ef4 <HAL_DMA_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <HAL_UART_MspInit+0x214>
      Error_Handler();
 80026b8:	f7ff fad5 	bl	8001c66 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a11      	ldr	r2, [pc, #68]	; (8002704 <HAL_UART_MspInit+0x25c>)
 80026c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80026c2:	4a10      	ldr	r2, [pc, #64]	; (8002704 <HAL_UART_MspInit+0x25c>)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80026c8:	2200      	movs	r2, #0
 80026ca:	2100      	movs	r1, #0
 80026cc:	2026      	movs	r0, #38	; 0x26
 80026ce:	f000 fbda 	bl	8002e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026d2:	2026      	movs	r0, #38	; 0x26
 80026d4:	f000 fbf3 	bl	8002ebe <HAL_NVIC_EnableIRQ>
}
 80026d8:	e07d      	b.n	80027d6 <HAL_UART_MspInit+0x32e>
 80026da:	bf00      	nop
 80026dc:	40004c00 	.word	0x40004c00
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40011000 	.word	0x40011000
 80026e8:	200004b8 	.word	0x200004b8
 80026ec:	40020430 	.word	0x40020430
 80026f0:	40013800 	.word	0x40013800
 80026f4:	40010c00 	.word	0x40010c00
 80026f8:	40010000 	.word	0x40010000
 80026fc:	40004400 	.word	0x40004400
 8002700:	40010800 	.word	0x40010800
 8002704:	200004fc 	.word	0x200004fc
 8002708:	4002006c 	.word	0x4002006c
  else if(uartHandle->Instance==USART3)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a33      	ldr	r2, [pc, #204]	; (80027e0 <HAL_UART_MspInit+0x338>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d15f      	bne.n	80027d6 <HAL_UART_MspInit+0x32e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002716:	4b33      	ldr	r3, [pc, #204]	; (80027e4 <HAL_UART_MspInit+0x33c>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a32      	ldr	r2, [pc, #200]	; (80027e4 <HAL_UART_MspInit+0x33c>)
 800271c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002720:	61d3      	str	r3, [r2, #28]
 8002722:	4b30      	ldr	r3, [pc, #192]	; (80027e4 <HAL_UART_MspInit+0x33c>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272e:	4b2d      	ldr	r3, [pc, #180]	; (80027e4 <HAL_UART_MspInit+0x33c>)
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	4a2c      	ldr	r2, [pc, #176]	; (80027e4 <HAL_UART_MspInit+0x33c>)
 8002734:	f043 0308 	orr.w	r3, r3, #8
 8002738:	6193      	str	r3, [r2, #24]
 800273a:	4b2a      	ldr	r3, [pc, #168]	; (80027e4 <HAL_UART_MspInit+0x33c>)
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	f003 0308 	and.w	r3, r3, #8
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800274a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274c:	2302      	movs	r3, #2
 800274e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002750:	2303      	movs	r3, #3
 8002752:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002754:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002758:	4619      	mov	r1, r3
 800275a:	4823      	ldr	r0, [pc, #140]	; (80027e8 <HAL_UART_MspInit+0x340>)
 800275c:	f001 f84e 	bl	80037fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002764:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002766:	2300      	movs	r3, #0
 8002768:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800276e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002772:	4619      	mov	r1, r3
 8002774:	481c      	ldr	r0, [pc, #112]	; (80027e8 <HAL_UART_MspInit+0x340>)
 8002776:	f001 f841 	bl	80037fc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <HAL_UART_MspInit+0x344>)
 800277c:	4a1c      	ldr	r2, [pc, #112]	; (80027f0 <HAL_UART_MspInit+0x348>)
 800277e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002780:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <HAL_UART_MspInit+0x344>)
 8002782:	2200      	movs	r2, #0
 8002784:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002786:	4b19      	ldr	r3, [pc, #100]	; (80027ec <HAL_UART_MspInit+0x344>)
 8002788:	2200      	movs	r2, #0
 800278a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800278c:	4b17      	ldr	r3, [pc, #92]	; (80027ec <HAL_UART_MspInit+0x344>)
 800278e:	2280      	movs	r2, #128	; 0x80
 8002790:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002792:	4b16      	ldr	r3, [pc, #88]	; (80027ec <HAL_UART_MspInit+0x344>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002798:	4b14      	ldr	r3, [pc, #80]	; (80027ec <HAL_UART_MspInit+0x344>)
 800279a:	2200      	movs	r2, #0
 800279c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800279e:	4b13      	ldr	r3, [pc, #76]	; (80027ec <HAL_UART_MspInit+0x344>)
 80027a0:	2220      	movs	r2, #32
 80027a2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_UART_MspInit+0x344>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80027aa:	4810      	ldr	r0, [pc, #64]	; (80027ec <HAL_UART_MspInit+0x344>)
 80027ac:	f000 fba2 	bl	8002ef4 <HAL_DMA_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_UART_MspInit+0x312>
      Error_Handler();
 80027b6:	f7ff fa56 	bl	8001c66 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a0b      	ldr	r2, [pc, #44]	; (80027ec <HAL_UART_MspInit+0x344>)
 80027be:	63da      	str	r2, [r3, #60]	; 0x3c
 80027c0:	4a0a      	ldr	r2, [pc, #40]	; (80027ec <HAL_UART_MspInit+0x344>)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2100      	movs	r1, #0
 80027ca:	2027      	movs	r0, #39	; 0x27
 80027cc:	f000 fb5b 	bl	8002e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80027d0:	2027      	movs	r0, #39	; 0x27
 80027d2:	f000 fb74 	bl	8002ebe <HAL_NVIC_EnableIRQ>
}
 80027d6:	bf00      	nop
 80027d8:	3740      	adds	r7, #64	; 0x40
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	40004800 	.word	0x40004800
 80027e4:	40021000 	.word	0x40021000
 80027e8:	40010c00 	.word	0x40010c00
 80027ec:	20000540 	.word	0x20000540
 80027f0:	40020030 	.word	0x40020030

080027f4 <u1_printf>:
  /* USER CODE END USART3_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void u1_printf(char* fmt, ...) {
 80027f4:	b40f      	push	{r0, r1, r2, r3}
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b0b4      	sub	sp, #208	; 0xd0
 80027fa:	af00      	add	r7, sp, #0
  uint16_t len;
  va_list ap;
  va_start(ap, fmt);
 80027fc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002800:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint8_t buf[200];
  vsprintf((char*)buf, fmt, ap);
 8002804:	463b      	mov	r3, r7
 8002806:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800280a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800280e:	4618      	mov	r0, r3
 8002810:	f005 fd10 	bl	8008234 <vsiprintf>
  va_end(ap);
  len = strlen((char*)buf);
 8002814:	463b      	mov	r3, r7
 8002816:	4618      	mov	r0, r3
 8002818:	f7fd fd06 	bl	8000228 <strlen>
 800281c:	4603      	mov	r3, r0
 800281e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);
 8002822:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8002826:	4639      	mov	r1, r7
 8002828:	f04f 33ff 	mov.w	r3, #4294967295
 800282c:	4804      	ldr	r0, [pc, #16]	; (8002840 <u1_printf+0x4c>)
 800282e:	f002 ff48 	bl	80056c2 <HAL_UART_Transmit>
}
 8002832:	bf00      	nop
 8002834:	37d0      	adds	r7, #208	; 0xd0
 8002836:	46bd      	mov	sp, r7
 8002838:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800283c:	b004      	add	sp, #16
 800283e:	4770      	bx	lr
 8002840:	200003e0 	.word	0x200003e0

08002844 <modularAdd>:
uint8_t gameStatusMessage[MAX_STATUS_LEN];

UART_HandleTypeDef* zigbee_huart;

int32_t modularAdd(int32_t a, int32_t b, int32_t max) // In case modular does not work for negative numbers
{
 8002844:	b480      	push	{r7}
 8002846:	b087      	sub	sp, #28
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
    int32_t c;
    c = a + b;
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	4413      	add	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
    if (c >= max)
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	429a      	cmp	r2, r3
 800285e:	db03      	blt.n	8002868 <modularAdd+0x24>
        c -= max;
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	617b      	str	r3, [r7, #20]
    if (c < 0)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	2b00      	cmp	r3, #0
 800286c:	da03      	bge.n	8002876 <modularAdd+0x32>
        c += max;
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4413      	add	r3, r2
 8002874:	617b      	str	r3, [r7, #20]
    return c;
 8002876:	697b      	ldr	r3, [r7, #20]
}
 8002878:	4618      	mov	r0, r3
 800287a:	371c      	adds	r7, #28
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr

08002882 <calculateChecksum>:

static uint8_t calculateChecksum(uint8_t tempMessage[], int32_t start_idx, int32_t count) {
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	607a      	str	r2, [r7, #4]
    uint8_t checksum = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	75fb      	strb	r3, [r7, #23]
    for (int32_t i = 0; i < count; ++i) {
 8002892:	2300      	movs	r3, #0
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	e010      	b.n	80028ba <calculateChecksum+0x38>
        checksum ^= tempMessage[modularAdd(i, start_idx, MAX_MSG_LEN * 2)];
 8002898:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800289c:	68b9      	ldr	r1, [r7, #8]
 800289e:	6938      	ldr	r0, [r7, #16]
 80028a0:	f7ff ffd0 	bl	8002844 <modularAdd>
 80028a4:	4603      	mov	r3, r0
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4413      	add	r3, r2
 80028ac:	781a      	ldrb	r2, [r3, #0]
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
 80028b0:	4053      	eors	r3, r2
 80028b2:	75fb      	strb	r3, [r7, #23]
    for (int32_t i = 0; i < count; ++i) {
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	3301      	adds	r3, #1
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	429a      	cmp	r2, r3
 80028c0:	dbea      	blt.n	8002898 <calculateChecksum+0x16>
    }
    return checksum;
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <HAL_UART_RxHalfCpltCallback>:
    memset(gameStatusMessage, 0x00, MAX_STATUS_LEN);
    zigbee_huart = huart;
    HAL_UART_Receive_DMA(zigbee_huart, zigbeeRaw, MAX_MSG_LEN);
}

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef* huart) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
    if (huart == zigbee_huart) {
 80028d4:	4b10      	ldr	r3, [pc, #64]	; (8002918 <HAL_UART_RxHalfCpltCallback+0x4c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d118      	bne.n	8002910 <HAL_UART_RxHalfCpltCallback+0x44>
        uint8_t* zigbeeMsgPtr = &zigbeeMessage[memPtr];
 80028de:	4b0f      	ldr	r3, [pc, #60]	; (800291c <HAL_UART_RxHalfCpltCallback+0x50>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a0f      	ldr	r2, [pc, #60]	; (8002920 <HAL_UART_RxHalfCpltCallback+0x54>)
 80028e4:	4413      	add	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]
        uint8_t* rawPtr = &zigbeeRaw[0];
 80028e8:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <HAL_UART_RxHalfCpltCallback+0x58>)
 80028ea:	60bb      	str	r3, [r7, #8]
        memcpy(zigbeeMsgPtr, rawPtr, sizeof(uint8_t) * MAX_MSG_LEN / 2);
 80028ec:	224b      	movs	r2, #75	; 0x4b
 80028ee:	68b9      	ldr	r1, [r7, #8]
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f003 ff51 	bl	8006798 <memcpy>
        memPtr = modularAdd(MAX_MSG_LEN / 2, memPtr, MAX_MSG_LEN * 2);
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <HAL_UART_RxHalfCpltCallback+0x50>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80028fe:	4619      	mov	r1, r3
 8002900:	204b      	movs	r0, #75	; 0x4b
 8002902:	f7ff ff9f 	bl	8002844 <modularAdd>
 8002906:	4603      	mov	r3, r0
 8002908:	4a04      	ldr	r2, [pc, #16]	; (800291c <HAL_UART_RxHalfCpltCallback+0x50>)
 800290a:	6013      	str	r3, [r2, #0]
        zigbeeMessageRecord();
 800290c:	f000 f844 	bl	8002998 <zigbeeMessageRecord>
        // zigbeeMessageRecord is completed almost instantly in the callback function.
        // Please don't add u1_printf into the function.
    }
}
 8002910:	bf00      	nop
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200007e8 	.word	0x200007e8
 800291c:	20000748 	.word	0x20000748
 8002920:	2000061c 	.word	0x2000061c
 8002924:	20000584 	.word	0x20000584

08002928 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
    if (huart == zigbee_huart) {
 8002930:	4b14      	ldr	r3, [pc, #80]	; (8002984 <HAL_UART_RxCpltCallback+0x5c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	429a      	cmp	r2, r3
 8002938:	d119      	bne.n	800296e <HAL_UART_RxCpltCallback+0x46>
        uint8_t* zigbeeMsgPtr = &zigbeeMessage[memPtr];
 800293a:	4b13      	ldr	r3, [pc, #76]	; (8002988 <HAL_UART_RxCpltCallback+0x60>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a13      	ldr	r2, [pc, #76]	; (800298c <HAL_UART_RxCpltCallback+0x64>)
 8002940:	4413      	add	r3, r2
 8002942:	60fb      	str	r3, [r7, #12]
        uint8_t* rawPtr = &zigbeeRaw[MAX_MSG_LEN / 2];
 8002944:	4b12      	ldr	r3, [pc, #72]	; (8002990 <HAL_UART_RxCpltCallback+0x68>)
 8002946:	60bb      	str	r3, [r7, #8]
        memcpy(zigbeeMsgPtr, rawPtr, sizeof(uint8_t) * MAX_MSG_LEN / 2);
 8002948:	224b      	movs	r2, #75	; 0x4b
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f003 ff23 	bl	8006798 <memcpy>
        memPtr = modularAdd(MAX_MSG_LEN / 2, memPtr, MAX_MSG_LEN * 2);
 8002952:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <HAL_UART_RxCpltCallback+0x60>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800295a:	4619      	mov	r1, r3
 800295c:	204b      	movs	r0, #75	; 0x4b
 800295e:	f7ff ff71 	bl	8002844 <modularAdd>
 8002962:	4603      	mov	r3, r0
 8002964:	4a08      	ldr	r2, [pc, #32]	; (8002988 <HAL_UART_RxCpltCallback+0x60>)
 8002966:	6013      	str	r3, [r2, #0]
        zigbeeMessageRecord();
 8002968:	f000 f816 	bl	8002998 <zigbeeMessageRecord>
    {
        //u1_printf("callback!");
        jy62MessageRecord();
        //HAL_UART_Receive_DMA(huart,jy62Receive,JY62_MESSAGE_LENTH);
    }
}
 800296c:	e005      	b.n	800297a <HAL_UART_RxCpltCallback+0x52>
    } else if (huart == &huart2)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a08      	ldr	r2, [pc, #32]	; (8002994 <HAL_UART_RxCpltCallback+0x6c>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d101      	bne.n	800297a <HAL_UART_RxCpltCallback+0x52>
        jy62MessageRecord();
 8002976:	f7fe fd3b 	bl	80013f0 <jy62MessageRecord>
}
 800297a:	bf00      	nop
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	200007e8 	.word	0x200007e8
 8002988:	20000748 	.word	0x20000748
 800298c:	2000061c 	.word	0x2000061c
 8002990:	200005cf 	.word	0x200005cf
 8002994:	20000428 	.word	0x20000428

08002998 <zigbeeMessageRecord>:
    int32_t x = (int)Pos->posx;
    int32_t y = (int)Pos->posy;
    return 8 * x + y;
}

uint8_t zigbeeMessageRecord() {
 8002998:	b580      	push	{r7, lr}
 800299a:	b0d4      	sub	sp, #336	; 0x150
 800299c:	af00      	add	r7, sp, #0

    int32_t msgIndex = 0;
 800299e:	2300      	movs	r3, #0
 80029a0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
    uint8_t tempZigbeeMessage[MAX_MSG_LEN * 2];
    memcpy(tempZigbeeMessage, zigbeeMessage, MAX_MSG_LEN * 2);
 80029a4:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80029a8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80029ac:	4a7b      	ldr	r2, [pc, #492]	; (8002b9c <zigbeeMessageRecord+0x204>)
 80029ae:	4618      	mov	r0, r3
 80029b0:	4611      	mov	r1, r2
 80029b2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80029b6:	461a      	mov	r2, r3
 80029b8:	f003 feee 	bl	8006798 <memcpy>
    // In case zigbeeMessage updates in the interrupt during the loop

    int32_t prevMemPtr = memPtr; // In case memPtr changes in the interrupt during the loop
 80029bc:	4b78      	ldr	r3, [pc, #480]	; (8002ba0 <zigbeeMessageRecord+0x208>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
    int16_t byteNum;
    // find the first 0x55 of msgType
    for (msgIndex = modularAdd(prevMemPtr, -MAX_SINGLE_MSG, MAX_MSG_LEN * 2); msgIndex != prevMemPtr;)
 80029c4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029c8:	f06f 015e 	mvn.w	r1, #94	; 0x5e
 80029cc:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 80029d0:	f7ff ff38 	bl	8002844 <modularAdd>
 80029d4:	f8c7 014c 	str.w	r0, [r7, #332]	; 0x14c
 80029d8:	e066      	b.n	8002aa8 <zigbeeMessageRecord+0x110>
        // A message is at most 30 bytes long. We find the header of the first full message
    {
        if (tempZigbeeMessage[msgIndex] == 0x55 &&
 80029da:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80029de:	f5a3 72a6 	sub.w	r2, r3, #332	; 0x14c
 80029e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80029e6:	4413      	add	r3, r2
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b55      	cmp	r3, #85	; 0x55
 80029ec:	d152      	bne.n	8002a94 <zigbeeMessageRecord+0xfc>
            tempZigbeeMessage[modularAdd(msgIndex, 1, MAX_MSG_LEN * 2)] == 0xAA) {
 80029ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029f2:	2101      	movs	r1, #1
 80029f4:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 80029f8:	f7ff ff24 	bl	8002844 <modularAdd>
 80029fc:	4602      	mov	r2, r0
 80029fe:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002a02:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a06:	5c9b      	ldrb	r3, [r3, r2]
        if (tempZigbeeMessage[msgIndex] == 0x55 &&
 8002a08:	2baa      	cmp	r3, #170	; 0xaa
 8002a0a:	d143      	bne.n	8002a94 <zigbeeMessageRecord+0xfc>


            cutavoid[0] = tempZigbeeMessage[modularAdd(msgIndex, 2, MAX_MSG_LEN * 2)];
 8002a0c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a10:	2102      	movs	r1, #2
 8002a12:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002a16:	f7ff ff15 	bl	8002844 <modularAdd>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002a20:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a24:	5c9a      	ldrb	r2, [r3, r2]
 8002a26:	4b5f      	ldr	r3, [pc, #380]	; (8002ba4 <zigbeeMessageRecord+0x20c>)
 8002a28:	701a      	strb	r2, [r3, #0]
            cutavoid[1] = tempZigbeeMessage[modularAdd(msgIndex, 3, MAX_MSG_LEN * 2)];
 8002a2a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a2e:	2103      	movs	r1, #3
 8002a30:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002a34:	f7ff ff06 	bl	8002844 <modularAdd>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002a3e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a42:	5c9a      	ldrb	r2, [r3, r2]
 8002a44:	4b57      	ldr	r3, [pc, #348]	; (8002ba4 <zigbeeMessageRecord+0x20c>)
 8002a46:	705a      	strb	r2, [r3, #1]
            byteNum = *((int16_t*)(cutavoid));
 8002a48:	4b56      	ldr	r3, [pc, #344]	; (8002ba4 <zigbeeMessageRecord+0x20c>)
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	f8a7 314a 	strh.w	r3, [r7, #330]	; 0x14a

            uint8_t tmpchecksum;
            tmpchecksum = calculateChecksum(tempZigbeeMessage, modularAdd(msgIndex, 5, MAX_MSG_LEN * 2), byteNum);
 8002a50:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a54:	2105      	movs	r1, #5
 8002a56:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002a5a:	f7ff fef3 	bl	8002844 <modularAdd>
 8002a5e:	4601      	mov	r1, r0
 8002a60:	f9b7 214a 	ldrsh.w	r2, [r7, #330]	; 0x14a
 8002a64:	1d3b      	adds	r3, r7, #4
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff ff0b 	bl	8002882 <calculateChecksum>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
            if (tmpchecksum == tempZigbeeMessage[modularAdd(msgIndex, 4, MAX_MSG_LEN * 2)]) {
 8002a72:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a76:	2104      	movs	r1, #4
 8002a78:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002a7c:	f7ff fee2 	bl	8002844 <modularAdd>
 8002a80:	4602      	mov	r2, r0
 8002a82:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002a86:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a8a:	5c9b      	ldrb	r3, [r3, r2]
 8002a8c:	f897 213b 	ldrb.w	r2, [r7, #315]	; 0x13b
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d010      	beq.n	8002ab6 <zigbeeMessageRecord+0x11e>
                break;
            }
        }
        msgIndex = modularAdd(msgIndex, -1, MAX_MSG_LEN * 2);
 8002a94:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a98:	f04f 31ff 	mov.w	r1, #4294967295
 8002a9c:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002aa0:	f7ff fed0 	bl	8002844 <modularAdd>
 8002aa4:	f8c7 014c 	str.w	r0, [r7, #332]	; 0x14c
    for (msgIndex = modularAdd(prevMemPtr, -MAX_SINGLE_MSG, MAX_MSG_LEN * 2); msgIndex != prevMemPtr;)
 8002aa8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002aac:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d192      	bne.n	80029da <zigbeeMessageRecord+0x42>
 8002ab4:	e000      	b.n	8002ab8 <zigbeeMessageRecord+0x120>
                break;
 8002ab6:	bf00      	nop
    }
    if (msgIndex == prevMemPtr) {
 8002ab8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002abc:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d101      	bne.n	8002ac8 <zigbeeMessageRecord+0x130>
        return 1;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e063      	b.n	8002b90 <zigbeeMessageRecord+0x1f8>
    }

    int32_t prevTime, newTime;
    prevTime = getGameTime();
 8002ac8:	f000 f870 	bl	8002bac <getGameTime>
 8002acc:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
    for (int32_t i = 0; i < 4; i++) {
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002ad6:	e01a      	b.n	8002b0e <zigbeeMessageRecord+0x176>
        cutavoid[i] = tempZigbeeMessage[modularAdd(msgIndex, 5 + 1 + i, MAX_MSG_LEN * 2)];
 8002ad8:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002adc:	3306      	adds	r3, #6
 8002ade:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002ae8:	f7ff feac 	bl	8002844 <modularAdd>
 8002aec:	4602      	mov	r2, r0
 8002aee:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002af2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002af6:	5c99      	ldrb	r1, [r3, r2]
 8002af8:	4a2a      	ldr	r2, [pc, #168]	; (8002ba4 <zigbeeMessageRecord+0x20c>)
 8002afa:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002afe:	4413      	add	r3, r2
 8002b00:	460a      	mov	r2, r1
 8002b02:	701a      	strb	r2, [r3, #0]
    for (int32_t i = 0; i < 4; i++) {
 8002b04:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002b08:	3301      	adds	r3, #1
 8002b0a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002b0e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002b12:	2b03      	cmp	r3, #3
 8002b14:	dde0      	ble.n	8002ad8 <zigbeeMessageRecord+0x140>
    }
    newTime = *((int32_t*)(cutavoid));
 8002b16:	4b23      	ldr	r3, [pc, #140]	; (8002ba4 <zigbeeMessageRecord+0x20c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    if (newTime >= prevTime && newTime <= prevTime + 1000) {
 8002b1e:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8002b22:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002b26:	429a      	cmp	r2, r3
 8002b28:	db31      	blt.n	8002b8e <zigbeeMessageRecord+0x1f6>
 8002b2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002b2e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002b32:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8002b36:	429a      	cmp	r2, r3
 8002b38:	dc29      	bgt.n	8002b8e <zigbeeMessageRecord+0x1f6>
        memset(gameStatusMessage, 0x00, MAX_STATUS_LEN);
 8002b3a:	2296      	movs	r2, #150	; 0x96
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	481a      	ldr	r0, [pc, #104]	; (8002ba8 <zigbeeMessageRecord+0x210>)
 8002b40:	f003 fe38 	bl	80067b4 <memset>
        for (int32_t i = 0; i < byteNum; i++) {
 8002b44:	2300      	movs	r3, #0
 8002b46:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8002b4a:	e01a      	b.n	8002b82 <zigbeeMessageRecord+0x1ea>
            gameStatusMessage[i] = tempZigbeeMessage[modularAdd(msgIndex, 5 + i, MAX_MSG_LEN * 2)];
 8002b4c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002b50:	3305      	adds	r3, #5
 8002b52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b56:	4619      	mov	r1, r3
 8002b58:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8002b5c:	f7ff fe72 	bl	8002844 <modularAdd>
 8002b60:	4602      	mov	r2, r0
 8002b62:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002b66:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002b6a:	5c99      	ldrb	r1, [r3, r2]
 8002b6c:	4a0e      	ldr	r2, [pc, #56]	; (8002ba8 <zigbeeMessageRecord+0x210>)
 8002b6e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002b72:	4413      	add	r3, r2
 8002b74:	460a      	mov	r2, r1
 8002b76:	701a      	strb	r2, [r3, #0]
        for (int32_t i = 0; i < byteNum; i++) {
 8002b78:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8002b82:	f9b7 314a 	ldrsh.w	r3, [r7, #330]	; 0x14a
 8002b86:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	dbde      	blt.n	8002b4c <zigbeeMessageRecord+0x1b4>
        }
    }
    return 0;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	f507 77a8 	add.w	r7, r7, #336	; 0x150
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	2000061c 	.word	0x2000061c
 8002ba0:	20000748 	.word	0x20000748
 8002ba4:	2000074c 	.word	0x2000074c
 8002ba8:	20000750 	.word	0x20000750

08002bac <getGameTime>:

int32_t getGameTime() {
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
    int32_t time;
    time = *((int32_t*)(&gameStatusMessage[1]));
 8002bb2:	4b04      	ldr	r3, [pc, #16]	; (8002bc4 <getGameTime+0x18>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	607b      	str	r3, [r7, #4]
    return time;
 8002bb8:	687b      	ldr	r3, [r7, #4]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr
 8002bc4:	20000751 	.word	0x20000751

08002bc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bc8:	f7ff f9b2 	bl	8001f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bcc:	480b      	ldr	r0, [pc, #44]	; (8002bfc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002bce:	490c      	ldr	r1, [pc, #48]	; (8002c00 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002bd0:	4a0c      	ldr	r2, [pc, #48]	; (8002c04 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002bd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bd4:	e002      	b.n	8002bdc <LoopCopyDataInit>

08002bd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bda:	3304      	adds	r3, #4

08002bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002be0:	d3f9      	bcc.n	8002bd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002be2:	4a09      	ldr	r2, [pc, #36]	; (8002c08 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002be4:	4c09      	ldr	r4, [pc, #36]	; (8002c0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002be6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002be8:	e001      	b.n	8002bee <LoopFillZerobss>

08002bea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bec:	3204      	adds	r2, #4

08002bee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bf0:	d3fb      	bcc.n	8002bea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bf2:	f003 fdad 	bl	8006750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bf6:	f7fe ff17 	bl	8001a28 <main>
  bx lr
 8002bfa:	4770      	bx	lr
  ldr r0, =_sdata
 8002bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c00:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002c04:	0800b554 	.word	0x0800b554
  ldr r2, =_sbss
 8002c08:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8002c0c:	20000800 	.word	0x20000800

08002c10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c10:	e7fe      	b.n	8002c10 <ADC1_2_IRQHandler>
	...

08002c14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c18:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <HAL_Init+0x28>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a07      	ldr	r2, [pc, #28]	; (8002c3c <HAL_Init+0x28>)
 8002c1e:	f043 0310 	orr.w	r3, r3, #16
 8002c22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c24:	2003      	movs	r0, #3
 8002c26:	f000 f923 	bl	8002e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c2a:	200f      	movs	r0, #15
 8002c2c:	f000 f808 	bl	8002c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c30:	f7ff f81e 	bl	8001c70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40022000 	.word	0x40022000

08002c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c48:	4b12      	ldr	r3, [pc, #72]	; (8002c94 <HAL_InitTick+0x54>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <HAL_InitTick+0x58>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	4619      	mov	r1, r3
 8002c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c56:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 f93b 	bl	8002eda <HAL_SYSTICK_Config>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e00e      	b.n	8002c8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2b0f      	cmp	r3, #15
 8002c72:	d80a      	bhi.n	8002c8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c74:	2200      	movs	r2, #0
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	f04f 30ff 	mov.w	r0, #4294967295
 8002c7c:	f000 f903 	bl	8002e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c80:	4a06      	ldr	r2, [pc, #24]	; (8002c9c <HAL_InitTick+0x5c>)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
 8002c88:	e000      	b.n	8002c8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20000028 	.word	0x20000028
 8002c98:	20000030 	.word	0x20000030
 8002c9c:	2000002c 	.word	0x2000002c

08002ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ca4:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <HAL_IncTick+0x1c>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <HAL_IncTick+0x20>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4413      	add	r3, r2
 8002cb0:	4a03      	ldr	r2, [pc, #12]	; (8002cc0 <HAL_IncTick+0x20>)
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr
 8002cbc:	20000030 	.word	0x20000030
 8002cc0:	200007ec 	.word	0x200007ec

08002cc4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc8:	4b02      	ldr	r3, [pc, #8]	; (8002cd4 <HAL_GetTick+0x10>)
 8002cca:	681b      	ldr	r3, [r3, #0]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr
 8002cd4:	200007ec 	.word	0x200007ec

08002cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d0a:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	60d3      	str	r3, [r2, #12]
}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	e000ed00 	.word	0xe000ed00

08002d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d24:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <__NVIC_GetPriorityGrouping+0x18>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	0a1b      	lsrs	r3, r3, #8
 8002d2a:	f003 0307 	and.w	r3, r3, #7
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	db0b      	blt.n	8002d66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	f003 021f 	and.w	r2, r3, #31
 8002d54:	4906      	ldr	r1, [pc, #24]	; (8002d70 <__NVIC_EnableIRQ+0x34>)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	2001      	movs	r0, #1
 8002d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	e000e100 	.word	0xe000e100

08002d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	6039      	str	r1, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	db0a      	blt.n	8002d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	490c      	ldr	r1, [pc, #48]	; (8002dc0 <__NVIC_SetPriority+0x4c>)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	0112      	lsls	r2, r2, #4
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	440b      	add	r3, r1
 8002d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d9c:	e00a      	b.n	8002db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	4908      	ldr	r1, [pc, #32]	; (8002dc4 <__NVIC_SetPriority+0x50>)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	3b04      	subs	r3, #4
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	440b      	add	r3, r1
 8002db2:	761a      	strb	r2, [r3, #24]
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000e100 	.word	0xe000e100
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	; 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 0307 	and.w	r3, r3, #7
 8002dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f1c3 0307 	rsb	r3, r3, #7
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	bf28      	it	cs
 8002de6:	2304      	movcs	r3, #4
 8002de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3304      	adds	r3, #4
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d902      	bls.n	8002df8 <NVIC_EncodePriority+0x30>
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	3b03      	subs	r3, #3
 8002df6:	e000      	b.n	8002dfa <NVIC_EncodePriority+0x32>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43da      	mvns	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e10:	f04f 31ff 	mov.w	r1, #4294967295
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43d9      	mvns	r1, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	4313      	orrs	r3, r2
         );
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3724      	adds	r7, #36	; 0x24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e3c:	d301      	bcc.n	8002e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e00f      	b.n	8002e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e42:	4a0a      	ldr	r2, [pc, #40]	; (8002e6c <SysTick_Config+0x40>)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e4a:	210f      	movs	r1, #15
 8002e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e50:	f7ff ff90 	bl	8002d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <SysTick_Config+0x40>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e5a:	4b04      	ldr	r3, [pc, #16]	; (8002e6c <SysTick_Config+0x40>)
 8002e5c:	2207      	movs	r2, #7
 8002e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	e000e010 	.word	0xe000e010

08002e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ff2d 	bl	8002cd8 <__NVIC_SetPriorityGrouping>
}
 8002e7e:	bf00      	nop
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b086      	sub	sp, #24
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
 8002e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e94:	2300      	movs	r3, #0
 8002e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e98:	f7ff ff42 	bl	8002d20 <__NVIC_GetPriorityGrouping>
 8002e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	68b9      	ldr	r1, [r7, #8]
 8002ea2:	6978      	ldr	r0, [r7, #20]
 8002ea4:	f7ff ff90 	bl	8002dc8 <NVIC_EncodePriority>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eae:	4611      	mov	r1, r2
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff ff5f 	bl	8002d74 <__NVIC_SetPriority>
}
 8002eb6:	bf00      	nop
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b082      	sub	sp, #8
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff ff35 	bl	8002d3c <__NVIC_EnableIRQ>
}
 8002ed2:	bf00      	nop
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff ffa2 	bl	8002e2c <SysTick_Config>
 8002ee8:	4603      	mov	r3, r0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e059      	b.n	8002fbe <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4b2d      	ldr	r3, [pc, #180]	; (8002fc8 <HAL_DMA_Init+0xd4>)
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d80f      	bhi.n	8002f36 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4b2b      	ldr	r3, [pc, #172]	; (8002fcc <HAL_DMA_Init+0xd8>)
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a2b      	ldr	r2, [pc, #172]	; (8002fd0 <HAL_DMA_Init+0xdc>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	091b      	lsrs	r3, r3, #4
 8002f28:	009a      	lsls	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a28      	ldr	r2, [pc, #160]	; (8002fd4 <HAL_DMA_Init+0xe0>)
 8002f32:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f34:	e00e      	b.n	8002f54 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4b26      	ldr	r3, [pc, #152]	; (8002fd8 <HAL_DMA_Init+0xe4>)
 8002f3e:	4413      	add	r3, r2
 8002f40:	4a23      	ldr	r2, [pc, #140]	; (8002fd0 <HAL_DMA_Init+0xdc>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	091b      	lsrs	r3, r3, #4
 8002f48:	009a      	lsls	r2, r3, #2
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a22      	ldr	r2, [pc, #136]	; (8002fdc <HAL_DMA_Init+0xe8>)
 8002f52:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2202      	movs	r2, #2
 8002f58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f6a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002f6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr
 8002fc8:	40020407 	.word	0x40020407
 8002fcc:	bffdfff8 	.word	0xbffdfff8
 8002fd0:	cccccccd 	.word	0xcccccccd
 8002fd4:	40020000 	.word	0x40020000
 8002fd8:	bffdfbf8 	.word	0xbffdfbf8
 8002fdc:	40020400 	.word	0x40020400

08002fe0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d101      	bne.n	8003000 <HAL_DMA_Start_IT+0x20>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e04b      	b.n	8003098 <HAL_DMA_Start_IT+0xb8>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b01      	cmp	r3, #1
 8003012:	d13a      	bne.n	800308a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0201 	bic.w	r2, r2, #1
 8003030:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	68b9      	ldr	r1, [r7, #8]
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fbb1 	bl	80037a0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d008      	beq.n	8003058 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f042 020e 	orr.w	r2, r2, #14
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	e00f      	b.n	8003078 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 0204 	bic.w	r2, r2, #4
 8003066:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 020a 	orr.w	r2, r2, #10
 8003076:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	e005      	b.n	8003096 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003092:	2302      	movs	r3, #2
 8003094:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003096:	7dfb      	ldrb	r3, [r7, #23]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030a8:	2300      	movs	r3, #0
 80030aa:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d008      	beq.n	80030ca <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2204      	movs	r2, #4
 80030bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e020      	b.n	800310c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 020e 	bic.w	r2, r2, #14
 80030d8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0201 	bic.w	r2, r2, #1
 80030e8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f2:	2101      	movs	r1, #1
 80030f4:	fa01 f202 	lsl.w	r2, r1, r2
 80030f8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800310a:	7bfb      	ldrb	r3, [r7, #15]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
	...

08003118 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d005      	beq.n	800313c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2204      	movs	r2, #4
 8003134:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
 800313a:	e0d6      	b.n	80032ea <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 020e 	bic.w	r2, r2, #14
 800314a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0201 	bic.w	r2, r2, #1
 800315a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	4b64      	ldr	r3, [pc, #400]	; (80032f4 <HAL_DMA_Abort_IT+0x1dc>)
 8003164:	429a      	cmp	r2, r3
 8003166:	d958      	bls.n	800321a <HAL_DMA_Abort_IT+0x102>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a62      	ldr	r2, [pc, #392]	; (80032f8 <HAL_DMA_Abort_IT+0x1e0>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d04f      	beq.n	8003212 <HAL_DMA_Abort_IT+0xfa>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a61      	ldr	r2, [pc, #388]	; (80032fc <HAL_DMA_Abort_IT+0x1e4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d048      	beq.n	800320e <HAL_DMA_Abort_IT+0xf6>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a5f      	ldr	r2, [pc, #380]	; (8003300 <HAL_DMA_Abort_IT+0x1e8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d040      	beq.n	8003208 <HAL_DMA_Abort_IT+0xf0>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a5e      	ldr	r2, [pc, #376]	; (8003304 <HAL_DMA_Abort_IT+0x1ec>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d038      	beq.n	8003202 <HAL_DMA_Abort_IT+0xea>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a5c      	ldr	r2, [pc, #368]	; (8003308 <HAL_DMA_Abort_IT+0x1f0>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d030      	beq.n	80031fc <HAL_DMA_Abort_IT+0xe4>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a5b      	ldr	r2, [pc, #364]	; (800330c <HAL_DMA_Abort_IT+0x1f4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d028      	beq.n	80031f6 <HAL_DMA_Abort_IT+0xde>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a52      	ldr	r2, [pc, #328]	; (80032f4 <HAL_DMA_Abort_IT+0x1dc>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d020      	beq.n	80031f0 <HAL_DMA_Abort_IT+0xd8>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a57      	ldr	r2, [pc, #348]	; (8003310 <HAL_DMA_Abort_IT+0x1f8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d019      	beq.n	80031ec <HAL_DMA_Abort_IT+0xd4>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a55      	ldr	r2, [pc, #340]	; (8003314 <HAL_DMA_Abort_IT+0x1fc>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d012      	beq.n	80031e8 <HAL_DMA_Abort_IT+0xd0>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a54      	ldr	r2, [pc, #336]	; (8003318 <HAL_DMA_Abort_IT+0x200>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d00a      	beq.n	80031e2 <HAL_DMA_Abort_IT+0xca>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a52      	ldr	r2, [pc, #328]	; (800331c <HAL_DMA_Abort_IT+0x204>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d102      	bne.n	80031dc <HAL_DMA_Abort_IT+0xc4>
 80031d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031da:	e01b      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031e0:	e018      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031e6:	e015      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031e8:	2310      	movs	r3, #16
 80031ea:	e013      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031ec:	2301      	movs	r3, #1
 80031ee:	e011      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031f4:	e00e      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80031fa:	e00b      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 80031fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003200:	e008      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 8003202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003206:	e005      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 8003208:	f44f 7380 	mov.w	r3, #256	; 0x100
 800320c:	e002      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 800320e:	2310      	movs	r3, #16
 8003210:	e000      	b.n	8003214 <HAL_DMA_Abort_IT+0xfc>
 8003212:	2301      	movs	r3, #1
 8003214:	4a42      	ldr	r2, [pc, #264]	; (8003320 <HAL_DMA_Abort_IT+0x208>)
 8003216:	6053      	str	r3, [r2, #4]
 8003218:	e057      	b.n	80032ca <HAL_DMA_Abort_IT+0x1b2>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a36      	ldr	r2, [pc, #216]	; (80032f8 <HAL_DMA_Abort_IT+0x1e0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d04f      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x1ac>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a34      	ldr	r2, [pc, #208]	; (80032fc <HAL_DMA_Abort_IT+0x1e4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d048      	beq.n	80032c0 <HAL_DMA_Abort_IT+0x1a8>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a33      	ldr	r2, [pc, #204]	; (8003300 <HAL_DMA_Abort_IT+0x1e8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d040      	beq.n	80032ba <HAL_DMA_Abort_IT+0x1a2>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a31      	ldr	r2, [pc, #196]	; (8003304 <HAL_DMA_Abort_IT+0x1ec>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d038      	beq.n	80032b4 <HAL_DMA_Abort_IT+0x19c>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a30      	ldr	r2, [pc, #192]	; (8003308 <HAL_DMA_Abort_IT+0x1f0>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d030      	beq.n	80032ae <HAL_DMA_Abort_IT+0x196>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a2e      	ldr	r2, [pc, #184]	; (800330c <HAL_DMA_Abort_IT+0x1f4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d028      	beq.n	80032a8 <HAL_DMA_Abort_IT+0x190>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a26      	ldr	r2, [pc, #152]	; (80032f4 <HAL_DMA_Abort_IT+0x1dc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d020      	beq.n	80032a2 <HAL_DMA_Abort_IT+0x18a>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a2a      	ldr	r2, [pc, #168]	; (8003310 <HAL_DMA_Abort_IT+0x1f8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d019      	beq.n	800329e <HAL_DMA_Abort_IT+0x186>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a29      	ldr	r2, [pc, #164]	; (8003314 <HAL_DMA_Abort_IT+0x1fc>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d012      	beq.n	800329a <HAL_DMA_Abort_IT+0x182>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a27      	ldr	r2, [pc, #156]	; (8003318 <HAL_DMA_Abort_IT+0x200>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00a      	beq.n	8003294 <HAL_DMA_Abort_IT+0x17c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a26      	ldr	r2, [pc, #152]	; (800331c <HAL_DMA_Abort_IT+0x204>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d102      	bne.n	800328e <HAL_DMA_Abort_IT+0x176>
 8003288:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800328c:	e01b      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 800328e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003292:	e018      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 8003294:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003298:	e015      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 800329a:	2310      	movs	r3, #16
 800329c:	e013      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 800329e:	2301      	movs	r3, #1
 80032a0:	e011      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032a6:	e00e      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032ac:	e00b      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032b2:	e008      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032b8:	e005      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032be:	e002      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032c0:	2310      	movs	r3, #16
 80032c2:	e000      	b.n	80032c6 <HAL_DMA_Abort_IT+0x1ae>
 80032c4:	2301      	movs	r3, #1
 80032c6:	4a17      	ldr	r2, [pc, #92]	; (8003324 <HAL_DMA_Abort_IT+0x20c>)
 80032c8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	4798      	blx	r3
    } 
  }
  return status;
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40020080 	.word	0x40020080
 80032f8:	40020008 	.word	0x40020008
 80032fc:	4002001c 	.word	0x4002001c
 8003300:	40020030 	.word	0x40020030
 8003304:	40020044 	.word	0x40020044
 8003308:	40020058 	.word	0x40020058
 800330c:	4002006c 	.word	0x4002006c
 8003310:	40020408 	.word	0x40020408
 8003314:	4002041c 	.word	0x4002041c
 8003318:	40020430 	.word	0x40020430
 800331c:	40020444 	.word	0x40020444
 8003320:	40020400 	.word	0x40020400
 8003324:	40020000 	.word	0x40020000

08003328 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	2204      	movs	r2, #4
 8003346:	409a      	lsls	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4013      	ands	r3, r2
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 80f1 	beq.w	8003534 <HAL_DMA_IRQHandler+0x20c>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 80eb 	beq.w	8003534 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0320 	and.w	r3, r3, #32
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0204 	bic.w	r2, r2, #4
 800337a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	461a      	mov	r2, r3
 8003382:	4b5f      	ldr	r3, [pc, #380]	; (8003500 <HAL_DMA_IRQHandler+0x1d8>)
 8003384:	429a      	cmp	r2, r3
 8003386:	d958      	bls.n	800343a <HAL_DMA_IRQHandler+0x112>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a5d      	ldr	r2, [pc, #372]	; (8003504 <HAL_DMA_IRQHandler+0x1dc>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d04f      	beq.n	8003432 <HAL_DMA_IRQHandler+0x10a>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a5c      	ldr	r2, [pc, #368]	; (8003508 <HAL_DMA_IRQHandler+0x1e0>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d048      	beq.n	800342e <HAL_DMA_IRQHandler+0x106>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a5a      	ldr	r2, [pc, #360]	; (800350c <HAL_DMA_IRQHandler+0x1e4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d040      	beq.n	8003428 <HAL_DMA_IRQHandler+0x100>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a59      	ldr	r2, [pc, #356]	; (8003510 <HAL_DMA_IRQHandler+0x1e8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d038      	beq.n	8003422 <HAL_DMA_IRQHandler+0xfa>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a57      	ldr	r2, [pc, #348]	; (8003514 <HAL_DMA_IRQHandler+0x1ec>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d030      	beq.n	800341c <HAL_DMA_IRQHandler+0xf4>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a56      	ldr	r2, [pc, #344]	; (8003518 <HAL_DMA_IRQHandler+0x1f0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d028      	beq.n	8003416 <HAL_DMA_IRQHandler+0xee>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a4d      	ldr	r2, [pc, #308]	; (8003500 <HAL_DMA_IRQHandler+0x1d8>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d020      	beq.n	8003410 <HAL_DMA_IRQHandler+0xe8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a52      	ldr	r2, [pc, #328]	; (800351c <HAL_DMA_IRQHandler+0x1f4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d019      	beq.n	800340c <HAL_DMA_IRQHandler+0xe4>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a50      	ldr	r2, [pc, #320]	; (8003520 <HAL_DMA_IRQHandler+0x1f8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d012      	beq.n	8003408 <HAL_DMA_IRQHandler+0xe0>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a4f      	ldr	r2, [pc, #316]	; (8003524 <HAL_DMA_IRQHandler+0x1fc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d00a      	beq.n	8003402 <HAL_DMA_IRQHandler+0xda>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a4d      	ldr	r2, [pc, #308]	; (8003528 <HAL_DMA_IRQHandler+0x200>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d102      	bne.n	80033fc <HAL_DMA_IRQHandler+0xd4>
 80033f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033fa:	e01b      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 80033fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003400:	e018      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003406:	e015      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003408:	2340      	movs	r3, #64	; 0x40
 800340a:	e013      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 800340c:	2304      	movs	r3, #4
 800340e:	e011      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003410:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003414:	e00e      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003416:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800341a:	e00b      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 800341c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003420:	e008      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003422:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003426:	e005      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003428:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800342c:	e002      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 800342e:	2340      	movs	r3, #64	; 0x40
 8003430:	e000      	b.n	8003434 <HAL_DMA_IRQHandler+0x10c>
 8003432:	2304      	movs	r3, #4
 8003434:	4a3d      	ldr	r2, [pc, #244]	; (800352c <HAL_DMA_IRQHandler+0x204>)
 8003436:	6053      	str	r3, [r2, #4]
 8003438:	e057      	b.n	80034ea <HAL_DMA_IRQHandler+0x1c2>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a31      	ldr	r2, [pc, #196]	; (8003504 <HAL_DMA_IRQHandler+0x1dc>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d04f      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x1bc>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2f      	ldr	r2, [pc, #188]	; (8003508 <HAL_DMA_IRQHandler+0x1e0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d048      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x1b8>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a2e      	ldr	r2, [pc, #184]	; (800350c <HAL_DMA_IRQHandler+0x1e4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d040      	beq.n	80034da <HAL_DMA_IRQHandler+0x1b2>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a2c      	ldr	r2, [pc, #176]	; (8003510 <HAL_DMA_IRQHandler+0x1e8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d038      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x1ac>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a2b      	ldr	r2, [pc, #172]	; (8003514 <HAL_DMA_IRQHandler+0x1ec>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d030      	beq.n	80034ce <HAL_DMA_IRQHandler+0x1a6>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a29      	ldr	r2, [pc, #164]	; (8003518 <HAL_DMA_IRQHandler+0x1f0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d028      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x1a0>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a21      	ldr	r2, [pc, #132]	; (8003500 <HAL_DMA_IRQHandler+0x1d8>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d020      	beq.n	80034c2 <HAL_DMA_IRQHandler+0x19a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a25      	ldr	r2, [pc, #148]	; (800351c <HAL_DMA_IRQHandler+0x1f4>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d019      	beq.n	80034be <HAL_DMA_IRQHandler+0x196>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a24      	ldr	r2, [pc, #144]	; (8003520 <HAL_DMA_IRQHandler+0x1f8>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d012      	beq.n	80034ba <HAL_DMA_IRQHandler+0x192>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a22      	ldr	r2, [pc, #136]	; (8003524 <HAL_DMA_IRQHandler+0x1fc>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00a      	beq.n	80034b4 <HAL_DMA_IRQHandler+0x18c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a21      	ldr	r2, [pc, #132]	; (8003528 <HAL_DMA_IRQHandler+0x200>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d102      	bne.n	80034ae <HAL_DMA_IRQHandler+0x186>
 80034a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034ac:	e01b      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034ae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80034b2:	e018      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034b8:	e015      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034ba:	2340      	movs	r3, #64	; 0x40
 80034bc:	e013      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034be:	2304      	movs	r3, #4
 80034c0:	e011      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034c2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80034c6:	e00e      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80034cc:	e00b      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034ce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80034d2:	e008      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034d8:	e005      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034de:	e002      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034e0:	2340      	movs	r3, #64	; 0x40
 80034e2:	e000      	b.n	80034e6 <HAL_DMA_IRQHandler+0x1be>
 80034e4:	2304      	movs	r3, #4
 80034e6:	4a12      	ldr	r2, [pc, #72]	; (8003530 <HAL_DMA_IRQHandler+0x208>)
 80034e8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 8136 	beq.w	8003760 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80034fc:	e130      	b.n	8003760 <HAL_DMA_IRQHandler+0x438>
 80034fe:	bf00      	nop
 8003500:	40020080 	.word	0x40020080
 8003504:	40020008 	.word	0x40020008
 8003508:	4002001c 	.word	0x4002001c
 800350c:	40020030 	.word	0x40020030
 8003510:	40020044 	.word	0x40020044
 8003514:	40020058 	.word	0x40020058
 8003518:	4002006c 	.word	0x4002006c
 800351c:	40020408 	.word	0x40020408
 8003520:	4002041c 	.word	0x4002041c
 8003524:	40020430 	.word	0x40020430
 8003528:	40020444 	.word	0x40020444
 800352c:	40020400 	.word	0x40020400
 8003530:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	2202      	movs	r2, #2
 800353a:	409a      	lsls	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4013      	ands	r3, r2
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80dd 	beq.w	8003700 <HAL_DMA_IRQHandler+0x3d8>
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 80d7 	beq.w	8003700 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0320 	and.w	r3, r3, #32
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10b      	bne.n	8003578 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 020a 	bic.w	r2, r2, #10
 800356e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	461a      	mov	r2, r3
 800357e:	4b7b      	ldr	r3, [pc, #492]	; (800376c <HAL_DMA_IRQHandler+0x444>)
 8003580:	429a      	cmp	r2, r3
 8003582:	d958      	bls.n	8003636 <HAL_DMA_IRQHandler+0x30e>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a79      	ldr	r2, [pc, #484]	; (8003770 <HAL_DMA_IRQHandler+0x448>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d04f      	beq.n	800362e <HAL_DMA_IRQHandler+0x306>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a78      	ldr	r2, [pc, #480]	; (8003774 <HAL_DMA_IRQHandler+0x44c>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d048      	beq.n	800362a <HAL_DMA_IRQHandler+0x302>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a76      	ldr	r2, [pc, #472]	; (8003778 <HAL_DMA_IRQHandler+0x450>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d040      	beq.n	8003624 <HAL_DMA_IRQHandler+0x2fc>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a75      	ldr	r2, [pc, #468]	; (800377c <HAL_DMA_IRQHandler+0x454>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d038      	beq.n	800361e <HAL_DMA_IRQHandler+0x2f6>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a73      	ldr	r2, [pc, #460]	; (8003780 <HAL_DMA_IRQHandler+0x458>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d030      	beq.n	8003618 <HAL_DMA_IRQHandler+0x2f0>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a72      	ldr	r2, [pc, #456]	; (8003784 <HAL_DMA_IRQHandler+0x45c>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d028      	beq.n	8003612 <HAL_DMA_IRQHandler+0x2ea>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a69      	ldr	r2, [pc, #420]	; (800376c <HAL_DMA_IRQHandler+0x444>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d020      	beq.n	800360c <HAL_DMA_IRQHandler+0x2e4>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a6e      	ldr	r2, [pc, #440]	; (8003788 <HAL_DMA_IRQHandler+0x460>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d019      	beq.n	8003608 <HAL_DMA_IRQHandler+0x2e0>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a6c      	ldr	r2, [pc, #432]	; (800378c <HAL_DMA_IRQHandler+0x464>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d012      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2dc>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a6b      	ldr	r2, [pc, #428]	; (8003790 <HAL_DMA_IRQHandler+0x468>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00a      	beq.n	80035fe <HAL_DMA_IRQHandler+0x2d6>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a69      	ldr	r2, [pc, #420]	; (8003794 <HAL_DMA_IRQHandler+0x46c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d102      	bne.n	80035f8 <HAL_DMA_IRQHandler+0x2d0>
 80035f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035f6:	e01b      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 80035f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035fc:	e018      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 80035fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003602:	e015      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 8003604:	2320      	movs	r3, #32
 8003606:	e013      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 8003608:	2302      	movs	r3, #2
 800360a:	e011      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 800360c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003610:	e00e      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 8003612:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003616:	e00b      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 8003618:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800361c:	e008      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 800361e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003622:	e005      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 8003624:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003628:	e002      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 800362a:	2320      	movs	r3, #32
 800362c:	e000      	b.n	8003630 <HAL_DMA_IRQHandler+0x308>
 800362e:	2302      	movs	r3, #2
 8003630:	4a59      	ldr	r2, [pc, #356]	; (8003798 <HAL_DMA_IRQHandler+0x470>)
 8003632:	6053      	str	r3, [r2, #4]
 8003634:	e057      	b.n	80036e6 <HAL_DMA_IRQHandler+0x3be>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a4d      	ldr	r2, [pc, #308]	; (8003770 <HAL_DMA_IRQHandler+0x448>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d04f      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x3b8>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a4b      	ldr	r2, [pc, #300]	; (8003774 <HAL_DMA_IRQHandler+0x44c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d048      	beq.n	80036dc <HAL_DMA_IRQHandler+0x3b4>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a4a      	ldr	r2, [pc, #296]	; (8003778 <HAL_DMA_IRQHandler+0x450>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d040      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x3ae>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a48      	ldr	r2, [pc, #288]	; (800377c <HAL_DMA_IRQHandler+0x454>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d038      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x3a8>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a47      	ldr	r2, [pc, #284]	; (8003780 <HAL_DMA_IRQHandler+0x458>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d030      	beq.n	80036ca <HAL_DMA_IRQHandler+0x3a2>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a45      	ldr	r2, [pc, #276]	; (8003784 <HAL_DMA_IRQHandler+0x45c>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d028      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x39c>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a3d      	ldr	r2, [pc, #244]	; (800376c <HAL_DMA_IRQHandler+0x444>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d020      	beq.n	80036be <HAL_DMA_IRQHandler+0x396>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a41      	ldr	r2, [pc, #260]	; (8003788 <HAL_DMA_IRQHandler+0x460>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d019      	beq.n	80036ba <HAL_DMA_IRQHandler+0x392>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a40      	ldr	r2, [pc, #256]	; (800378c <HAL_DMA_IRQHandler+0x464>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d012      	beq.n	80036b6 <HAL_DMA_IRQHandler+0x38e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a3e      	ldr	r2, [pc, #248]	; (8003790 <HAL_DMA_IRQHandler+0x468>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00a      	beq.n	80036b0 <HAL_DMA_IRQHandler+0x388>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a3d      	ldr	r2, [pc, #244]	; (8003794 <HAL_DMA_IRQHandler+0x46c>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d102      	bne.n	80036aa <HAL_DMA_IRQHandler+0x382>
 80036a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036a8:	e01b      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036ae:	e018      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036b4:	e015      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036b6:	2320      	movs	r3, #32
 80036b8:	e013      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e011      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036c2:	e00e      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036c8:	e00b      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036ce:	e008      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036d4:	e005      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036da:	e002      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036dc:	2320      	movs	r3, #32
 80036de:	e000      	b.n	80036e2 <HAL_DMA_IRQHandler+0x3ba>
 80036e0:	2302      	movs	r3, #2
 80036e2:	4a2e      	ldr	r2, [pc, #184]	; (800379c <HAL_DMA_IRQHandler+0x474>)
 80036e4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d034      	beq.n	8003760 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80036fe:	e02f      	b.n	8003760 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003704:	2208      	movs	r2, #8
 8003706:	409a      	lsls	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4013      	ands	r3, r2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d028      	beq.n	8003762 <HAL_DMA_IRQHandler+0x43a>
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b00      	cmp	r3, #0
 8003718:	d023      	beq.n	8003762 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 020e 	bic.w	r2, r2, #14
 8003728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003732:	2101      	movs	r1, #1
 8003734:	fa01 f202 	lsl.w	r2, r1, r2
 8003738:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003754:	2b00      	cmp	r3, #0
 8003756:	d004      	beq.n	8003762 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	4798      	blx	r3
    }
  }
  return;
 8003760:	bf00      	nop
 8003762:	bf00      	nop
}
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40020080 	.word	0x40020080
 8003770:	40020008 	.word	0x40020008
 8003774:	4002001c 	.word	0x4002001c
 8003778:	40020030 	.word	0x40020030
 800377c:	40020044 	.word	0x40020044
 8003780:	40020058 	.word	0x40020058
 8003784:	4002006c 	.word	0x4002006c
 8003788:	40020408 	.word	0x40020408
 800378c:	4002041c 	.word	0x4002041c
 8003790:	40020430 	.word	0x40020430
 8003794:	40020444 	.word	0x40020444
 8003798:	40020400 	.word	0x40020400
 800379c:	40020000 	.word	0x40020000

080037a0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b6:	2101      	movs	r1, #1
 80037b8:	fa01 f202 	lsl.w	r2, r1, r2
 80037bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b10      	cmp	r3, #16
 80037cc:	d108      	bne.n	80037e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037de:	e007      	b.n	80037f0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	60da      	str	r2, [r3, #12]
}
 80037f0:	bf00      	nop
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bc80      	pop	{r7}
 80037f8:	4770      	bx	lr
	...

080037fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b08b      	sub	sp, #44	; 0x2c
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003806:	2300      	movs	r3, #0
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800380a:	2300      	movs	r3, #0
 800380c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800380e:	e179      	b.n	8003b04 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003810:	2201      	movs	r2, #1
 8003812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	69fa      	ldr	r2, [r7, #28]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	429a      	cmp	r2, r3
 800382a:	f040 8168 	bne.w	8003afe <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	4a96      	ldr	r2, [pc, #600]	; (8003a8c <HAL_GPIO_Init+0x290>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d05e      	beq.n	80038f6 <HAL_GPIO_Init+0xfa>
 8003838:	4a94      	ldr	r2, [pc, #592]	; (8003a8c <HAL_GPIO_Init+0x290>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d875      	bhi.n	800392a <HAL_GPIO_Init+0x12e>
 800383e:	4a94      	ldr	r2, [pc, #592]	; (8003a90 <HAL_GPIO_Init+0x294>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d058      	beq.n	80038f6 <HAL_GPIO_Init+0xfa>
 8003844:	4a92      	ldr	r2, [pc, #584]	; (8003a90 <HAL_GPIO_Init+0x294>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d86f      	bhi.n	800392a <HAL_GPIO_Init+0x12e>
 800384a:	4a92      	ldr	r2, [pc, #584]	; (8003a94 <HAL_GPIO_Init+0x298>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d052      	beq.n	80038f6 <HAL_GPIO_Init+0xfa>
 8003850:	4a90      	ldr	r2, [pc, #576]	; (8003a94 <HAL_GPIO_Init+0x298>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d869      	bhi.n	800392a <HAL_GPIO_Init+0x12e>
 8003856:	4a90      	ldr	r2, [pc, #576]	; (8003a98 <HAL_GPIO_Init+0x29c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d04c      	beq.n	80038f6 <HAL_GPIO_Init+0xfa>
 800385c:	4a8e      	ldr	r2, [pc, #568]	; (8003a98 <HAL_GPIO_Init+0x29c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d863      	bhi.n	800392a <HAL_GPIO_Init+0x12e>
 8003862:	4a8e      	ldr	r2, [pc, #568]	; (8003a9c <HAL_GPIO_Init+0x2a0>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d046      	beq.n	80038f6 <HAL_GPIO_Init+0xfa>
 8003868:	4a8c      	ldr	r2, [pc, #560]	; (8003a9c <HAL_GPIO_Init+0x2a0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d85d      	bhi.n	800392a <HAL_GPIO_Init+0x12e>
 800386e:	2b12      	cmp	r3, #18
 8003870:	d82a      	bhi.n	80038c8 <HAL_GPIO_Init+0xcc>
 8003872:	2b12      	cmp	r3, #18
 8003874:	d859      	bhi.n	800392a <HAL_GPIO_Init+0x12e>
 8003876:	a201      	add	r2, pc, #4	; (adr r2, 800387c <HAL_GPIO_Init+0x80>)
 8003878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387c:	080038f7 	.word	0x080038f7
 8003880:	080038d1 	.word	0x080038d1
 8003884:	080038e3 	.word	0x080038e3
 8003888:	08003925 	.word	0x08003925
 800388c:	0800392b 	.word	0x0800392b
 8003890:	0800392b 	.word	0x0800392b
 8003894:	0800392b 	.word	0x0800392b
 8003898:	0800392b 	.word	0x0800392b
 800389c:	0800392b 	.word	0x0800392b
 80038a0:	0800392b 	.word	0x0800392b
 80038a4:	0800392b 	.word	0x0800392b
 80038a8:	0800392b 	.word	0x0800392b
 80038ac:	0800392b 	.word	0x0800392b
 80038b0:	0800392b 	.word	0x0800392b
 80038b4:	0800392b 	.word	0x0800392b
 80038b8:	0800392b 	.word	0x0800392b
 80038bc:	0800392b 	.word	0x0800392b
 80038c0:	080038d9 	.word	0x080038d9
 80038c4:	080038ed 	.word	0x080038ed
 80038c8:	4a75      	ldr	r2, [pc, #468]	; (8003aa0 <HAL_GPIO_Init+0x2a4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d013      	beq.n	80038f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038ce:	e02c      	b.n	800392a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	623b      	str	r3, [r7, #32]
          break;
 80038d6:	e029      	b.n	800392c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	3304      	adds	r3, #4
 80038de:	623b      	str	r3, [r7, #32]
          break;
 80038e0:	e024      	b.n	800392c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	3308      	adds	r3, #8
 80038e8:	623b      	str	r3, [r7, #32]
          break;
 80038ea:	e01f      	b.n	800392c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	330c      	adds	r3, #12
 80038f2:	623b      	str	r3, [r7, #32]
          break;
 80038f4:	e01a      	b.n	800392c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d102      	bne.n	8003904 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80038fe:	2304      	movs	r3, #4
 8003900:	623b      	str	r3, [r7, #32]
          break;
 8003902:	e013      	b.n	800392c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d105      	bne.n	8003918 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800390c:	2308      	movs	r3, #8
 800390e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	69fa      	ldr	r2, [r7, #28]
 8003914:	611a      	str	r2, [r3, #16]
          break;
 8003916:	e009      	b.n	800392c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003918:	2308      	movs	r3, #8
 800391a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	69fa      	ldr	r2, [r7, #28]
 8003920:	615a      	str	r2, [r3, #20]
          break;
 8003922:	e003      	b.n	800392c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003924:	2300      	movs	r3, #0
 8003926:	623b      	str	r3, [r7, #32]
          break;
 8003928:	e000      	b.n	800392c <HAL_GPIO_Init+0x130>
          break;
 800392a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	2bff      	cmp	r3, #255	; 0xff
 8003930:	d801      	bhi.n	8003936 <HAL_GPIO_Init+0x13a>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	e001      	b.n	800393a <HAL_GPIO_Init+0x13e>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	3304      	adds	r3, #4
 800393a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	2bff      	cmp	r3, #255	; 0xff
 8003940:	d802      	bhi.n	8003948 <HAL_GPIO_Init+0x14c>
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	e002      	b.n	800394e <HAL_GPIO_Init+0x152>
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394a:	3b08      	subs	r3, #8
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	210f      	movs	r1, #15
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	fa01 f303 	lsl.w	r3, r1, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	401a      	ands	r2, r3
 8003960:	6a39      	ldr	r1, [r7, #32]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	fa01 f303 	lsl.w	r3, r1, r3
 8003968:	431a      	orrs	r2, r3
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 80c1 	beq.w	8003afe <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800397c:	4b49      	ldr	r3, [pc, #292]	; (8003aa4 <HAL_GPIO_Init+0x2a8>)
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	4a48      	ldr	r2, [pc, #288]	; (8003aa4 <HAL_GPIO_Init+0x2a8>)
 8003982:	f043 0301 	orr.w	r3, r3, #1
 8003986:	6193      	str	r3, [r2, #24]
 8003988:	4b46      	ldr	r3, [pc, #280]	; (8003aa4 <HAL_GPIO_Init+0x2a8>)
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003994:	4a44      	ldr	r2, [pc, #272]	; (8003aa8 <HAL_GPIO_Init+0x2ac>)
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	089b      	lsrs	r3, r3, #2
 800399a:	3302      	adds	r3, #2
 800399c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	220f      	movs	r2, #15
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4013      	ands	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a3c      	ldr	r2, [pc, #240]	; (8003aac <HAL_GPIO_Init+0x2b0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d01f      	beq.n	8003a00 <HAL_GPIO_Init+0x204>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a3b      	ldr	r2, [pc, #236]	; (8003ab0 <HAL_GPIO_Init+0x2b4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d019      	beq.n	80039fc <HAL_GPIO_Init+0x200>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a3a      	ldr	r2, [pc, #232]	; (8003ab4 <HAL_GPIO_Init+0x2b8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d013      	beq.n	80039f8 <HAL_GPIO_Init+0x1fc>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a39      	ldr	r2, [pc, #228]	; (8003ab8 <HAL_GPIO_Init+0x2bc>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d00d      	beq.n	80039f4 <HAL_GPIO_Init+0x1f8>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a38      	ldr	r2, [pc, #224]	; (8003abc <HAL_GPIO_Init+0x2c0>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d007      	beq.n	80039f0 <HAL_GPIO_Init+0x1f4>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a37      	ldr	r2, [pc, #220]	; (8003ac0 <HAL_GPIO_Init+0x2c4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d101      	bne.n	80039ec <HAL_GPIO_Init+0x1f0>
 80039e8:	2305      	movs	r3, #5
 80039ea:	e00a      	b.n	8003a02 <HAL_GPIO_Init+0x206>
 80039ec:	2306      	movs	r3, #6
 80039ee:	e008      	b.n	8003a02 <HAL_GPIO_Init+0x206>
 80039f0:	2304      	movs	r3, #4
 80039f2:	e006      	b.n	8003a02 <HAL_GPIO_Init+0x206>
 80039f4:	2303      	movs	r3, #3
 80039f6:	e004      	b.n	8003a02 <HAL_GPIO_Init+0x206>
 80039f8:	2302      	movs	r3, #2
 80039fa:	e002      	b.n	8003a02 <HAL_GPIO_Init+0x206>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <HAL_GPIO_Init+0x206>
 8003a00:	2300      	movs	r3, #0
 8003a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a04:	f002 0203 	and.w	r2, r2, #3
 8003a08:	0092      	lsls	r2, r2, #2
 8003a0a:	4093      	lsls	r3, r2
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a12:	4925      	ldr	r1, [pc, #148]	; (8003aa8 <HAL_GPIO_Init+0x2ac>)
 8003a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a16:	089b      	lsrs	r3, r3, #2
 8003a18:	3302      	adds	r3, #2
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d006      	beq.n	8003a3a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a2c:	4b25      	ldr	r3, [pc, #148]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	4924      	ldr	r1, [pc, #144]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	608b      	str	r3, [r1, #8]
 8003a38:	e006      	b.n	8003a48 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003a3a:	4b22      	ldr	r3, [pc, #136]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a3c:	689a      	ldr	r2, [r3, #8]
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	43db      	mvns	r3, r3
 8003a42:	4920      	ldr	r1, [pc, #128]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a44:	4013      	ands	r3, r2
 8003a46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d006      	beq.n	8003a62 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003a54:	4b1b      	ldr	r3, [pc, #108]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a56:	68da      	ldr	r2, [r3, #12]
 8003a58:	491a      	ldr	r1, [pc, #104]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	60cb      	str	r3, [r1, #12]
 8003a60:	e006      	b.n	8003a70 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003a62:	4b18      	ldr	r3, [pc, #96]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	4916      	ldr	r1, [pc, #88]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d025      	beq.n	8003ac8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a7c:	4b11      	ldr	r3, [pc, #68]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	4910      	ldr	r1, [pc, #64]	; (8003ac4 <HAL_GPIO_Init+0x2c8>)
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	604b      	str	r3, [r1, #4]
 8003a88:	e025      	b.n	8003ad6 <HAL_GPIO_Init+0x2da>
 8003a8a:	bf00      	nop
 8003a8c:	10320000 	.word	0x10320000
 8003a90:	10310000 	.word	0x10310000
 8003a94:	10220000 	.word	0x10220000
 8003a98:	10210000 	.word	0x10210000
 8003a9c:	10120000 	.word	0x10120000
 8003aa0:	10110000 	.word	0x10110000
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	40010000 	.word	0x40010000
 8003aac:	40010800 	.word	0x40010800
 8003ab0:	40010c00 	.word	0x40010c00
 8003ab4:	40011000 	.word	0x40011000
 8003ab8:	40011400 	.word	0x40011400
 8003abc:	40011800 	.word	0x40011800
 8003ac0:	40011c00 	.word	0x40011c00
 8003ac4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ac8:	4b15      	ldr	r3, [pc, #84]	; (8003b20 <HAL_GPIO_Init+0x324>)
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	4913      	ldr	r1, [pc, #76]	; (8003b20 <HAL_GPIO_Init+0x324>)
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d006      	beq.n	8003af0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ae2:	4b0f      	ldr	r3, [pc, #60]	; (8003b20 <HAL_GPIO_Init+0x324>)
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	490e      	ldr	r1, [pc, #56]	; (8003b20 <HAL_GPIO_Init+0x324>)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	600b      	str	r3, [r1, #0]
 8003aee:	e006      	b.n	8003afe <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003af0:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <HAL_GPIO_Init+0x324>)
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	43db      	mvns	r3, r3
 8003af8:	4909      	ldr	r1, [pc, #36]	; (8003b20 <HAL_GPIO_Init+0x324>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	3301      	adds	r3, #1
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f47f ae7e 	bne.w	8003810 <HAL_GPIO_Init+0x14>
  }
}
 8003b14:	bf00      	nop
 8003b16:	bf00      	nop
 8003b18:	372c      	adds	r7, #44	; 0x2c
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bc80      	pop	{r7}
 8003b1e:	4770      	bx	lr
 8003b20:	40010400 	.word	0x40010400

08003b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	807b      	strh	r3, [r7, #2]
 8003b30:	4613      	mov	r3, r2
 8003b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b34:	787b      	ldrb	r3, [r7, #1]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b3a:	887a      	ldrh	r2, [r7, #2]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b40:	e003      	b.n	8003b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b42:	887b      	ldrh	r3, [r7, #2]
 8003b44:	041a      	lsls	r2, r3, #16
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	611a      	str	r2, [r3, #16]
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e272      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8087 	beq.w	8003c82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b74:	4b92      	ldr	r3, [pc, #584]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d00c      	beq.n	8003b9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b80:	4b8f      	ldr	r3, [pc, #572]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 030c 	and.w	r3, r3, #12
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d112      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
 8003b8c:	4b8c      	ldr	r3, [pc, #560]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b98:	d10b      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9a:	4b89      	ldr	r3, [pc, #548]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d06c      	beq.n	8003c80 <HAL_RCC_OscConfig+0x12c>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d168      	bne.n	8003c80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e24c      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bba:	d106      	bne.n	8003bca <HAL_RCC_OscConfig+0x76>
 8003bbc:	4b80      	ldr	r3, [pc, #512]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a7f      	ldr	r2, [pc, #508]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e02e      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10c      	bne.n	8003bec <HAL_RCC_OscConfig+0x98>
 8003bd2:	4b7b      	ldr	r3, [pc, #492]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a7a      	ldr	r2, [pc, #488]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b78      	ldr	r3, [pc, #480]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a77      	ldr	r2, [pc, #476]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e01d      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCC_OscConfig+0xbc>
 8003bf6:	4b72      	ldr	r3, [pc, #456]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a71      	ldr	r2, [pc, #452]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b6f      	ldr	r3, [pc, #444]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a6e      	ldr	r2, [pc, #440]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003c10:	4b6b      	ldr	r3, [pc, #428]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a6a      	ldr	r2, [pc, #424]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b68      	ldr	r3, [pc, #416]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a67      	ldr	r2, [pc, #412]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d013      	beq.n	8003c58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7ff f848 	bl	8002cc4 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c38:	f7ff f844 	bl	8002cc4 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e200      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	4b5d      	ldr	r3, [pc, #372]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0xe4>
 8003c56:	e014      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7ff f834 	bl	8002cc4 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c60:	f7ff f830 	bl	8002cc4 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	; 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e1ec      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	4b53      	ldr	r3, [pc, #332]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x10c>
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d063      	beq.n	8003d56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c8e:	4b4c      	ldr	r3, [pc, #304]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00b      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c9a:	4b49      	ldr	r3, [pc, #292]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d11c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x18c>
 8003ca6:	4b46      	ldr	r3, [pc, #280]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d116      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb2:	4b43      	ldr	r3, [pc, #268]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d005      	beq.n	8003cca <HAL_RCC_OscConfig+0x176>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d001      	beq.n	8003cca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e1c0      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cca:	4b3d      	ldr	r3, [pc, #244]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4939      	ldr	r1, [pc, #228]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	e03a      	b.n	8003d56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d020      	beq.n	8003d2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ce8:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <HAL_RCC_OscConfig+0x270>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cee:	f7fe ffe9 	bl	8002cc4 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf6:	f7fe ffe5 	bl	8002cc4 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e1a1      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d08:	4b2d      	ldr	r3, [pc, #180]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d14:	4b2a      	ldr	r3, [pc, #168]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	4927      	ldr	r1, [pc, #156]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	600b      	str	r3, [r1, #0]
 8003d28:	e015      	b.n	8003d56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d2a:	4b26      	ldr	r3, [pc, #152]	; (8003dc4 <HAL_RCC_OscConfig+0x270>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d30:	f7fe ffc8 	bl	8002cc4 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d38:	f7fe ffc4 	bl	8002cc4 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e180      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4a:	4b1d      	ldr	r3, [pc, #116]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d03a      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d019      	beq.n	8003d9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d6a:	4b17      	ldr	r3, [pc, #92]	; (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d70:	f7fe ffa8 	bl	8002cc4 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d78:	f7fe ffa4 	bl	8002cc4 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e160      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d96:	2001      	movs	r0, #1
 8003d98:	f000 face 	bl	8004338 <RCC_Delay>
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da4:	f7fe ff8e 	bl	8002cc4 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003daa:	e00f      	b.n	8003dcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe ff8a 	bl	8002cc4 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d908      	bls.n	8003dcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e146      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	42420000 	.word	0x42420000
 8003dc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dcc:	4b92      	ldr	r3, [pc, #584]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e9      	bne.n	8003dac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80a6 	beq.w	8003f32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dea:	4b8b      	ldr	r3, [pc, #556]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10d      	bne.n	8003e12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	4b88      	ldr	r3, [pc, #544]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	4a87      	ldr	r2, [pc, #540]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e00:	61d3      	str	r3, [r2, #28]
 8003e02:	4b85      	ldr	r3, [pc, #532]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e12:	4b82      	ldr	r3, [pc, #520]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d118      	bne.n	8003e50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e1e:	4b7f      	ldr	r3, [pc, #508]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a7e      	ldr	r2, [pc, #504]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2a:	f7fe ff4b 	bl	8002cc4 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e32:	f7fe ff47 	bl	8002cc4 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b64      	cmp	r3, #100	; 0x64
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e103      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e44:	4b75      	ldr	r3, [pc, #468]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0f0      	beq.n	8003e32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <HAL_RCC_OscConfig+0x312>
 8003e58:	4b6f      	ldr	r3, [pc, #444]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	4a6e      	ldr	r2, [pc, #440]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6213      	str	r3, [r2, #32]
 8003e64:	e02d      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0x334>
 8003e6e:	4b6a      	ldr	r3, [pc, #424]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	4a69      	ldr	r2, [pc, #420]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	6213      	str	r3, [r2, #32]
 8003e7a:	4b67      	ldr	r3, [pc, #412]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	4a66      	ldr	r2, [pc, #408]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	f023 0304 	bic.w	r3, r3, #4
 8003e84:	6213      	str	r3, [r2, #32]
 8003e86:	e01c      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	2b05      	cmp	r3, #5
 8003e8e:	d10c      	bne.n	8003eaa <HAL_RCC_OscConfig+0x356>
 8003e90:	4b61      	ldr	r3, [pc, #388]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	4a60      	ldr	r2, [pc, #384]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	f043 0304 	orr.w	r3, r3, #4
 8003e9a:	6213      	str	r3, [r2, #32]
 8003e9c:	4b5e      	ldr	r3, [pc, #376]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4a5d      	ldr	r2, [pc, #372]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003ea2:	f043 0301 	orr.w	r3, r3, #1
 8003ea6:	6213      	str	r3, [r2, #32]
 8003ea8:	e00b      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003eaa:	4b5b      	ldr	r3, [pc, #364]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	4a5a      	ldr	r2, [pc, #360]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	6213      	str	r3, [r2, #32]
 8003eb6:	4b58      	ldr	r3, [pc, #352]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	4a57      	ldr	r2, [pc, #348]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	f023 0304 	bic.w	r3, r3, #4
 8003ec0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d015      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eca:	f7fe fefb 	bl	8002cc4 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed0:	e00a      	b.n	8003ee8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed2:	f7fe fef7 	bl	8002cc4 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e0b1      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee8:	4b4b      	ldr	r3, [pc, #300]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0ee      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x37e>
 8003ef4:	e014      	b.n	8003f20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef6:	f7fe fee5 	bl	8002cc4 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003efc:	e00a      	b.n	8003f14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efe:	f7fe fee1 	bl	8002cc4 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e09b      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f14:	4b40      	ldr	r3, [pc, #256]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1ee      	bne.n	8003efe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f20:	7dfb      	ldrb	r3, [r7, #23]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d105      	bne.n	8003f32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f26:	4b3c      	ldr	r3, [pc, #240]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	4a3b      	ldr	r2, [pc, #236]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 8087 	beq.w	800404a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f3c:	4b36      	ldr	r3, [pc, #216]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 030c 	and.w	r3, r3, #12
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d061      	beq.n	800400c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d146      	bne.n	8003fde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f50:	4b33      	ldr	r3, [pc, #204]	; (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7fe feb5 	bl	8002cc4 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f5e:	f7fe feb1 	bl	8002cc4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e06d      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f70:	4b29      	ldr	r3, [pc, #164]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f0      	bne.n	8003f5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f84:	d108      	bne.n	8003f98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f86:	4b24      	ldr	r3, [pc, #144]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	4921      	ldr	r1, [pc, #132]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f98:	4b1f      	ldr	r3, [pc, #124]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a19      	ldr	r1, [r3, #32]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	491b      	ldr	r1, [pc, #108]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fe fe85 	bl	8002cc4 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fe fe81 	bl	8002cc4 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e03d      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fd0:	4b11      	ldr	r3, [pc, #68]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x46a>
 8003fdc:	e035      	b.n	800404a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fde:	4b10      	ldr	r3, [pc, #64]	; (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe4:	f7fe fe6e 	bl	8002cc4 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fec:	f7fe fe6a 	bl	8002cc4 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e026      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ffe:	4b06      	ldr	r3, [pc, #24]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f0      	bne.n	8003fec <HAL_RCC_OscConfig+0x498>
 800400a:	e01e      	b.n	800404a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d107      	bne.n	8004024 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e019      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
 8004018:	40021000 	.word	0x40021000
 800401c:	40007000 	.word	0x40007000
 8004020:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004024:	4b0b      	ldr	r3, [pc, #44]	; (8004054 <HAL_RCC_OscConfig+0x500>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	429a      	cmp	r2, r3
 8004036:	d106      	bne.n	8004046 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d001      	beq.n	800404a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40021000 	.word	0x40021000

08004058 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0d0      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800406c:	4b6a      	ldr	r3, [pc, #424]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d910      	bls.n	800409c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407a:	4b67      	ldr	r3, [pc, #412]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f023 0207 	bic.w	r2, r3, #7
 8004082:	4965      	ldr	r1, [pc, #404]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	4313      	orrs	r3, r2
 8004088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800408a:	4b63      	ldr	r3, [pc, #396]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d001      	beq.n	800409c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e0b8      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d020      	beq.n	80040ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b4:	4b59      	ldr	r3, [pc, #356]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	4a58      	ldr	r2, [pc, #352]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0308 	and.w	r3, r3, #8
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040cc:	4b53      	ldr	r3, [pc, #332]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4a52      	ldr	r2, [pc, #328]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d8:	4b50      	ldr	r3, [pc, #320]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	494d      	ldr	r1, [pc, #308]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d040      	beq.n	8004178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d107      	bne.n	800410e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fe:	4b47      	ldr	r3, [pc, #284]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d115      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e07f      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d107      	bne.n	8004126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004116:	4b41      	ldr	r3, [pc, #260]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d109      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e073      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004126:	4b3d      	ldr	r3, [pc, #244]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e06b      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004136:	4b39      	ldr	r3, [pc, #228]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f023 0203 	bic.w	r2, r3, #3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	4936      	ldr	r1, [pc, #216]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004148:	f7fe fdbc 	bl	8002cc4 <HAL_GetTick>
 800414c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414e:	e00a      	b.n	8004166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004150:	f7fe fdb8 	bl	8002cc4 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f241 3288 	movw	r2, #5000	; 0x1388
 800415e:	4293      	cmp	r3, r2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e053      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004166:	4b2d      	ldr	r3, [pc, #180]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f003 020c 	and.w	r2, r3, #12
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	429a      	cmp	r2, r3
 8004176:	d1eb      	bne.n	8004150 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004178:	4b27      	ldr	r3, [pc, #156]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d210      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004186:	4b24      	ldr	r3, [pc, #144]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f023 0207 	bic.w	r2, r3, #7
 800418e:	4922      	ldr	r1, [pc, #136]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004196:	4b20      	ldr	r3, [pc, #128]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d001      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e032      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b4:	4b19      	ldr	r3, [pc, #100]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4916      	ldr	r1, [pc, #88]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d009      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041d2:	4b12      	ldr	r3, [pc, #72]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	490e      	ldr	r1, [pc, #56]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041e6:	f000 f821 	bl	800422c <HAL_RCC_GetSysClockFreq>
 80041ea:	4602      	mov	r2, r0
 80041ec:	4b0b      	ldr	r3, [pc, #44]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	091b      	lsrs	r3, r3, #4
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	490a      	ldr	r1, [pc, #40]	; (8004220 <HAL_RCC_ClockConfig+0x1c8>)
 80041f8:	5ccb      	ldrb	r3, [r1, r3]
 80041fa:	fa22 f303 	lsr.w	r3, r2, r3
 80041fe:	4a09      	ldr	r2, [pc, #36]	; (8004224 <HAL_RCC_ClockConfig+0x1cc>)
 8004200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004202:	4b09      	ldr	r3, [pc, #36]	; (8004228 <HAL_RCC_ClockConfig+0x1d0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7fe fd1a 	bl	8002c40 <HAL_InitTick>

  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40022000 	.word	0x40022000
 800421c:	40021000 	.word	0x40021000
 8004220:	0800b078 	.word	0x0800b078
 8004224:	20000028 	.word	0x20000028
 8004228:	2000002c 	.word	0x2000002c

0800422c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	2300      	movs	r3, #0
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	2300      	movs	r3, #0
 8004240:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004246:	4b1e      	ldr	r3, [pc, #120]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 030c 	and.w	r3, r3, #12
 8004252:	2b04      	cmp	r3, #4
 8004254:	d002      	beq.n	800425c <HAL_RCC_GetSysClockFreq+0x30>
 8004256:	2b08      	cmp	r3, #8
 8004258:	d003      	beq.n	8004262 <HAL_RCC_GetSysClockFreq+0x36>
 800425a:	e027      	b.n	80042ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800425c:	4b19      	ldr	r3, [pc, #100]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800425e:	613b      	str	r3, [r7, #16]
      break;
 8004260:	e027      	b.n	80042b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	0c9b      	lsrs	r3, r3, #18
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	4a17      	ldr	r2, [pc, #92]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800426c:	5cd3      	ldrb	r3, [r2, r3]
 800426e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d010      	beq.n	800429c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800427a:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	0c5b      	lsrs	r3, r3, #17
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	4a11      	ldr	r2, [pc, #68]	; (80042cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004286:	5cd3      	ldrb	r3, [r2, r3]
 8004288:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a0d      	ldr	r2, [pc, #52]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800428e:	fb03 f202 	mul.w	r2, r3, r2
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	fbb2 f3f3 	udiv	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]
 800429a:	e004      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a0c      	ldr	r2, [pc, #48]	; (80042d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	613b      	str	r3, [r7, #16]
      break;
 80042aa:	e002      	b.n	80042b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042ac:	4b05      	ldr	r3, [pc, #20]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80042ae:	613b      	str	r3, [r7, #16]
      break;
 80042b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042b2:	693b      	ldr	r3, [r7, #16]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40021000 	.word	0x40021000
 80042c4:	007a1200 	.word	0x007a1200
 80042c8:	0800b090 	.word	0x0800b090
 80042cc:	0800b0a0 	.word	0x0800b0a0
 80042d0:	003d0900 	.word	0x003d0900

080042d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d8:	4b02      	ldr	r3, [pc, #8]	; (80042e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80042da:	681b      	ldr	r3, [r3, #0]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	bc80      	pop	{r7}
 80042e2:	4770      	bx	lr
 80042e4:	20000028 	.word	0x20000028

080042e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042ec:	f7ff fff2 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 80042f0:	4602      	mov	r2, r0
 80042f2:	4b05      	ldr	r3, [pc, #20]	; (8004308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	0a1b      	lsrs	r3, r3, #8
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	4903      	ldr	r1, [pc, #12]	; (800430c <HAL_RCC_GetPCLK1Freq+0x24>)
 80042fe:	5ccb      	ldrb	r3, [r1, r3]
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004304:	4618      	mov	r0, r3
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40021000 	.word	0x40021000
 800430c:	0800b088 	.word	0x0800b088

08004310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004314:	f7ff ffde 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 8004318:	4602      	mov	r2, r0
 800431a:	4b05      	ldr	r3, [pc, #20]	; (8004330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	0adb      	lsrs	r3, r3, #11
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	4903      	ldr	r1, [pc, #12]	; (8004334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004326:	5ccb      	ldrb	r3, [r1, r3]
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40021000 	.word	0x40021000
 8004334:	0800b088 	.word	0x0800b088

08004338 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004340:	4b0a      	ldr	r3, [pc, #40]	; (800436c <RCC_Delay+0x34>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a0a      	ldr	r2, [pc, #40]	; (8004370 <RCC_Delay+0x38>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	0a5b      	lsrs	r3, r3, #9
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	fb02 f303 	mul.w	r3, r2, r3
 8004352:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004354:	bf00      	nop
  }
  while (Delay --);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	1e5a      	subs	r2, r3, #1
 800435a:	60fa      	str	r2, [r7, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f9      	bne.n	8004354 <RCC_Delay+0x1c>
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr
 800436c:	20000028 	.word	0x20000028
 8004370:	10624dd3 	.word	0x10624dd3

08004374 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e041      	b.n	800440a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d106      	bne.n	80043a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fd ff32 	bl	8002204 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3304      	adds	r3, #4
 80043b0:	4619      	mov	r1, r3
 80043b2:	4610      	mov	r0, r2
 80043b4:	f000 fd86 	bl	8004ec4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
	...

08004414 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004422:	b2db      	uxtb	r3, r3
 8004424:	2b01      	cmp	r3, #1
 8004426:	d001      	beq.n	800442c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e044      	b.n	80044b6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2202      	movs	r2, #2
 8004430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0201 	orr.w	r2, r2, #1
 8004442:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1d      	ldr	r2, [pc, #116]	; (80044c0 <HAL_TIM_Base_Start_IT+0xac>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d018      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x6c>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1c      	ldr	r2, [pc, #112]	; (80044c4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d013      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x6c>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004460:	d00e      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x6c>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a18      	ldr	r2, [pc, #96]	; (80044c8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d009      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x6c>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a16      	ldr	r2, [pc, #88]	; (80044cc <HAL_TIM_Base_Start_IT+0xb8>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d004      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x6c>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a15      	ldr	r2, [pc, #84]	; (80044d0 <HAL_TIM_Base_Start_IT+0xbc>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d111      	bne.n	80044a4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b06      	cmp	r3, #6
 8004490:	d010      	beq.n	80044b4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0201 	orr.w	r2, r2, #1
 80044a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a2:	e007      	b.n	80044b4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr
 80044c0:	40012c00 	.word	0x40012c00
 80044c4:	40013400 	.word	0x40013400
 80044c8:	40000400 	.word	0x40000400
 80044cc:	40000800 	.word	0x40000800
 80044d0:	40000c00 	.word	0x40000c00

080044d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e041      	b.n	800456a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d106      	bne.n	8004500 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f839 	bl	8004572 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	3304      	adds	r3, #4
 8004510:	4619      	mov	r1, r3
 8004512:	4610      	mov	r0, r2
 8004514:	f000 fcd6 	bl	8004ec4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3708      	adds	r7, #8
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr

08004584 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d109      	bne.n	80045a8 <HAL_TIM_PWM_Start+0x24>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	bf14      	ite	ne
 80045a0:	2301      	movne	r3, #1
 80045a2:	2300      	moveq	r3, #0
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	e022      	b.n	80045ee <HAL_TIM_PWM_Start+0x6a>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d109      	bne.n	80045c2 <HAL_TIM_PWM_Start+0x3e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	bf14      	ite	ne
 80045ba:	2301      	movne	r3, #1
 80045bc:	2300      	moveq	r3, #0
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	e015      	b.n	80045ee <HAL_TIM_PWM_Start+0x6a>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d109      	bne.n	80045dc <HAL_TIM_PWM_Start+0x58>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	bf14      	ite	ne
 80045d4:	2301      	movne	r3, #1
 80045d6:	2300      	moveq	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	e008      	b.n	80045ee <HAL_TIM_PWM_Start+0x6a>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	bf14      	ite	ne
 80045e8:	2301      	movne	r3, #1
 80045ea:	2300      	moveq	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e072      	b.n	80046dc <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d104      	bne.n	8004606 <HAL_TIM_PWM_Start+0x82>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2202      	movs	r2, #2
 8004600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004604:	e013      	b.n	800462e <HAL_TIM_PWM_Start+0xaa>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b04      	cmp	r3, #4
 800460a:	d104      	bne.n	8004616 <HAL_TIM_PWM_Start+0x92>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004614:	e00b      	b.n	800462e <HAL_TIM_PWM_Start+0xaa>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b08      	cmp	r3, #8
 800461a:	d104      	bne.n	8004626 <HAL_TIM_PWM_Start+0xa2>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004624:	e003      	b.n	800462e <HAL_TIM_PWM_Start+0xaa>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2202      	movs	r2, #2
 800462a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2201      	movs	r2, #1
 8004634:	6839      	ldr	r1, [r7, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f000 ff00 	bl	800543c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a28      	ldr	r2, [pc, #160]	; (80046e4 <HAL_TIM_PWM_Start+0x160>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_TIM_PWM_Start+0xcc>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a27      	ldr	r2, [pc, #156]	; (80046e8 <HAL_TIM_PWM_Start+0x164>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_TIM_PWM_Start+0xd0>
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_TIM_PWM_Start+0xd2>
 8004654:	2300      	movs	r3, #0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d007      	beq.n	800466a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004668:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a1d      	ldr	r2, [pc, #116]	; (80046e4 <HAL_TIM_PWM_Start+0x160>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d018      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x122>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a1b      	ldr	r2, [pc, #108]	; (80046e8 <HAL_TIM_PWM_Start+0x164>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d013      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x122>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004686:	d00e      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x122>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a17      	ldr	r2, [pc, #92]	; (80046ec <HAL_TIM_PWM_Start+0x168>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d009      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x122>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a16      	ldr	r2, [pc, #88]	; (80046f0 <HAL_TIM_PWM_Start+0x16c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d004      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x122>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a14      	ldr	r2, [pc, #80]	; (80046f4 <HAL_TIM_PWM_Start+0x170>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d111      	bne.n	80046ca <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 0307 	and.w	r3, r3, #7
 80046b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2b06      	cmp	r3, #6
 80046b6:	d010      	beq.n	80046da <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0201 	orr.w	r2, r2, #1
 80046c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c8:	e007      	b.n	80046da <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0201 	orr.w	r2, r2, #1
 80046d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	40012c00 	.word	0x40012c00
 80046e8:	40013400 	.word	0x40013400
 80046ec:	40000400 	.word	0x40000400
 80046f0:	40000800 	.word	0x40000800
 80046f4:	40000c00 	.word	0x40000c00

080046f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e093      	b.n	8004834 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d106      	bne.n	8004726 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7fd fda7 	bl	8002274 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2202      	movs	r2, #2
 800472a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800473c:	f023 0307 	bic.w	r3, r3, #7
 8004740:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3304      	adds	r3, #4
 800474a:	4619      	mov	r1, r3
 800474c:	4610      	mov	r0, r2
 800474e:	f000 fbb9 	bl	8004ec4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800477a:	f023 0303 	bic.w	r3, r3, #3
 800477e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	021b      	lsls	r3, r3, #8
 800478a:	4313      	orrs	r3, r2
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004798:	f023 030c 	bic.w	r3, r3, #12
 800479c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	021b      	lsls	r3, r3, #8
 80047b4:	4313      	orrs	r3, r2
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	691b      	ldr	r3, [r3, #16]
 80047c0:	011a      	lsls	r2, r3, #4
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	031b      	lsls	r3, r3, #12
 80047c8:	4313      	orrs	r3, r2
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80047d6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	4313      	orrs	r3, r2
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800484c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004854:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800485c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004864:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d110      	bne.n	800488e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800486c:	7bfb      	ldrb	r3, [r7, #15]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d102      	bne.n	8004878 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004872:	7b7b      	ldrb	r3, [r7, #13]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d001      	beq.n	800487c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e069      	b.n	8004950 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800488c:	e031      	b.n	80048f2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b04      	cmp	r3, #4
 8004892:	d110      	bne.n	80048b6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004894:	7bbb      	ldrb	r3, [r7, #14]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d102      	bne.n	80048a0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800489a:	7b3b      	ldrb	r3, [r7, #12]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d001      	beq.n	80048a4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e055      	b.n	8004950 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048b4:	e01d      	b.n	80048f2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048b6:	7bfb      	ldrb	r3, [r7, #15]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d108      	bne.n	80048ce <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048bc:	7bbb      	ldrb	r3, [r7, #14]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d105      	bne.n	80048ce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048c2:	7b7b      	ldrb	r3, [r7, #13]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d102      	bne.n	80048ce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048c8:	7b3b      	ldrb	r3, [r7, #12]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d001      	beq.n	80048d2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e03e      	b.n	8004950 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2202      	movs	r2, #2
 80048d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2202      	movs	r2, #2
 80048de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2202      	movs	r2, #2
 80048e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2202      	movs	r2, #2
 80048ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d003      	beq.n	8004900 <HAL_TIM_Encoder_Start+0xc4>
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	2b04      	cmp	r3, #4
 80048fc:	d008      	beq.n	8004910 <HAL_TIM_Encoder_Start+0xd4>
 80048fe:	e00f      	b.n	8004920 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2201      	movs	r2, #1
 8004906:	2100      	movs	r1, #0
 8004908:	4618      	mov	r0, r3
 800490a:	f000 fd97 	bl	800543c <TIM_CCxChannelCmd>
      break;
 800490e:	e016      	b.n	800493e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2201      	movs	r2, #1
 8004916:	2104      	movs	r1, #4
 8004918:	4618      	mov	r0, r3
 800491a:	f000 fd8f 	bl	800543c <TIM_CCxChannelCmd>
      break;
 800491e:	e00e      	b.n	800493e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2201      	movs	r2, #1
 8004926:	2100      	movs	r1, #0
 8004928:	4618      	mov	r0, r3
 800492a:	f000 fd87 	bl	800543c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2201      	movs	r2, #1
 8004934:	2104      	movs	r1, #4
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fd80 	bl	800543c <TIM_CCxChannelCmd>
      break;
 800493c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f042 0201 	orr.w	r2, r2, #1
 800494c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b02      	cmp	r3, #2
 800496c:	d122      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b02      	cmp	r3, #2
 800497a:	d11b      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f06f 0202 	mvn.w	r2, #2
 8004984:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 fa76 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
 80049a0:	e005      	b.n	80049ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 fa69 	bl	8004e7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fa78 	bl	8004e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d122      	bne.n	8004a08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d11b      	bne.n	8004a08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f06f 0204 	mvn.w	r2, #4
 80049d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2202      	movs	r2, #2
 80049de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fa4c 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
 80049f4:	e005      	b.n	8004a02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fa3f 	bl	8004e7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fa4e 	bl	8004e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	2b08      	cmp	r3, #8
 8004a14:	d122      	bne.n	8004a5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d11b      	bne.n	8004a5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f06f 0208 	mvn.w	r2, #8
 8004a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2204      	movs	r2, #4
 8004a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 fa22 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
 8004a48:	e005      	b.n	8004a56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fa15 	bl	8004e7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 fa24 	bl	8004e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b10      	cmp	r3, #16
 8004a68:	d122      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f003 0310 	and.w	r3, r3, #16
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d11b      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0210 	mvn.w	r2, #16
 8004a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2208      	movs	r2, #8
 8004a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f9f8 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e005      	b.n	8004aaa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f9eb 	bl	8004e7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 f9fa 	bl	8004e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d10e      	bne.n	8004adc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d107      	bne.n	8004adc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0201 	mvn.w	r2, #1
 8004ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7fc ff32 	bl	8001940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae6:	2b80      	cmp	r3, #128	; 0x80
 8004ae8:	d10e      	bne.n	8004b08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af4:	2b80      	cmp	r3, #128	; 0x80
 8004af6:	d107      	bne.n	8004b08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fd84 	bl	8005610 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b12:	2b40      	cmp	r3, #64	; 0x40
 8004b14:	d10e      	bne.n	8004b34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b20:	2b40      	cmp	r3, #64	; 0x40
 8004b22:	d107      	bne.n	8004b34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f9be 	bl	8004eb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	f003 0320 	and.w	r3, r3, #32
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d10e      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f003 0320 	and.w	r3, r3, #32
 8004b4c:	2b20      	cmp	r3, #32
 8004b4e:	d107      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f06f 0220 	mvn.w	r2, #32
 8004b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fd4f 	bl	80055fe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b60:	bf00      	nop
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b74:	2300      	movs	r3, #0
 8004b76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e0ae      	b.n	8004ce4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b0c      	cmp	r3, #12
 8004b92:	f200 809f 	bhi.w	8004cd4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b96:	a201      	add	r2, pc, #4	; (adr r2, 8004b9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9c:	08004bd1 	.word	0x08004bd1
 8004ba0:	08004cd5 	.word	0x08004cd5
 8004ba4:	08004cd5 	.word	0x08004cd5
 8004ba8:	08004cd5 	.word	0x08004cd5
 8004bac:	08004c11 	.word	0x08004c11
 8004bb0:	08004cd5 	.word	0x08004cd5
 8004bb4:	08004cd5 	.word	0x08004cd5
 8004bb8:	08004cd5 	.word	0x08004cd5
 8004bbc:	08004c53 	.word	0x08004c53
 8004bc0:	08004cd5 	.word	0x08004cd5
 8004bc4:	08004cd5 	.word	0x08004cd5
 8004bc8:	08004cd5 	.word	0x08004cd5
 8004bcc:	08004c93 	.word	0x08004c93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68b9      	ldr	r1, [r7, #8]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 f9ee 	bl	8004fb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699a      	ldr	r2, [r3, #24]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0208 	orr.w	r2, r2, #8
 8004bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	699a      	ldr	r2, [r3, #24]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0204 	bic.w	r2, r2, #4
 8004bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6999      	ldr	r1, [r3, #24]
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	691a      	ldr	r2, [r3, #16]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	619a      	str	r2, [r3, #24]
      break;
 8004c0e:	e064      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fa3e 	bl	8005098 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699a      	ldr	r2, [r3, #24]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699a      	ldr	r2, [r3, #24]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6999      	ldr	r1, [r3, #24]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	021a      	lsls	r2, r3, #8
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	619a      	str	r2, [r3, #24]
      break;
 8004c50:	e043      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f000 fa91 	bl	8005180 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0208 	orr.w	r2, r2, #8
 8004c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	69da      	ldr	r2, [r3, #28]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0204 	bic.w	r2, r2, #4
 8004c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	69d9      	ldr	r1, [r3, #28]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	691a      	ldr	r2, [r3, #16]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	61da      	str	r2, [r3, #28]
      break;
 8004c90:	e023      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68b9      	ldr	r1, [r7, #8]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fae5 	bl	8005268 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	69da      	ldr	r2, [r3, #28]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	69da      	ldr	r2, [r3, #28]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	69d9      	ldr	r1, [r3, #28]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	021a      	lsls	r2, r3, #8
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	61da      	str	r2, [r3, #28]
      break;
 8004cd2:	e002      	b.n	8004cda <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	75fb      	strb	r3, [r7, #23]
      break;
 8004cd8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ce2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d101      	bne.n	8004d08 <HAL_TIM_ConfigClockSource+0x1c>
 8004d04:	2302      	movs	r3, #2
 8004d06:	e0b4      	b.n	8004e72 <HAL_TIM_ConfigClockSource+0x186>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d40:	d03e      	beq.n	8004dc0 <HAL_TIM_ConfigClockSource+0xd4>
 8004d42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d46:	f200 8087 	bhi.w	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d4e:	f000 8086 	beq.w	8004e5e <HAL_TIM_ConfigClockSource+0x172>
 8004d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d56:	d87f      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d58:	2b70      	cmp	r3, #112	; 0x70
 8004d5a:	d01a      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0xa6>
 8004d5c:	2b70      	cmp	r3, #112	; 0x70
 8004d5e:	d87b      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d60:	2b60      	cmp	r3, #96	; 0x60
 8004d62:	d050      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x11a>
 8004d64:	2b60      	cmp	r3, #96	; 0x60
 8004d66:	d877      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d68:	2b50      	cmp	r3, #80	; 0x50
 8004d6a:	d03c      	beq.n	8004de6 <HAL_TIM_ConfigClockSource+0xfa>
 8004d6c:	2b50      	cmp	r3, #80	; 0x50
 8004d6e:	d873      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d70:	2b40      	cmp	r3, #64	; 0x40
 8004d72:	d058      	beq.n	8004e26 <HAL_TIM_ConfigClockSource+0x13a>
 8004d74:	2b40      	cmp	r3, #64	; 0x40
 8004d76:	d86f      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d78:	2b30      	cmp	r3, #48	; 0x30
 8004d7a:	d064      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d7c:	2b30      	cmp	r3, #48	; 0x30
 8004d7e:	d86b      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d060      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d867      	bhi.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d05c      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d8c:	2b10      	cmp	r3, #16
 8004d8e:	d05a      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0x15a>
 8004d90:	e062      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6899      	ldr	r1, [r3, #8]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685a      	ldr	r2, [r3, #4]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f000 fb2c 	bl	80053fe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004db4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	609a      	str	r2, [r3, #8]
      break;
 8004dbe:	e04f      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	6899      	ldr	r1, [r3, #8]
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f000 fb15 	bl	80053fe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004de2:	609a      	str	r2, [r3, #8]
      break;
 8004de4:	e03c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6859      	ldr	r1, [r3, #4]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	461a      	mov	r2, r3
 8004df4:	f000 fa8c 	bl	8005310 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2150      	movs	r1, #80	; 0x50
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 fae3 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8004e04:	e02c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6818      	ldr	r0, [r3, #0]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	6859      	ldr	r1, [r3, #4]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	461a      	mov	r2, r3
 8004e14:	f000 faaa 	bl	800536c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2160      	movs	r1, #96	; 0x60
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 fad3 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8004e24:	e01c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6818      	ldr	r0, [r3, #0]
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	6859      	ldr	r1, [r3, #4]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	461a      	mov	r2, r3
 8004e34:	f000 fa6c 	bl	8005310 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2140      	movs	r1, #64	; 0x40
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 fac3 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8004e44:	e00c      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4619      	mov	r1, r3
 8004e50:	4610      	mov	r0, r2
 8004e52:	f000 faba 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8004e56:	e003      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e5c:	e000      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b083      	sub	sp, #12
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bc80      	pop	{r7}
 8004e8a:	4770      	bx	lr

08004e8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bc80      	pop	{r7}
 8004e9c:	4770      	bx	lr

08004e9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b083      	sub	sp, #12
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ea6:	bf00      	nop
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr

08004eb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bc80      	pop	{r7}
 8004ec0:	4770      	bx	lr
	...

08004ec4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a33      	ldr	r2, [pc, #204]	; (8004fa4 <TIM_Base_SetConfig+0xe0>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d013      	beq.n	8004f04 <TIM_Base_SetConfig+0x40>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a32      	ldr	r2, [pc, #200]	; (8004fa8 <TIM_Base_SetConfig+0xe4>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d00f      	beq.n	8004f04 <TIM_Base_SetConfig+0x40>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eea:	d00b      	beq.n	8004f04 <TIM_Base_SetConfig+0x40>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a2f      	ldr	r2, [pc, #188]	; (8004fac <TIM_Base_SetConfig+0xe8>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d007      	beq.n	8004f04 <TIM_Base_SetConfig+0x40>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a2e      	ldr	r2, [pc, #184]	; (8004fb0 <TIM_Base_SetConfig+0xec>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d003      	beq.n	8004f04 <TIM_Base_SetConfig+0x40>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a2d      	ldr	r2, [pc, #180]	; (8004fb4 <TIM_Base_SetConfig+0xf0>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d108      	bne.n	8004f16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a22      	ldr	r2, [pc, #136]	; (8004fa4 <TIM_Base_SetConfig+0xe0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d013      	beq.n	8004f46 <TIM_Base_SetConfig+0x82>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a21      	ldr	r2, [pc, #132]	; (8004fa8 <TIM_Base_SetConfig+0xe4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d00f      	beq.n	8004f46 <TIM_Base_SetConfig+0x82>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f2c:	d00b      	beq.n	8004f46 <TIM_Base_SetConfig+0x82>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a1e      	ldr	r2, [pc, #120]	; (8004fac <TIM_Base_SetConfig+0xe8>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d007      	beq.n	8004f46 <TIM_Base_SetConfig+0x82>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a1d      	ldr	r2, [pc, #116]	; (8004fb0 <TIM_Base_SetConfig+0xec>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d003      	beq.n	8004f46 <TIM_Base_SetConfig+0x82>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a1c      	ldr	r2, [pc, #112]	; (8004fb4 <TIM_Base_SetConfig+0xf0>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d108      	bne.n	8004f58 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	689a      	ldr	r2, [r3, #8]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a09      	ldr	r2, [pc, #36]	; (8004fa4 <TIM_Base_SetConfig+0xe0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d003      	beq.n	8004f8c <TIM_Base_SetConfig+0xc8>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a08      	ldr	r2, [pc, #32]	; (8004fa8 <TIM_Base_SetConfig+0xe4>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d103      	bne.n	8004f94 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	615a      	str	r2, [r3, #20]
}
 8004f9a:	bf00      	nop
 8004f9c:	3714      	adds	r7, #20
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bc80      	pop	{r7}
 8004fa2:	4770      	bx	lr
 8004fa4:	40012c00 	.word	0x40012c00
 8004fa8:	40013400 	.word	0x40013400
 8004fac:	40000400 	.word	0x40000400
 8004fb0:	40000800 	.word	0x40000800
 8004fb4:	40000c00 	.word	0x40000c00

08004fb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b087      	sub	sp, #28
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	f023 0201 	bic.w	r2, r3, #1
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f023 0303 	bic.w	r3, r3, #3
 8004fee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f023 0302 	bic.w	r3, r3, #2
 8005000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a20      	ldr	r2, [pc, #128]	; (8005090 <TIM_OC1_SetConfig+0xd8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d003      	beq.n	800501c <TIM_OC1_SetConfig+0x64>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a1f      	ldr	r2, [pc, #124]	; (8005094 <TIM_OC1_SetConfig+0xdc>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d10c      	bne.n	8005036 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f023 0308 	bic.w	r3, r3, #8
 8005022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	4313      	orrs	r3, r2
 800502c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f023 0304 	bic.w	r3, r3, #4
 8005034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a15      	ldr	r2, [pc, #84]	; (8005090 <TIM_OC1_SetConfig+0xd8>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d003      	beq.n	8005046 <TIM_OC1_SetConfig+0x8e>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a14      	ldr	r2, [pc, #80]	; (8005094 <TIM_OC1_SetConfig+0xdc>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d111      	bne.n	800506a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800504c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	621a      	str	r2, [r3, #32]
}
 8005084:	bf00      	nop
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	bc80      	pop	{r7}
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40012c00 	.word	0x40012c00
 8005094:	40013400 	.word	0x40013400

08005098 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	f023 0210 	bic.w	r2, r3, #16
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	021b      	lsls	r3, r3, #8
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4313      	orrs	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f023 0320 	bic.w	r3, r3, #32
 80050e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	011b      	lsls	r3, r3, #4
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a21      	ldr	r2, [pc, #132]	; (8005178 <TIM_OC2_SetConfig+0xe0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d003      	beq.n	8005100 <TIM_OC2_SetConfig+0x68>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a20      	ldr	r2, [pc, #128]	; (800517c <TIM_OC2_SetConfig+0xe4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d10d      	bne.n	800511c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	011b      	lsls	r3, r3, #4
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800511a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a16      	ldr	r2, [pc, #88]	; (8005178 <TIM_OC2_SetConfig+0xe0>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d003      	beq.n	800512c <TIM_OC2_SetConfig+0x94>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a15      	ldr	r2, [pc, #84]	; (800517c <TIM_OC2_SetConfig+0xe4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d113      	bne.n	8005154 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005132:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800513a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	4313      	orrs	r3, r2
 8005146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	4313      	orrs	r3, r2
 8005152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	621a      	str	r2, [r3, #32]
}
 800516e:	bf00      	nop
 8005170:	371c      	adds	r7, #28
 8005172:	46bd      	mov	sp, r7
 8005174:	bc80      	pop	{r7}
 8005176:	4770      	bx	lr
 8005178:	40012c00 	.word	0x40012c00
 800517c:	40013400 	.word	0x40013400

08005180 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f023 0303 	bic.w	r3, r3, #3
 80051b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	4313      	orrs	r3, r2
 80051c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	021b      	lsls	r3, r3, #8
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a21      	ldr	r2, [pc, #132]	; (8005260 <TIM_OC3_SetConfig+0xe0>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d003      	beq.n	80051e6 <TIM_OC3_SetConfig+0x66>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a20      	ldr	r2, [pc, #128]	; (8005264 <TIM_OC3_SetConfig+0xe4>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d10d      	bne.n	8005202 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005200:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a16      	ldr	r2, [pc, #88]	; (8005260 <TIM_OC3_SetConfig+0xe0>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d003      	beq.n	8005212 <TIM_OC3_SetConfig+0x92>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a15      	ldr	r2, [pc, #84]	; (8005264 <TIM_OC3_SetConfig+0xe4>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d113      	bne.n	800523a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005218:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005220:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4313      	orrs	r3, r2
 800522c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	011b      	lsls	r3, r3, #4
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4313      	orrs	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	621a      	str	r2, [r3, #32]
}
 8005254:	bf00      	nop
 8005256:	371c      	adds	r7, #28
 8005258:	46bd      	mov	sp, r7
 800525a:	bc80      	pop	{r7}
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	40012c00 	.word	0x40012c00
 8005264:	40013400 	.word	0x40013400

08005268 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005268:	b480      	push	{r7}
 800526a:	b087      	sub	sp, #28
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	021b      	lsls	r3, r3, #8
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	031b      	lsls	r3, r3, #12
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a11      	ldr	r2, [pc, #68]	; (8005308 <TIM_OC4_SetConfig+0xa0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d003      	beq.n	80052d0 <TIM_OC4_SetConfig+0x68>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a10      	ldr	r2, [pc, #64]	; (800530c <TIM_OC4_SetConfig+0xa4>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d109      	bne.n	80052e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	019b      	lsls	r3, r3, #6
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	621a      	str	r2, [r3, #32]
}
 80052fe:	bf00      	nop
 8005300:	371c      	adds	r7, #28
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr
 8005308:	40012c00 	.word	0x40012c00
 800530c:	40013400 	.word	0x40013400

08005310 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	f023 0201 	bic.w	r2, r3, #1
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800533a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	4313      	orrs	r3, r2
 8005344:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f023 030a 	bic.w	r3, r3, #10
 800534c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4313      	orrs	r3, r2
 8005354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	621a      	str	r2, [r3, #32]
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	bc80      	pop	{r7}
 800536a:	4770      	bx	lr

0800536c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	f023 0210 	bic.w	r2, r3, #16
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005396:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	031b      	lsls	r3, r3, #12
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	4313      	orrs	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	011b      	lsls	r3, r3, #4
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	621a      	str	r2, [r3, #32]
}
 80053c0:	bf00      	nop
 80053c2:	371c      	adds	r7, #28
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr

080053ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b085      	sub	sp, #20
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f043 0307 	orr.w	r3, r3, #7
 80053ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	609a      	str	r2, [r3, #8]
}
 80053f4:	bf00      	nop
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bc80      	pop	{r7}
 80053fc:	4770      	bx	lr

080053fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053fe:	b480      	push	{r7}
 8005400:	b087      	sub	sp, #28
 8005402:	af00      	add	r7, sp, #0
 8005404:	60f8      	str	r0, [r7, #12]
 8005406:	60b9      	str	r1, [r7, #8]
 8005408:	607a      	str	r2, [r7, #4]
 800540a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005418:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	021a      	lsls	r2, r3, #8
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	431a      	orrs	r2, r3
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	4313      	orrs	r3, r2
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	609a      	str	r2, [r3, #8]
}
 8005432:	bf00      	nop
 8005434:	371c      	adds	r7, #28
 8005436:	46bd      	mov	sp, r7
 8005438:	bc80      	pop	{r7}
 800543a:	4770      	bx	lr

0800543c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800543c:	b480      	push	{r7}
 800543e:	b087      	sub	sp, #28
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f003 031f 	and.w	r3, r3, #31
 800544e:	2201      	movs	r2, #1
 8005450:	fa02 f303 	lsl.w	r3, r2, r3
 8005454:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a1a      	ldr	r2, [r3, #32]
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	43db      	mvns	r3, r3
 800545e:	401a      	ands	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6a1a      	ldr	r2, [r3, #32]
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f003 031f 	and.w	r3, r3, #31
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	fa01 f303 	lsl.w	r3, r1, r3
 8005474:	431a      	orrs	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	621a      	str	r2, [r3, #32]
}
 800547a:	bf00      	nop
 800547c:	371c      	adds	r7, #28
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr

08005484 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005498:	2302      	movs	r3, #2
 800549a:	e050      	b.n	800553e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2202      	movs	r2, #2
 80054a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a1b      	ldr	r2, [pc, #108]	; (8005548 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d018      	beq.n	8005512 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a19      	ldr	r2, [pc, #100]	; (800554c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d013      	beq.n	8005512 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f2:	d00e      	beq.n	8005512 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a15      	ldr	r2, [pc, #84]	; (8005550 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d009      	beq.n	8005512 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a14      	ldr	r2, [pc, #80]	; (8005554 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d004      	beq.n	8005512 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a12      	ldr	r2, [pc, #72]	; (8005558 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d10c      	bne.n	800552c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005518:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	4313      	orrs	r3, r2
 8005522:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3714      	adds	r7, #20
 8005542:	46bd      	mov	sp, r7
 8005544:	bc80      	pop	{r7}
 8005546:	4770      	bx	lr
 8005548:	40012c00 	.word	0x40012c00
 800554c:	40013400 	.word	0x40013400
 8005550:	40000400 	.word	0x40000400
 8005554:	40000800 	.word	0x40000800
 8005558:	40000c00 	.word	0x40000c00

0800555c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005574:	2302      	movs	r3, #2
 8005576:	e03d      	b.n	80055f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	4313      	orrs	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3714      	adds	r7, #20
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bc80      	pop	{r7}
 80055fc:	4770      	bx	lr

080055fe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	bc80      	pop	{r7}
 800560e:	4770      	bx	lr

08005610 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	bc80      	pop	{r7}
 8005620:	4770      	bx	lr

08005622 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b082      	sub	sp, #8
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e042      	b.n	80056ba <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b00      	cmp	r3, #0
 800563e:	d106      	bne.n	800564e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7fc ff2d 	bl	80024a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2224      	movs	r2, #36	; 0x24
 8005652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68da      	ldr	r2, [r3, #12]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005664:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 ffde 	bl	8006628 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	691a      	ldr	r2, [r3, #16]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800567a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	695a      	ldr	r2, [r3, #20]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800568a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800569a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2220      	movs	r2, #32
 80056a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b08a      	sub	sp, #40	; 0x28
 80056c6:	af02      	add	r7, sp, #8
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	603b      	str	r3, [r7, #0]
 80056ce:	4613      	mov	r3, r2
 80056d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b20      	cmp	r3, #32
 80056e0:	d16d      	bne.n	80057be <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d002      	beq.n	80056ee <HAL_UART_Transmit+0x2c>
 80056e8:	88fb      	ldrh	r3, [r7, #6]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e066      	b.n	80057c0 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2221      	movs	r2, #33	; 0x21
 80056fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005700:	f7fd fae0 	bl	8002cc4 <HAL_GetTick>
 8005704:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	88fa      	ldrh	r2, [r7, #6]
 800570a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800571a:	d108      	bne.n	800572e <HAL_UART_Transmit+0x6c>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d104      	bne.n	800572e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005724:	2300      	movs	r3, #0
 8005726:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	61bb      	str	r3, [r7, #24]
 800572c:	e003      	b.n	8005736 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005732:	2300      	movs	r3, #0
 8005734:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005736:	e02a      	b.n	800578e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2200      	movs	r2, #0
 8005740:	2180      	movs	r1, #128	; 0x80
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f000 fca5 	bl	8006092 <UART_WaitOnFlagUntilTimeout>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e036      	b.n	80057c0 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	881b      	ldrh	r3, [r3, #0]
 800575c:	461a      	mov	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005766:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	3302      	adds	r3, #2
 800576c:	61bb      	str	r3, [r7, #24]
 800576e:	e007      	b.n	8005780 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	781a      	ldrb	r2, [r3, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	3301      	adds	r3, #1
 800577e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005784:	b29b      	uxth	r3, r3
 8005786:	3b01      	subs	r3, #1
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1cf      	bne.n	8005738 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2200      	movs	r2, #0
 80057a0:	2140      	movs	r1, #64	; 0x40
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fc75 	bl	8006092 <UART_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e006      	b.n	80057c0 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2220      	movs	r2, #32
 80057b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80057ba:	2300      	movs	r3, #0
 80057bc:	e000      	b.n	80057c0 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80057be:	2302      	movs	r3, #2
  }
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3720      	adds	r7, #32
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b08a      	sub	sp, #40	; 0x28
 80057cc:	af02      	add	r7, sp, #8
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	603b      	str	r3, [r7, #0]
 80057d4:	4613      	mov	r3, r2
 80057d6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057d8:	2300      	movs	r3, #0
 80057da:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b20      	cmp	r3, #32
 80057e6:	d17c      	bne.n	80058e2 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d002      	beq.n	80057f4 <HAL_UART_Receive+0x2c>
 80057ee:	88fb      	ldrh	r3, [r7, #6]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e075      	b.n	80058e4 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2222      	movs	r2, #34	; 0x22
 8005802:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800580c:	f7fd fa5a 	bl	8002cc4 <HAL_GetTick>
 8005810:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	88fa      	ldrh	r2, [r7, #6]
 8005816:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005826:	d108      	bne.n	800583a <HAL_UART_Receive+0x72>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d104      	bne.n	800583a <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8005830:	2300      	movs	r3, #0
 8005832:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	61bb      	str	r3, [r7, #24]
 8005838:	e003      	b.n	8005842 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800583e:	2300      	movs	r3, #0
 8005840:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005842:	e043      	b.n	80058cc <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	2200      	movs	r2, #0
 800584c:	2120      	movs	r1, #32
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 fc1f 	bl	8006092 <UART_WaitOnFlagUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e042      	b.n	80058e4 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10c      	bne.n	800587e <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	b29b      	uxth	r3, r3
 800586c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005870:	b29a      	uxth	r2, r3
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	3302      	adds	r3, #2
 800587a:	61bb      	str	r3, [r7, #24]
 800587c:	e01f      	b.n	80058be <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005886:	d007      	beq.n	8005898 <HAL_UART_Receive+0xd0>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10a      	bne.n	80058a6 <HAL_UART_Receive+0xde>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d106      	bne.n	80058a6 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	b2da      	uxtb	r2, r3
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	701a      	strb	r2, [r3, #0]
 80058a4:	e008      	b.n	80058b8 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058b2:	b2da      	uxtb	r2, r3
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	3301      	adds	r3, #1
 80058bc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1b6      	bne.n	8005844 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2220      	movs	r2, #32
 80058da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	e000      	b.n	80058e4 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80058e2:	2302      	movs	r3, #2
  }
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3720      	adds	r7, #32
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	4613      	mov	r3, r2
 80058f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b20      	cmp	r3, #32
 8005904:	d112      	bne.n	800592c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <HAL_UART_Receive_DMA+0x26>
 800590c:	88fb      	ldrh	r3, [r7, #6]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e00b      	b.n	800592e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800591c:	88fb      	ldrh	r3, [r7, #6]
 800591e:	461a      	mov	r2, r3
 8005920:	68b9      	ldr	r1, [r7, #8]
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 fc24 	bl	8006170 <UART_Start_Receive_DMA>
 8005928:	4603      	mov	r3, r0
 800592a:	e000      	b.n	800592e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800592c:	2302      	movs	r3, #2
  }
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b0ba      	sub	sp, #232	; 0xe8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800595e:	2300      	movs	r3, #0
 8005960:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005964:	2300      	movs	r3, #0
 8005966:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800596a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800596e:	f003 030f 	and.w	r3, r3, #15
 8005972:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005976:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10f      	bne.n	800599e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800597e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005982:	f003 0320 	and.w	r3, r3, #32
 8005986:	2b00      	cmp	r3, #0
 8005988:	d009      	beq.n	800599e <HAL_UART_IRQHandler+0x66>
 800598a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d003      	beq.n	800599e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fd88 	bl	80064ac <UART_Receive_IT>
      return;
 800599c:	e25b      	b.n	8005e56 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800599e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 80de 	beq.w	8005b64 <HAL_UART_IRQHandler+0x22c>
 80059a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d106      	bne.n	80059c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 80d1 	beq.w	8005b64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00b      	beq.n	80059e6 <HAL_UART_IRQHandler+0xae>
 80059ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d005      	beq.n	80059e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059de:	f043 0201 	orr.w	r2, r3, #1
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ea:	f003 0304 	and.w	r3, r3, #4
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00b      	beq.n	8005a0a <HAL_UART_IRQHandler+0xd2>
 80059f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d005      	beq.n	8005a0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a02:	f043 0202 	orr.w	r2, r3, #2
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00b      	beq.n	8005a2e <HAL_UART_IRQHandler+0xf6>
 8005a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d005      	beq.n	8005a2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a26:	f043 0204 	orr.w	r2, r3, #4
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d011      	beq.n	8005a5e <HAL_UART_IRQHandler+0x126>
 8005a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a3e:	f003 0320 	and.w	r3, r3, #32
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d105      	bne.n	8005a52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d005      	beq.n	8005a5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a56:	f043 0208 	orr.w	r2, r3, #8
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f000 81f2 	beq.w	8005e4c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a6c:	f003 0320 	and.w	r3, r3, #32
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d008      	beq.n	8005a86 <HAL_UART_IRQHandler+0x14e>
 8005a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a78:	f003 0320 	and.w	r3, r3, #32
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d002      	beq.n	8005a86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 fd13 	bl	80064ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	695b      	ldr	r3, [r3, #20]
 8005a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	bf14      	ite	ne
 8005a94:	2301      	movne	r3, #1
 8005a96:	2300      	moveq	r3, #0
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa2:	f003 0308 	and.w	r3, r3, #8
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d103      	bne.n	8005ab2 <HAL_UART_IRQHandler+0x17a>
 8005aaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d04f      	beq.n	8005b52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 fc1d 	bl	80062f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d041      	beq.n	8005b4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3314      	adds	r3, #20
 8005acc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ad4:	e853 3f00 	ldrex	r3, [r3]
 8005ad8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005adc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ae0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	3314      	adds	r3, #20
 8005aee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005af2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005af6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005afe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b02:	e841 2300 	strex	r3, r2, [r1]
 8005b06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1d9      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d013      	beq.n	8005b42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1e:	4a7e      	ldr	r2, [pc, #504]	; (8005d18 <HAL_UART_IRQHandler+0x3e0>)
 8005b20:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fd faf6 	bl	8003118 <HAL_DMA_Abort_IT>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d016      	beq.n	8005b60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b3c:	4610      	mov	r0, r2
 8005b3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b40:	e00e      	b.n	8005b60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f993 	bl	8005e6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b48:	e00a      	b.n	8005b60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f98f 	bl	8005e6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b50:	e006      	b.n	8005b60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 f98b 	bl	8005e6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005b5e:	e175      	b.n	8005e4c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b60:	bf00      	nop
    return;
 8005b62:	e173      	b.n	8005e4c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	f040 814f 	bne.w	8005e0c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b72:	f003 0310 	and.w	r3, r3, #16
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 8148 	beq.w	8005e0c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b80:	f003 0310 	and.w	r3, r3, #16
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 8141 	beq.w	8005e0c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	60bb      	str	r3, [r7, #8]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	60bb      	str	r3, [r7, #8]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	60bb      	str	r3, [r7, #8]
 8005b9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 80b6 	beq.w	8005d1c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005bbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8145 	beq.w	8005e50 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	f080 813e 	bcs.w	8005e50 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bda:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	f000 8088 	beq.w	8005cf8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005bf6:	e853 3f00 	ldrex	r3, [r3]
 8005bfa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005bfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	330c      	adds	r3, #12
 8005c10:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c14:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c18:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c20:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c24:	e841 2300 	strex	r3, r2, [r1]
 8005c28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1d9      	bne.n	8005be8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	3314      	adds	r3, #20
 8005c3a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c3e:	e853 3f00 	ldrex	r3, [r3]
 8005c42:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005c44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c46:	f023 0301 	bic.w	r3, r3, #1
 8005c4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	3314      	adds	r3, #20
 8005c54:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c58:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005c5c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005c60:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c64:	e841 2300 	strex	r3, r2, [r1]
 8005c68:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005c6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e1      	bne.n	8005c34 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3314      	adds	r3, #20
 8005c76:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005c80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3314      	adds	r3, #20
 8005c90:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005c94:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005c96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005c9a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ca2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e3      	bne.n	8005c70 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	330c      	adds	r3, #12
 8005cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cc0:	e853 3f00 	ldrex	r3, [r3]
 8005cc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005cc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cc8:	f023 0310 	bic.w	r3, r3, #16
 8005ccc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	330c      	adds	r3, #12
 8005cd6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005cda:	65ba      	str	r2, [r7, #88]	; 0x58
 8005cdc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ce0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ce2:	e841 2300 	strex	r3, r2, [r1]
 8005ce6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ce8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1e3      	bne.n	8005cb6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7fd f9d4 	bl	80030a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f8b6 	bl	8005e80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d14:	e09c      	b.n	8005e50 <HAL_UART_IRQHandler+0x518>
 8005d16:	bf00      	nop
 8005d18:	080063b7 	.word	0x080063b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f000 808e 	beq.w	8005e54 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f000 8089 	beq.w	8005e54 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	330c      	adds	r3, #12
 8005d48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4c:	e853 3f00 	ldrex	r3, [r3]
 8005d50:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d58:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	330c      	adds	r3, #12
 8005d62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005d66:	647a      	str	r2, [r7, #68]	; 0x44
 8005d68:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e3      	bne.n	8005d42 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3314      	adds	r3, #20
 8005d80:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	623b      	str	r3, [r7, #32]
   return(result);
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3314      	adds	r3, #20
 8005d9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005d9e:	633a      	str	r2, [r7, #48]	; 0x30
 8005da0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005da4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005da6:	e841 2300 	strex	r3, r2, [r1]
 8005daa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1e3      	bne.n	8005d7a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2220      	movs	r2, #32
 8005db6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	330c      	adds	r3, #12
 8005dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 0310 	bic.w	r3, r3, #16
 8005dd6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	330c      	adds	r3, #12
 8005de0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005de4:	61fa      	str	r2, [r7, #28]
 8005de6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	69b9      	ldr	r1, [r7, #24]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	617b      	str	r3, [r7, #20]
   return(result);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e3      	bne.n	8005dc0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005dfe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e02:	4619      	mov	r1, r3
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f83b 	bl	8005e80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e0a:	e023      	b.n	8005e54 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d009      	beq.n	8005e2c <HAL_UART_IRQHandler+0x4f4>
 8005e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d003      	beq.n	8005e2c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 fada 	bl	80063de <UART_Transmit_IT>
    return;
 8005e2a:	e014      	b.n	8005e56 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00e      	beq.n	8005e56 <HAL_UART_IRQHandler+0x51e>
 8005e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d008      	beq.n	8005e56 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 fb19 	bl	800647c <UART_EndTransmit_IT>
    return;
 8005e4a:	e004      	b.n	8005e56 <HAL_UART_IRQHandler+0x51e>
    return;
 8005e4c:	bf00      	nop
 8005e4e:	e002      	b.n	8005e56 <HAL_UART_IRQHandler+0x51e>
      return;
 8005e50:	bf00      	nop
 8005e52:	e000      	b.n	8005e56 <HAL_UART_IRQHandler+0x51e>
      return;
 8005e54:	bf00      	nop
  }
}
 8005e56:	37e8      	adds	r7, #232	; 0xe8
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr

08005e6e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bc80      	pop	{r7}
 8005e7e:	4770      	bx	lr

08005e80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bc80      	pop	{r7}
 8005e94:	4770      	bx	lr

08005e96 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b09c      	sub	sp, #112	; 0x70
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea2:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0320 	and.w	r3, r3, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d172      	bne.n	8005f98 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	330c      	adds	r3, #12
 8005ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ec2:	e853 3f00 	ldrex	r3, [r3]
 8005ec6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ec8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005eca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ece:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	330c      	adds	r3, #12
 8005ed6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005ed8:	65ba      	str	r2, [r7, #88]	; 0x58
 8005eda:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005edc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ede:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ee0:	e841 2300 	strex	r3, r2, [r1]
 8005ee4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ee6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1e5      	bne.n	8005eb8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3314      	adds	r3, #20
 8005ef2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef6:	e853 3f00 	ldrex	r3, [r3]
 8005efa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efe:	f023 0301 	bic.w	r3, r3, #1
 8005f02:	667b      	str	r3, [r7, #100]	; 0x64
 8005f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	3314      	adds	r3, #20
 8005f0a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005f0c:	647a      	str	r2, [r7, #68]	; 0x44
 8005f0e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f14:	e841 2300 	strex	r3, r2, [r1]
 8005f18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1e5      	bne.n	8005eec <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3314      	adds	r3, #20
 8005f26:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	e853 3f00 	ldrex	r3, [r3]
 8005f2e:	623b      	str	r3, [r7, #32]
   return(result);
 8005f30:	6a3b      	ldr	r3, [r7, #32]
 8005f32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f36:	663b      	str	r3, [r7, #96]	; 0x60
 8005f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3314      	adds	r3, #20
 8005f3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005f40:	633a      	str	r2, [r7, #48]	; 0x30
 8005f42:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f48:	e841 2300 	strex	r3, r2, [r1]
 8005f4c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1e5      	bne.n	8005f20 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f56:	2220      	movs	r2, #32
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d119      	bne.n	8005f98 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	330c      	adds	r3, #12
 8005f6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	e853 3f00 	ldrex	r3, [r3]
 8005f72:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f023 0310 	bic.w	r3, r3, #16
 8005f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	330c      	adds	r3, #12
 8005f82:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005f84:	61fa      	str	r2, [r7, #28]
 8005f86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	69b9      	ldr	r1, [r7, #24]
 8005f8a:	69fa      	ldr	r2, [r7, #28]
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	617b      	str	r3, [r7, #20]
   return(result);
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e5      	bne.n	8005f64 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d106      	bne.n	8005fb4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fa8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005faa:	4619      	mov	r1, r3
 8005fac:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005fae:	f7ff ff67 	bl	8005e80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005fb2:	e002      	b.n	8005fba <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005fb4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005fb6:	f7fc fcb7 	bl	8002928 <HAL_UART_RxCpltCallback>
}
 8005fba:	bf00      	nop
 8005fbc:	3770      	adds	r7, #112	; 0x70
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b084      	sub	sp, #16
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d108      	bne.n	8005ff0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fe2:	085b      	lsrs	r3, r3, #1
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f7ff ff49 	bl	8005e80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005fee:	e002      	b.n	8005ff6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7fc fc6b 	bl	80028cc <HAL_UART_RxHalfCpltCallback>
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006006:	2300      	movs	r3, #0
 8006008:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800601a:	2b00      	cmp	r3, #0
 800601c:	bf14      	ite	ne
 800601e:	2301      	movne	r3, #1
 8006020:	2300      	moveq	r3, #0
 8006022:	b2db      	uxtb	r3, r3
 8006024:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b21      	cmp	r3, #33	; 0x21
 8006030:	d108      	bne.n	8006044 <UART_DMAError+0x46>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d005      	beq.n	8006044 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	2200      	movs	r2, #0
 800603c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800603e:	68b8      	ldr	r0, [r7, #8]
 8006040:	f000 f930 	bl	80062a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800604e:	2b00      	cmp	r3, #0
 8006050:	bf14      	ite	ne
 8006052:	2301      	movne	r3, #1
 8006054:	2300      	moveq	r3, #0
 8006056:	b2db      	uxtb	r3, r3
 8006058:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b22      	cmp	r3, #34	; 0x22
 8006064:	d108      	bne.n	8006078 <UART_DMAError+0x7a>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d005      	beq.n	8006078 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	2200      	movs	r2, #0
 8006070:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006072:	68b8      	ldr	r0, [r7, #8]
 8006074:	f000 f93d 	bl	80062f2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607c:	f043 0210 	orr.w	r2, r3, #16
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006084:	68b8      	ldr	r0, [r7, #8]
 8006086:	f7ff fef2 	bl	8005e6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800608a:	bf00      	nop
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006092:	b580      	push	{r7, lr}
 8006094:	b090      	sub	sp, #64	; 0x40
 8006096:	af00      	add	r7, sp, #0
 8006098:	60f8      	str	r0, [r7, #12]
 800609a:	60b9      	str	r1, [r7, #8]
 800609c:	603b      	str	r3, [r7, #0]
 800609e:	4613      	mov	r3, r2
 80060a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060a2:	e050      	b.n	8006146 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060aa:	d04c      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80060ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d007      	beq.n	80060c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80060b2:	f7fc fe07 	bl	8002cc4 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060be:	429a      	cmp	r2, r3
 80060c0:	d241      	bcs.n	8006146 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	330c      	adds	r3, #12
 80060c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060cc:	e853 3f00 	ldrex	r3, [r3]
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80060d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	330c      	adds	r3, #12
 80060e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80060e2:	637a      	str	r2, [r7, #52]	; 0x34
 80060e4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060ea:	e841 2300 	strex	r3, r2, [r1]
 80060ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80060f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1e5      	bne.n	80060c2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	3314      	adds	r3, #20
 80060fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	e853 3f00 	ldrex	r3, [r3]
 8006104:	613b      	str	r3, [r7, #16]
   return(result);
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f023 0301 	bic.w	r3, r3, #1
 800610c:	63bb      	str	r3, [r7, #56]	; 0x38
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3314      	adds	r3, #20
 8006114:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006116:	623a      	str	r2, [r7, #32]
 8006118:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611a:	69f9      	ldr	r1, [r7, #28]
 800611c:	6a3a      	ldr	r2, [r7, #32]
 800611e:	e841 2300 	strex	r3, r2, [r1]
 8006122:	61bb      	str	r3, [r7, #24]
   return(result);
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1e5      	bne.n	80060f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2220      	movs	r2, #32
 800612e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2220      	movs	r2, #32
 8006136:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e00f      	b.n	8006166 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	4013      	ands	r3, r2
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	429a      	cmp	r2, r3
 8006154:	bf0c      	ite	eq
 8006156:	2301      	moveq	r3, #1
 8006158:	2300      	movne	r3, #0
 800615a:	b2db      	uxtb	r3, r3
 800615c:	461a      	mov	r2, r3
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	429a      	cmp	r2, r3
 8006162:	d09f      	beq.n	80060a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3740      	adds	r7, #64	; 0x40
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b098      	sub	sp, #96	; 0x60
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	4613      	mov	r3, r2
 800617c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	88fa      	ldrh	r2, [r7, #6]
 8006188:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2222      	movs	r2, #34	; 0x22
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800619c:	4a3e      	ldr	r2, [pc, #248]	; (8006298 <UART_Start_Receive_DMA+0x128>)
 800619e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a4:	4a3d      	ldr	r2, [pc, #244]	; (800629c <UART_Start_Receive_DMA+0x12c>)
 80061a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ac:	4a3c      	ldr	r2, [pc, #240]	; (80062a0 <UART_Start_Receive_DMA+0x130>)
 80061ae:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b4:	2200      	movs	r2, #0
 80061b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80061b8:	f107 0308 	add.w	r3, r7, #8
 80061bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	3304      	adds	r3, #4
 80061c8:	4619      	mov	r1, r3
 80061ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	f7fc ff06 	bl	8002fe0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80061d4:	2300      	movs	r3, #0
 80061d6:	613b      	str	r3, [r7, #16]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	613b      	str	r3, [r7, #16]
 80061e8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d019      	beq.n	8006226 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	330c      	adds	r3, #12
 80061f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061fc:	e853 3f00 	ldrex	r3, [r3]
 8006200:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006208:	65bb      	str	r3, [r7, #88]	; 0x58
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	330c      	adds	r3, #12
 8006210:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006212:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006214:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006216:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006218:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800621a:	e841 2300 	strex	r3, r2, [r1]
 800621e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006222:	2b00      	cmp	r3, #0
 8006224:	d1e5      	bne.n	80061f2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3314      	adds	r3, #20
 800622c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006230:	e853 3f00 	ldrex	r3, [r3]
 8006234:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006238:	f043 0301 	orr.w	r3, r3, #1
 800623c:	657b      	str	r3, [r7, #84]	; 0x54
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	3314      	adds	r3, #20
 8006244:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006246:	63ba      	str	r2, [r7, #56]	; 0x38
 8006248:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800624c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800624e:	e841 2300 	strex	r3, r2, [r1]
 8006252:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1e5      	bne.n	8006226 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3314      	adds	r3, #20
 8006260:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	e853 3f00 	ldrex	r3, [r3]
 8006268:	617b      	str	r3, [r7, #20]
   return(result);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006270:	653b      	str	r3, [r7, #80]	; 0x50
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	3314      	adds	r3, #20
 8006278:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800627a:	627a      	str	r2, [r7, #36]	; 0x24
 800627c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627e:	6a39      	ldr	r1, [r7, #32]
 8006280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006282:	e841 2300 	strex	r3, r2, [r1]
 8006286:	61fb      	str	r3, [r7, #28]
   return(result);
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1e5      	bne.n	800625a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3760      	adds	r7, #96	; 0x60
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	08005e97 	.word	0x08005e97
 800629c:	08005fc3 	.word	0x08005fc3
 80062a0:	08005fff 	.word	0x08005fff

080062a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b089      	sub	sp, #36	; 0x24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	330c      	adds	r3, #12
 80062b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	e853 3f00 	ldrex	r3, [r3]
 80062ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80062c2:	61fb      	str	r3, [r7, #28]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	330c      	adds	r3, #12
 80062ca:	69fa      	ldr	r2, [r7, #28]
 80062cc:	61ba      	str	r2, [r7, #24]
 80062ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d0:	6979      	ldr	r1, [r7, #20]
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	e841 2300 	strex	r3, r2, [r1]
 80062d8:	613b      	str	r3, [r7, #16]
   return(result);
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1e5      	bne.n	80062ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2220      	movs	r2, #32
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80062e8:	bf00      	nop
 80062ea:	3724      	adds	r7, #36	; 0x24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bc80      	pop	{r7}
 80062f0:	4770      	bx	lr

080062f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b095      	sub	sp, #84	; 0x54
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	330c      	adds	r3, #12
 8006300:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006304:	e853 3f00 	ldrex	r3, [r3]
 8006308:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800630a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006310:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	330c      	adds	r3, #12
 8006318:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800631a:	643a      	str	r2, [r7, #64]	; 0x40
 800631c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006320:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006322:	e841 2300 	strex	r3, r2, [r1]
 8006326:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1e5      	bne.n	80062fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3314      	adds	r3, #20
 8006334:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	e853 3f00 	ldrex	r3, [r3]
 800633c:	61fb      	str	r3, [r7, #28]
   return(result);
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	f023 0301 	bic.w	r3, r3, #1
 8006344:	64bb      	str	r3, [r7, #72]	; 0x48
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3314      	adds	r3, #20
 800634c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800634e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006350:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006352:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006356:	e841 2300 	strex	r3, r2, [r1]
 800635a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1e5      	bne.n	800632e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006366:	2b01      	cmp	r3, #1
 8006368:	d119      	bne.n	800639e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	330c      	adds	r3, #12
 8006370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	e853 3f00 	ldrex	r3, [r3]
 8006378:	60bb      	str	r3, [r7, #8]
   return(result);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f023 0310 	bic.w	r3, r3, #16
 8006380:	647b      	str	r3, [r7, #68]	; 0x44
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	330c      	adds	r3, #12
 8006388:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800638a:	61ba      	str	r2, [r7, #24]
 800638c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638e:	6979      	ldr	r1, [r7, #20]
 8006390:	69ba      	ldr	r2, [r7, #24]
 8006392:	e841 2300 	strex	r3, r2, [r1]
 8006396:	613b      	str	r3, [r7, #16]
   return(result);
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1e5      	bne.n	800636a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	631a      	str	r2, [r3, #48]	; 0x30
}
 80063ac:	bf00      	nop
 80063ae:	3754      	adds	r7, #84	; 0x54
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bc80      	pop	{r7}
 80063b4:	4770      	bx	lr

080063b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b084      	sub	sp, #16
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f7ff fd4c 	bl	8005e6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063d6:	bf00      	nop
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063de:	b480      	push	{r7}
 80063e0:	b085      	sub	sp, #20
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b21      	cmp	r3, #33	; 0x21
 80063f0:	d13e      	bne.n	8006470 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fa:	d114      	bne.n	8006426 <UART_Transmit_IT+0x48>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d110      	bne.n	8006426 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	881b      	ldrh	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006418:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	1c9a      	adds	r2, r3, #2
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	621a      	str	r2, [r3, #32]
 8006424:	e008      	b.n	8006438 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	1c59      	adds	r1, r3, #1
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	6211      	str	r1, [r2, #32]
 8006430:	781a      	ldrb	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800643c:	b29b      	uxth	r3, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	b29b      	uxth	r3, r3
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	4619      	mov	r1, r3
 8006446:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10f      	bne.n	800646c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68da      	ldr	r2, [r3, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800645a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800646a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	e000      	b.n	8006472 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006470:	2302      	movs	r3, #2
  }
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	bc80      	pop	{r7}
 800647a:	4770      	bx	lr

0800647c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006492:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2220      	movs	r2, #32
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f7ff fcdd 	bl	8005e5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3708      	adds	r7, #8
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b08c      	sub	sp, #48	; 0x30
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	2b22      	cmp	r3, #34	; 0x22
 80064be:	f040 80ae 	bne.w	800661e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ca:	d117      	bne.n	80064fc <UART_Receive_IT+0x50>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d113      	bne.n	80064fc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80064d4:	2300      	movs	r3, #0
 80064d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064dc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	629a      	str	r2, [r3, #40]	; 0x28
 80064fa:	e026      	b.n	800654a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006500:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006502:	2300      	movs	r3, #0
 8006504:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800650e:	d007      	beq.n	8006520 <UART_Receive_IT+0x74>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d10a      	bne.n	800652e <UART_Receive_IT+0x82>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d106      	bne.n	800652e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	b2da      	uxtb	r2, r3
 8006528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652a:	701a      	strb	r2, [r3, #0]
 800652c:	e008      	b.n	8006540 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	b2db      	uxtb	r3, r3
 8006536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800653a:	b2da      	uxtb	r2, r3
 800653c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800654e:	b29b      	uxth	r3, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	b29b      	uxth	r3, r3
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	4619      	mov	r1, r3
 8006558:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800655a:	2b00      	cmp	r3, #0
 800655c:	d15d      	bne.n	800661a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68da      	ldr	r2, [r3, #12]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0220 	bic.w	r2, r2, #32
 800656c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68da      	ldr	r2, [r3, #12]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800657c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695a      	ldr	r2, [r3, #20]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 0201 	bic.w	r2, r2, #1
 800658c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d135      	bne.n	8006610 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	330c      	adds	r3, #12
 80065b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	e853 3f00 	ldrex	r3, [r3]
 80065b8:	613b      	str	r3, [r7, #16]
   return(result);
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	f023 0310 	bic.w	r3, r3, #16
 80065c0:	627b      	str	r3, [r7, #36]	; 0x24
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	330c      	adds	r3, #12
 80065c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065ca:	623a      	str	r2, [r7, #32]
 80065cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ce:	69f9      	ldr	r1, [r7, #28]
 80065d0:	6a3a      	ldr	r2, [r7, #32]
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1e5      	bne.n	80065aa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0310 	and.w	r3, r3, #16
 80065e8:	2b10      	cmp	r3, #16
 80065ea:	d10a      	bne.n	8006602 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065ec:	2300      	movs	r3, #0
 80065ee:	60fb      	str	r3, [r7, #12]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	60fb      	str	r3, [r7, #12]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	60fb      	str	r3, [r7, #12]
 8006600:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006606:	4619      	mov	r1, r3
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f7ff fc39 	bl	8005e80 <HAL_UARTEx_RxEventCallback>
 800660e:	e002      	b.n	8006616 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7fc f989 	bl	8002928 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006616:	2300      	movs	r3, #0
 8006618:	e002      	b.n	8006620 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800661a:	2300      	movs	r3, #0
 800661c:	e000      	b.n	8006620 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800661e:	2302      	movs	r3, #2
  }
}
 8006620:	4618      	mov	r0, r3
 8006622:	3730      	adds	r7, #48	; 0x30
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68da      	ldr	r2, [r3, #12]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	689a      	ldr	r2, [r3, #8]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	431a      	orrs	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	4313      	orrs	r3, r2
 8006656:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006662:	f023 030c 	bic.w	r3, r3, #12
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	68b9      	ldr	r1, [r7, #8]
 800666c:	430b      	orrs	r3, r1
 800666e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699a      	ldr	r2, [r3, #24]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a2c      	ldr	r2, [pc, #176]	; (800673c <UART_SetConfig+0x114>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d103      	bne.n	8006698 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006690:	f7fd fe3e 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8006694:	60f8      	str	r0, [r7, #12]
 8006696:	e002      	b.n	800669e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006698:	f7fd fe26 	bl	80042e8 <HAL_RCC_GetPCLK1Freq>
 800669c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	009a      	lsls	r2, r3, #2
 80066a8:	441a      	add	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b4:	4a22      	ldr	r2, [pc, #136]	; (8006740 <UART_SetConfig+0x118>)
 80066b6:	fba2 2303 	umull	r2, r3, r2, r3
 80066ba:	095b      	lsrs	r3, r3, #5
 80066bc:	0119      	lsls	r1, r3, #4
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	4613      	mov	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	4413      	add	r3, r2
 80066c6:	009a      	lsls	r2, r3, #2
 80066c8:	441a      	add	r2, r3
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80066d4:	4b1a      	ldr	r3, [pc, #104]	; (8006740 <UART_SetConfig+0x118>)
 80066d6:	fba3 0302 	umull	r0, r3, r3, r2
 80066da:	095b      	lsrs	r3, r3, #5
 80066dc:	2064      	movs	r0, #100	; 0x64
 80066de:	fb00 f303 	mul.w	r3, r0, r3
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	011b      	lsls	r3, r3, #4
 80066e6:	3332      	adds	r3, #50	; 0x32
 80066e8:	4a15      	ldr	r2, [pc, #84]	; (8006740 <UART_SetConfig+0x118>)
 80066ea:	fba2 2303 	umull	r2, r3, r2, r3
 80066ee:	095b      	lsrs	r3, r3, #5
 80066f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066f4:	4419      	add	r1, r3
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	4613      	mov	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	4413      	add	r3, r2
 80066fe:	009a      	lsls	r2, r3, #2
 8006700:	441a      	add	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	fbb2 f2f3 	udiv	r2, r2, r3
 800670c:	4b0c      	ldr	r3, [pc, #48]	; (8006740 <UART_SetConfig+0x118>)
 800670e:	fba3 0302 	umull	r0, r3, r3, r2
 8006712:	095b      	lsrs	r3, r3, #5
 8006714:	2064      	movs	r0, #100	; 0x64
 8006716:	fb00 f303 	mul.w	r3, r0, r3
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	011b      	lsls	r3, r3, #4
 800671e:	3332      	adds	r3, #50	; 0x32
 8006720:	4a07      	ldr	r2, [pc, #28]	; (8006740 <UART_SetConfig+0x118>)
 8006722:	fba2 2303 	umull	r2, r3, r2, r3
 8006726:	095b      	lsrs	r3, r3, #5
 8006728:	f003 020f 	and.w	r2, r3, #15
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	440a      	add	r2, r1
 8006732:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40013800 	.word	0x40013800
 8006740:	51eb851f 	.word	0x51eb851f

08006744 <__errno>:
 8006744:	4b01      	ldr	r3, [pc, #4]	; (800674c <__errno+0x8>)
 8006746:	6818      	ldr	r0, [r3, #0]
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	20000034 	.word	0x20000034

08006750 <__libc_init_array>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	2600      	movs	r6, #0
 8006754:	4d0c      	ldr	r5, [pc, #48]	; (8006788 <__libc_init_array+0x38>)
 8006756:	4c0d      	ldr	r4, [pc, #52]	; (800678c <__libc_init_array+0x3c>)
 8006758:	1b64      	subs	r4, r4, r5
 800675a:	10a4      	asrs	r4, r4, #2
 800675c:	42a6      	cmp	r6, r4
 800675e:	d109      	bne.n	8006774 <__libc_init_array+0x24>
 8006760:	f004 fc72 	bl	800b048 <_init>
 8006764:	2600      	movs	r6, #0
 8006766:	4d0a      	ldr	r5, [pc, #40]	; (8006790 <__libc_init_array+0x40>)
 8006768:	4c0a      	ldr	r4, [pc, #40]	; (8006794 <__libc_init_array+0x44>)
 800676a:	1b64      	subs	r4, r4, r5
 800676c:	10a4      	asrs	r4, r4, #2
 800676e:	42a6      	cmp	r6, r4
 8006770:	d105      	bne.n	800677e <__libc_init_array+0x2e>
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	f855 3b04 	ldr.w	r3, [r5], #4
 8006778:	4798      	blx	r3
 800677a:	3601      	adds	r6, #1
 800677c:	e7ee      	b.n	800675c <__libc_init_array+0xc>
 800677e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006782:	4798      	blx	r3
 8006784:	3601      	adds	r6, #1
 8006786:	e7f2      	b.n	800676e <__libc_init_array+0x1e>
 8006788:	0800b54c 	.word	0x0800b54c
 800678c:	0800b54c 	.word	0x0800b54c
 8006790:	0800b54c 	.word	0x0800b54c
 8006794:	0800b550 	.word	0x0800b550

08006798 <memcpy>:
 8006798:	440a      	add	r2, r1
 800679a:	4291      	cmp	r1, r2
 800679c:	f100 33ff 	add.w	r3, r0, #4294967295
 80067a0:	d100      	bne.n	80067a4 <memcpy+0xc>
 80067a2:	4770      	bx	lr
 80067a4:	b510      	push	{r4, lr}
 80067a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067aa:	4291      	cmp	r1, r2
 80067ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067b0:	d1f9      	bne.n	80067a6 <memcpy+0xe>
 80067b2:	bd10      	pop	{r4, pc}

080067b4 <memset>:
 80067b4:	4603      	mov	r3, r0
 80067b6:	4402      	add	r2, r0
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d100      	bne.n	80067be <memset+0xa>
 80067bc:	4770      	bx	lr
 80067be:	f803 1b01 	strb.w	r1, [r3], #1
 80067c2:	e7f9      	b.n	80067b8 <memset+0x4>

080067c4 <__cvt>:
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ca:	461f      	mov	r7, r3
 80067cc:	bfbb      	ittet	lt
 80067ce:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80067d2:	461f      	movlt	r7, r3
 80067d4:	2300      	movge	r3, #0
 80067d6:	232d      	movlt	r3, #45	; 0x2d
 80067d8:	b088      	sub	sp, #32
 80067da:	4614      	mov	r4, r2
 80067dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067de:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80067e0:	7013      	strb	r3, [r2, #0]
 80067e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80067e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80067e8:	f023 0820 	bic.w	r8, r3, #32
 80067ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067f0:	d005      	beq.n	80067fe <__cvt+0x3a>
 80067f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80067f6:	d100      	bne.n	80067fa <__cvt+0x36>
 80067f8:	3501      	adds	r5, #1
 80067fa:	2302      	movs	r3, #2
 80067fc:	e000      	b.n	8006800 <__cvt+0x3c>
 80067fe:	2303      	movs	r3, #3
 8006800:	aa07      	add	r2, sp, #28
 8006802:	9204      	str	r2, [sp, #16]
 8006804:	aa06      	add	r2, sp, #24
 8006806:	e9cd a202 	strd	sl, r2, [sp, #8]
 800680a:	e9cd 3500 	strd	r3, r5, [sp]
 800680e:	4622      	mov	r2, r4
 8006810:	463b      	mov	r3, r7
 8006812:	f001 fda5 	bl	8008360 <_dtoa_r>
 8006816:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800681a:	4606      	mov	r6, r0
 800681c:	d102      	bne.n	8006824 <__cvt+0x60>
 800681e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006820:	07db      	lsls	r3, r3, #31
 8006822:	d522      	bpl.n	800686a <__cvt+0xa6>
 8006824:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006828:	eb06 0905 	add.w	r9, r6, r5
 800682c:	d110      	bne.n	8006850 <__cvt+0x8c>
 800682e:	7833      	ldrb	r3, [r6, #0]
 8006830:	2b30      	cmp	r3, #48	; 0x30
 8006832:	d10a      	bne.n	800684a <__cvt+0x86>
 8006834:	2200      	movs	r2, #0
 8006836:	2300      	movs	r3, #0
 8006838:	4620      	mov	r0, r4
 800683a:	4639      	mov	r1, r7
 800683c:	f7fa f920 	bl	8000a80 <__aeabi_dcmpeq>
 8006840:	b918      	cbnz	r0, 800684a <__cvt+0x86>
 8006842:	f1c5 0501 	rsb	r5, r5, #1
 8006846:	f8ca 5000 	str.w	r5, [sl]
 800684a:	f8da 3000 	ldr.w	r3, [sl]
 800684e:	4499      	add	r9, r3
 8006850:	2200      	movs	r2, #0
 8006852:	2300      	movs	r3, #0
 8006854:	4620      	mov	r0, r4
 8006856:	4639      	mov	r1, r7
 8006858:	f7fa f912 	bl	8000a80 <__aeabi_dcmpeq>
 800685c:	b108      	cbz	r0, 8006862 <__cvt+0x9e>
 800685e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006862:	2230      	movs	r2, #48	; 0x30
 8006864:	9b07      	ldr	r3, [sp, #28]
 8006866:	454b      	cmp	r3, r9
 8006868:	d307      	bcc.n	800687a <__cvt+0xb6>
 800686a:	4630      	mov	r0, r6
 800686c:	9b07      	ldr	r3, [sp, #28]
 800686e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006870:	1b9b      	subs	r3, r3, r6
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	b008      	add	sp, #32
 8006876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800687a:	1c59      	adds	r1, r3, #1
 800687c:	9107      	str	r1, [sp, #28]
 800687e:	701a      	strb	r2, [r3, #0]
 8006880:	e7f0      	b.n	8006864 <__cvt+0xa0>

08006882 <__exponent>:
 8006882:	4603      	mov	r3, r0
 8006884:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006886:	2900      	cmp	r1, #0
 8006888:	f803 2b02 	strb.w	r2, [r3], #2
 800688c:	bfb6      	itet	lt
 800688e:	222d      	movlt	r2, #45	; 0x2d
 8006890:	222b      	movge	r2, #43	; 0x2b
 8006892:	4249      	neglt	r1, r1
 8006894:	2909      	cmp	r1, #9
 8006896:	7042      	strb	r2, [r0, #1]
 8006898:	dd2b      	ble.n	80068f2 <__exponent+0x70>
 800689a:	f10d 0407 	add.w	r4, sp, #7
 800689e:	46a4      	mov	ip, r4
 80068a0:	270a      	movs	r7, #10
 80068a2:	fb91 f6f7 	sdiv	r6, r1, r7
 80068a6:	460a      	mov	r2, r1
 80068a8:	46a6      	mov	lr, r4
 80068aa:	fb07 1516 	mls	r5, r7, r6, r1
 80068ae:	2a63      	cmp	r2, #99	; 0x63
 80068b0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80068b4:	4631      	mov	r1, r6
 80068b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80068ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80068be:	dcf0      	bgt.n	80068a2 <__exponent+0x20>
 80068c0:	3130      	adds	r1, #48	; 0x30
 80068c2:	f1ae 0502 	sub.w	r5, lr, #2
 80068c6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80068ca:	4629      	mov	r1, r5
 80068cc:	1c44      	adds	r4, r0, #1
 80068ce:	4561      	cmp	r1, ip
 80068d0:	d30a      	bcc.n	80068e8 <__exponent+0x66>
 80068d2:	f10d 0209 	add.w	r2, sp, #9
 80068d6:	eba2 020e 	sub.w	r2, r2, lr
 80068da:	4565      	cmp	r5, ip
 80068dc:	bf88      	it	hi
 80068de:	2200      	movhi	r2, #0
 80068e0:	4413      	add	r3, r2
 80068e2:	1a18      	subs	r0, r3, r0
 80068e4:	b003      	add	sp, #12
 80068e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068ec:	f804 2f01 	strb.w	r2, [r4, #1]!
 80068f0:	e7ed      	b.n	80068ce <__exponent+0x4c>
 80068f2:	2330      	movs	r3, #48	; 0x30
 80068f4:	3130      	adds	r1, #48	; 0x30
 80068f6:	7083      	strb	r3, [r0, #2]
 80068f8:	70c1      	strb	r1, [r0, #3]
 80068fa:	1d03      	adds	r3, r0, #4
 80068fc:	e7f1      	b.n	80068e2 <__exponent+0x60>
	...

08006900 <_printf_float>:
 8006900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	b091      	sub	sp, #68	; 0x44
 8006906:	460c      	mov	r4, r1
 8006908:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800690c:	4616      	mov	r6, r2
 800690e:	461f      	mov	r7, r3
 8006910:	4605      	mov	r5, r0
 8006912:	f002 fe79 	bl	8009608 <_localeconv_r>
 8006916:	6803      	ldr	r3, [r0, #0]
 8006918:	4618      	mov	r0, r3
 800691a:	9309      	str	r3, [sp, #36]	; 0x24
 800691c:	f7f9 fc84 	bl	8000228 <strlen>
 8006920:	2300      	movs	r3, #0
 8006922:	930e      	str	r3, [sp, #56]	; 0x38
 8006924:	f8d8 3000 	ldr.w	r3, [r8]
 8006928:	900a      	str	r0, [sp, #40]	; 0x28
 800692a:	3307      	adds	r3, #7
 800692c:	f023 0307 	bic.w	r3, r3, #7
 8006930:	f103 0208 	add.w	r2, r3, #8
 8006934:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006938:	f8d4 b000 	ldr.w	fp, [r4]
 800693c:	f8c8 2000 	str.w	r2, [r8]
 8006940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006944:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006948:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800694c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006950:	930b      	str	r3, [sp, #44]	; 0x2c
 8006952:	f04f 32ff 	mov.w	r2, #4294967295
 8006956:	4640      	mov	r0, r8
 8006958:	4b9c      	ldr	r3, [pc, #624]	; (8006bcc <_printf_float+0x2cc>)
 800695a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800695c:	f7fa f8c2 	bl	8000ae4 <__aeabi_dcmpun>
 8006960:	bb70      	cbnz	r0, 80069c0 <_printf_float+0xc0>
 8006962:	f04f 32ff 	mov.w	r2, #4294967295
 8006966:	4640      	mov	r0, r8
 8006968:	4b98      	ldr	r3, [pc, #608]	; (8006bcc <_printf_float+0x2cc>)
 800696a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800696c:	f7fa f89c 	bl	8000aa8 <__aeabi_dcmple>
 8006970:	bb30      	cbnz	r0, 80069c0 <_printf_float+0xc0>
 8006972:	2200      	movs	r2, #0
 8006974:	2300      	movs	r3, #0
 8006976:	4640      	mov	r0, r8
 8006978:	4651      	mov	r1, sl
 800697a:	f7fa f88b 	bl	8000a94 <__aeabi_dcmplt>
 800697e:	b110      	cbz	r0, 8006986 <_printf_float+0x86>
 8006980:	232d      	movs	r3, #45	; 0x2d
 8006982:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006986:	4b92      	ldr	r3, [pc, #584]	; (8006bd0 <_printf_float+0x2d0>)
 8006988:	4892      	ldr	r0, [pc, #584]	; (8006bd4 <_printf_float+0x2d4>)
 800698a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800698e:	bf94      	ite	ls
 8006990:	4698      	movls	r8, r3
 8006992:	4680      	movhi	r8, r0
 8006994:	2303      	movs	r3, #3
 8006996:	f04f 0a00 	mov.w	sl, #0
 800699a:	6123      	str	r3, [r4, #16]
 800699c:	f02b 0304 	bic.w	r3, fp, #4
 80069a0:	6023      	str	r3, [r4, #0]
 80069a2:	4633      	mov	r3, r6
 80069a4:	4621      	mov	r1, r4
 80069a6:	4628      	mov	r0, r5
 80069a8:	9700      	str	r7, [sp, #0]
 80069aa:	aa0f      	add	r2, sp, #60	; 0x3c
 80069ac:	f000 f9d4 	bl	8006d58 <_printf_common>
 80069b0:	3001      	adds	r0, #1
 80069b2:	f040 8090 	bne.w	8006ad6 <_printf_float+0x1d6>
 80069b6:	f04f 30ff 	mov.w	r0, #4294967295
 80069ba:	b011      	add	sp, #68	; 0x44
 80069bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c0:	4642      	mov	r2, r8
 80069c2:	4653      	mov	r3, sl
 80069c4:	4640      	mov	r0, r8
 80069c6:	4651      	mov	r1, sl
 80069c8:	f7fa f88c 	bl	8000ae4 <__aeabi_dcmpun>
 80069cc:	b148      	cbz	r0, 80069e2 <_printf_float+0xe2>
 80069ce:	f1ba 0f00 	cmp.w	sl, #0
 80069d2:	bfb8      	it	lt
 80069d4:	232d      	movlt	r3, #45	; 0x2d
 80069d6:	4880      	ldr	r0, [pc, #512]	; (8006bd8 <_printf_float+0x2d8>)
 80069d8:	bfb8      	it	lt
 80069da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069de:	4b7f      	ldr	r3, [pc, #508]	; (8006bdc <_printf_float+0x2dc>)
 80069e0:	e7d3      	b.n	800698a <_printf_float+0x8a>
 80069e2:	6863      	ldr	r3, [r4, #4]
 80069e4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	d142      	bne.n	8006a72 <_printf_float+0x172>
 80069ec:	2306      	movs	r3, #6
 80069ee:	6063      	str	r3, [r4, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	9206      	str	r2, [sp, #24]
 80069f4:	aa0e      	add	r2, sp, #56	; 0x38
 80069f6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80069fa:	aa0d      	add	r2, sp, #52	; 0x34
 80069fc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006a00:	9203      	str	r2, [sp, #12]
 8006a02:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006a06:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006a0a:	6023      	str	r3, [r4, #0]
 8006a0c:	6863      	ldr	r3, [r4, #4]
 8006a0e:	4642      	mov	r2, r8
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	4628      	mov	r0, r5
 8006a14:	4653      	mov	r3, sl
 8006a16:	910b      	str	r1, [sp, #44]	; 0x2c
 8006a18:	f7ff fed4 	bl	80067c4 <__cvt>
 8006a1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a1e:	4680      	mov	r8, r0
 8006a20:	2947      	cmp	r1, #71	; 0x47
 8006a22:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006a24:	d108      	bne.n	8006a38 <_printf_float+0x138>
 8006a26:	1cc8      	adds	r0, r1, #3
 8006a28:	db02      	blt.n	8006a30 <_printf_float+0x130>
 8006a2a:	6863      	ldr	r3, [r4, #4]
 8006a2c:	4299      	cmp	r1, r3
 8006a2e:	dd40      	ble.n	8006ab2 <_printf_float+0x1b2>
 8006a30:	f1a9 0902 	sub.w	r9, r9, #2
 8006a34:	fa5f f989 	uxtb.w	r9, r9
 8006a38:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006a3c:	d81f      	bhi.n	8006a7e <_printf_float+0x17e>
 8006a3e:	464a      	mov	r2, r9
 8006a40:	3901      	subs	r1, #1
 8006a42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a46:	910d      	str	r1, [sp, #52]	; 0x34
 8006a48:	f7ff ff1b 	bl	8006882 <__exponent>
 8006a4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a4e:	4682      	mov	sl, r0
 8006a50:	1813      	adds	r3, r2, r0
 8006a52:	2a01      	cmp	r2, #1
 8006a54:	6123      	str	r3, [r4, #16]
 8006a56:	dc02      	bgt.n	8006a5e <_printf_float+0x15e>
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	07d2      	lsls	r2, r2, #31
 8006a5c:	d501      	bpl.n	8006a62 <_printf_float+0x162>
 8006a5e:	3301      	adds	r3, #1
 8006a60:	6123      	str	r3, [r4, #16]
 8006a62:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d09b      	beq.n	80069a2 <_printf_float+0xa2>
 8006a6a:	232d      	movs	r3, #45	; 0x2d
 8006a6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a70:	e797      	b.n	80069a2 <_printf_float+0xa2>
 8006a72:	2947      	cmp	r1, #71	; 0x47
 8006a74:	d1bc      	bne.n	80069f0 <_printf_float+0xf0>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d1ba      	bne.n	80069f0 <_printf_float+0xf0>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e7b7      	b.n	80069ee <_printf_float+0xee>
 8006a7e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006a82:	d118      	bne.n	8006ab6 <_printf_float+0x1b6>
 8006a84:	2900      	cmp	r1, #0
 8006a86:	6863      	ldr	r3, [r4, #4]
 8006a88:	dd0b      	ble.n	8006aa2 <_printf_float+0x1a2>
 8006a8a:	6121      	str	r1, [r4, #16]
 8006a8c:	b913      	cbnz	r3, 8006a94 <_printf_float+0x194>
 8006a8e:	6822      	ldr	r2, [r4, #0]
 8006a90:	07d0      	lsls	r0, r2, #31
 8006a92:	d502      	bpl.n	8006a9a <_printf_float+0x19a>
 8006a94:	3301      	adds	r3, #1
 8006a96:	440b      	add	r3, r1
 8006a98:	6123      	str	r3, [r4, #16]
 8006a9a:	f04f 0a00 	mov.w	sl, #0
 8006a9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006aa0:	e7df      	b.n	8006a62 <_printf_float+0x162>
 8006aa2:	b913      	cbnz	r3, 8006aaa <_printf_float+0x1aa>
 8006aa4:	6822      	ldr	r2, [r4, #0]
 8006aa6:	07d2      	lsls	r2, r2, #31
 8006aa8:	d501      	bpl.n	8006aae <_printf_float+0x1ae>
 8006aaa:	3302      	adds	r3, #2
 8006aac:	e7f4      	b.n	8006a98 <_printf_float+0x198>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e7f2      	b.n	8006a98 <_printf_float+0x198>
 8006ab2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ab8:	4299      	cmp	r1, r3
 8006aba:	db05      	blt.n	8006ac8 <_printf_float+0x1c8>
 8006abc:	6823      	ldr	r3, [r4, #0]
 8006abe:	6121      	str	r1, [r4, #16]
 8006ac0:	07d8      	lsls	r0, r3, #31
 8006ac2:	d5ea      	bpl.n	8006a9a <_printf_float+0x19a>
 8006ac4:	1c4b      	adds	r3, r1, #1
 8006ac6:	e7e7      	b.n	8006a98 <_printf_float+0x198>
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	bfcc      	ite	gt
 8006acc:	2201      	movgt	r2, #1
 8006ace:	f1c1 0202 	rsble	r2, r1, #2
 8006ad2:	4413      	add	r3, r2
 8006ad4:	e7e0      	b.n	8006a98 <_printf_float+0x198>
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	055a      	lsls	r2, r3, #21
 8006ada:	d407      	bmi.n	8006aec <_printf_float+0x1ec>
 8006adc:	6923      	ldr	r3, [r4, #16]
 8006ade:	4642      	mov	r2, r8
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	47b8      	blx	r7
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	d12b      	bne.n	8006b42 <_printf_float+0x242>
 8006aea:	e764      	b.n	80069b6 <_printf_float+0xb6>
 8006aec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006af0:	f240 80dd 	bls.w	8006cae <_printf_float+0x3ae>
 8006af4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006af8:	2200      	movs	r2, #0
 8006afa:	2300      	movs	r3, #0
 8006afc:	f7f9 ffc0 	bl	8000a80 <__aeabi_dcmpeq>
 8006b00:	2800      	cmp	r0, #0
 8006b02:	d033      	beq.n	8006b6c <_printf_float+0x26c>
 8006b04:	2301      	movs	r3, #1
 8006b06:	4631      	mov	r1, r6
 8006b08:	4628      	mov	r0, r5
 8006b0a:	4a35      	ldr	r2, [pc, #212]	; (8006be0 <_printf_float+0x2e0>)
 8006b0c:	47b8      	blx	r7
 8006b0e:	3001      	adds	r0, #1
 8006b10:	f43f af51 	beq.w	80069b6 <_printf_float+0xb6>
 8006b14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	db02      	blt.n	8006b22 <_printf_float+0x222>
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	07d8      	lsls	r0, r3, #31
 8006b20:	d50f      	bpl.n	8006b42 <_printf_float+0x242>
 8006b22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b26:	4631      	mov	r1, r6
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b8      	blx	r7
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	f43f af42 	beq.w	80069b6 <_printf_float+0xb6>
 8006b32:	f04f 0800 	mov.w	r8, #0
 8006b36:	f104 091a 	add.w	r9, r4, #26
 8006b3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	4543      	cmp	r3, r8
 8006b40:	dc09      	bgt.n	8006b56 <_printf_float+0x256>
 8006b42:	6823      	ldr	r3, [r4, #0]
 8006b44:	079b      	lsls	r3, r3, #30
 8006b46:	f100 8102 	bmi.w	8006d4e <_printf_float+0x44e>
 8006b4a:	68e0      	ldr	r0, [r4, #12]
 8006b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b4e:	4298      	cmp	r0, r3
 8006b50:	bfb8      	it	lt
 8006b52:	4618      	movlt	r0, r3
 8006b54:	e731      	b.n	80069ba <_printf_float+0xba>
 8006b56:	2301      	movs	r3, #1
 8006b58:	464a      	mov	r2, r9
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	47b8      	blx	r7
 8006b60:	3001      	adds	r0, #1
 8006b62:	f43f af28 	beq.w	80069b6 <_printf_float+0xb6>
 8006b66:	f108 0801 	add.w	r8, r8, #1
 8006b6a:	e7e6      	b.n	8006b3a <_printf_float+0x23a>
 8006b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	dc38      	bgt.n	8006be4 <_printf_float+0x2e4>
 8006b72:	2301      	movs	r3, #1
 8006b74:	4631      	mov	r1, r6
 8006b76:	4628      	mov	r0, r5
 8006b78:	4a19      	ldr	r2, [pc, #100]	; (8006be0 <_printf_float+0x2e0>)
 8006b7a:	47b8      	blx	r7
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	f43f af1a 	beq.w	80069b6 <_printf_float+0xb6>
 8006b82:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006b86:	4313      	orrs	r3, r2
 8006b88:	d102      	bne.n	8006b90 <_printf_float+0x290>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	07d9      	lsls	r1, r3, #31
 8006b8e:	d5d8      	bpl.n	8006b42 <_printf_float+0x242>
 8006b90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b94:	4631      	mov	r1, r6
 8006b96:	4628      	mov	r0, r5
 8006b98:	47b8      	blx	r7
 8006b9a:	3001      	adds	r0, #1
 8006b9c:	f43f af0b 	beq.w	80069b6 <_printf_float+0xb6>
 8006ba0:	f04f 0900 	mov.w	r9, #0
 8006ba4:	f104 0a1a 	add.w	sl, r4, #26
 8006ba8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006baa:	425b      	negs	r3, r3
 8006bac:	454b      	cmp	r3, r9
 8006bae:	dc01      	bgt.n	8006bb4 <_printf_float+0x2b4>
 8006bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bb2:	e794      	b.n	8006ade <_printf_float+0x1de>
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	4652      	mov	r2, sl
 8006bb8:	4631      	mov	r1, r6
 8006bba:	4628      	mov	r0, r5
 8006bbc:	47b8      	blx	r7
 8006bbe:	3001      	adds	r0, #1
 8006bc0:	f43f aef9 	beq.w	80069b6 <_printf_float+0xb6>
 8006bc4:	f109 0901 	add.w	r9, r9, #1
 8006bc8:	e7ee      	b.n	8006ba8 <_printf_float+0x2a8>
 8006bca:	bf00      	nop
 8006bcc:	7fefffff 	.word	0x7fefffff
 8006bd0:	0800b0a8 	.word	0x0800b0a8
 8006bd4:	0800b0ac 	.word	0x0800b0ac
 8006bd8:	0800b0b4 	.word	0x0800b0b4
 8006bdc:	0800b0b0 	.word	0x0800b0b0
 8006be0:	0800b0b8 	.word	0x0800b0b8
 8006be4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006be6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006be8:	429a      	cmp	r2, r3
 8006bea:	bfa8      	it	ge
 8006bec:	461a      	movge	r2, r3
 8006bee:	2a00      	cmp	r2, #0
 8006bf0:	4691      	mov	r9, r2
 8006bf2:	dc37      	bgt.n	8006c64 <_printf_float+0x364>
 8006bf4:	f04f 0b00 	mov.w	fp, #0
 8006bf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bfc:	f104 021a 	add.w	r2, r4, #26
 8006c00:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006c04:	ebaa 0309 	sub.w	r3, sl, r9
 8006c08:	455b      	cmp	r3, fp
 8006c0a:	dc33      	bgt.n	8006c74 <_printf_float+0x374>
 8006c0c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c10:	429a      	cmp	r2, r3
 8006c12:	db3b      	blt.n	8006c8c <_printf_float+0x38c>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	07da      	lsls	r2, r3, #31
 8006c18:	d438      	bmi.n	8006c8c <_printf_float+0x38c>
 8006c1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c1c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006c1e:	eba3 020a 	sub.w	r2, r3, sl
 8006c22:	eba3 0901 	sub.w	r9, r3, r1
 8006c26:	4591      	cmp	r9, r2
 8006c28:	bfa8      	it	ge
 8006c2a:	4691      	movge	r9, r2
 8006c2c:	f1b9 0f00 	cmp.w	r9, #0
 8006c30:	dc34      	bgt.n	8006c9c <_printf_float+0x39c>
 8006c32:	f04f 0800 	mov.w	r8, #0
 8006c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c3a:	f104 0a1a 	add.w	sl, r4, #26
 8006c3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c42:	1a9b      	subs	r3, r3, r2
 8006c44:	eba3 0309 	sub.w	r3, r3, r9
 8006c48:	4543      	cmp	r3, r8
 8006c4a:	f77f af7a 	ble.w	8006b42 <_printf_float+0x242>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	4652      	mov	r2, sl
 8006c52:	4631      	mov	r1, r6
 8006c54:	4628      	mov	r0, r5
 8006c56:	47b8      	blx	r7
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f43f aeac 	beq.w	80069b6 <_printf_float+0xb6>
 8006c5e:	f108 0801 	add.w	r8, r8, #1
 8006c62:	e7ec      	b.n	8006c3e <_printf_float+0x33e>
 8006c64:	4613      	mov	r3, r2
 8006c66:	4631      	mov	r1, r6
 8006c68:	4642      	mov	r2, r8
 8006c6a:	4628      	mov	r0, r5
 8006c6c:	47b8      	blx	r7
 8006c6e:	3001      	adds	r0, #1
 8006c70:	d1c0      	bne.n	8006bf4 <_printf_float+0x2f4>
 8006c72:	e6a0      	b.n	80069b6 <_printf_float+0xb6>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4631      	mov	r1, r6
 8006c78:	4628      	mov	r0, r5
 8006c7a:	920b      	str	r2, [sp, #44]	; 0x2c
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	f43f ae99 	beq.w	80069b6 <_printf_float+0xb6>
 8006c84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c86:	f10b 0b01 	add.w	fp, fp, #1
 8006c8a:	e7b9      	b.n	8006c00 <_printf_float+0x300>
 8006c8c:	4631      	mov	r1, r6
 8006c8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c92:	4628      	mov	r0, r5
 8006c94:	47b8      	blx	r7
 8006c96:	3001      	adds	r0, #1
 8006c98:	d1bf      	bne.n	8006c1a <_printf_float+0x31a>
 8006c9a:	e68c      	b.n	80069b6 <_printf_float+0xb6>
 8006c9c:	464b      	mov	r3, r9
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	eb08 020a 	add.w	r2, r8, sl
 8006ca6:	47b8      	blx	r7
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d1c2      	bne.n	8006c32 <_printf_float+0x332>
 8006cac:	e683      	b.n	80069b6 <_printf_float+0xb6>
 8006cae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cb0:	2a01      	cmp	r2, #1
 8006cb2:	dc01      	bgt.n	8006cb8 <_printf_float+0x3b8>
 8006cb4:	07db      	lsls	r3, r3, #31
 8006cb6:	d537      	bpl.n	8006d28 <_printf_float+0x428>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	4642      	mov	r2, r8
 8006cbc:	4631      	mov	r1, r6
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	47b8      	blx	r7
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	f43f ae77 	beq.w	80069b6 <_printf_float+0xb6>
 8006cc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ccc:	4631      	mov	r1, r6
 8006cce:	4628      	mov	r0, r5
 8006cd0:	47b8      	blx	r7
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	f43f ae6f 	beq.w	80069b6 <_printf_float+0xb6>
 8006cd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006cdc:	2200      	movs	r2, #0
 8006cde:	2300      	movs	r3, #0
 8006ce0:	f7f9 fece 	bl	8000a80 <__aeabi_dcmpeq>
 8006ce4:	b9d8      	cbnz	r0, 8006d1e <_printf_float+0x41e>
 8006ce6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ce8:	f108 0201 	add.w	r2, r8, #1
 8006cec:	3b01      	subs	r3, #1
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d10e      	bne.n	8006d16 <_printf_float+0x416>
 8006cf8:	e65d      	b.n	80069b6 <_printf_float+0xb6>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	464a      	mov	r2, r9
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4628      	mov	r0, r5
 8006d02:	47b8      	blx	r7
 8006d04:	3001      	adds	r0, #1
 8006d06:	f43f ae56 	beq.w	80069b6 <_printf_float+0xb6>
 8006d0a:	f108 0801 	add.w	r8, r8, #1
 8006d0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d10:	3b01      	subs	r3, #1
 8006d12:	4543      	cmp	r3, r8
 8006d14:	dcf1      	bgt.n	8006cfa <_printf_float+0x3fa>
 8006d16:	4653      	mov	r3, sl
 8006d18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006d1c:	e6e0      	b.n	8006ae0 <_printf_float+0x1e0>
 8006d1e:	f04f 0800 	mov.w	r8, #0
 8006d22:	f104 091a 	add.w	r9, r4, #26
 8006d26:	e7f2      	b.n	8006d0e <_printf_float+0x40e>
 8006d28:	2301      	movs	r3, #1
 8006d2a:	4642      	mov	r2, r8
 8006d2c:	e7df      	b.n	8006cee <_printf_float+0x3ee>
 8006d2e:	2301      	movs	r3, #1
 8006d30:	464a      	mov	r2, r9
 8006d32:	4631      	mov	r1, r6
 8006d34:	4628      	mov	r0, r5
 8006d36:	47b8      	blx	r7
 8006d38:	3001      	adds	r0, #1
 8006d3a:	f43f ae3c 	beq.w	80069b6 <_printf_float+0xb6>
 8006d3e:	f108 0801 	add.w	r8, r8, #1
 8006d42:	68e3      	ldr	r3, [r4, #12]
 8006d44:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006d46:	1a5b      	subs	r3, r3, r1
 8006d48:	4543      	cmp	r3, r8
 8006d4a:	dcf0      	bgt.n	8006d2e <_printf_float+0x42e>
 8006d4c:	e6fd      	b.n	8006b4a <_printf_float+0x24a>
 8006d4e:	f04f 0800 	mov.w	r8, #0
 8006d52:	f104 0919 	add.w	r9, r4, #25
 8006d56:	e7f4      	b.n	8006d42 <_printf_float+0x442>

08006d58 <_printf_common>:
 8006d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d5c:	4616      	mov	r6, r2
 8006d5e:	4699      	mov	r9, r3
 8006d60:	688a      	ldr	r2, [r1, #8]
 8006d62:	690b      	ldr	r3, [r1, #16]
 8006d64:	4607      	mov	r7, r0
 8006d66:	4293      	cmp	r3, r2
 8006d68:	bfb8      	it	lt
 8006d6a:	4613      	movlt	r3, r2
 8006d6c:	6033      	str	r3, [r6, #0]
 8006d6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d72:	460c      	mov	r4, r1
 8006d74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d78:	b10a      	cbz	r2, 8006d7e <_printf_common+0x26>
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	6033      	str	r3, [r6, #0]
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	0699      	lsls	r1, r3, #26
 8006d82:	bf42      	ittt	mi
 8006d84:	6833      	ldrmi	r3, [r6, #0]
 8006d86:	3302      	addmi	r3, #2
 8006d88:	6033      	strmi	r3, [r6, #0]
 8006d8a:	6825      	ldr	r5, [r4, #0]
 8006d8c:	f015 0506 	ands.w	r5, r5, #6
 8006d90:	d106      	bne.n	8006da0 <_printf_common+0x48>
 8006d92:	f104 0a19 	add.w	sl, r4, #25
 8006d96:	68e3      	ldr	r3, [r4, #12]
 8006d98:	6832      	ldr	r2, [r6, #0]
 8006d9a:	1a9b      	subs	r3, r3, r2
 8006d9c:	42ab      	cmp	r3, r5
 8006d9e:	dc28      	bgt.n	8006df2 <_printf_common+0x9a>
 8006da0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006da4:	1e13      	subs	r3, r2, #0
 8006da6:	6822      	ldr	r2, [r4, #0]
 8006da8:	bf18      	it	ne
 8006daa:	2301      	movne	r3, #1
 8006dac:	0692      	lsls	r2, r2, #26
 8006dae:	d42d      	bmi.n	8006e0c <_printf_common+0xb4>
 8006db0:	4649      	mov	r1, r9
 8006db2:	4638      	mov	r0, r7
 8006db4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006db8:	47c0      	blx	r8
 8006dba:	3001      	adds	r0, #1
 8006dbc:	d020      	beq.n	8006e00 <_printf_common+0xa8>
 8006dbe:	6823      	ldr	r3, [r4, #0]
 8006dc0:	68e5      	ldr	r5, [r4, #12]
 8006dc2:	f003 0306 	and.w	r3, r3, #6
 8006dc6:	2b04      	cmp	r3, #4
 8006dc8:	bf18      	it	ne
 8006dca:	2500      	movne	r5, #0
 8006dcc:	6832      	ldr	r2, [r6, #0]
 8006dce:	f04f 0600 	mov.w	r6, #0
 8006dd2:	68a3      	ldr	r3, [r4, #8]
 8006dd4:	bf08      	it	eq
 8006dd6:	1aad      	subeq	r5, r5, r2
 8006dd8:	6922      	ldr	r2, [r4, #16]
 8006dda:	bf08      	it	eq
 8006ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006de0:	4293      	cmp	r3, r2
 8006de2:	bfc4      	itt	gt
 8006de4:	1a9b      	subgt	r3, r3, r2
 8006de6:	18ed      	addgt	r5, r5, r3
 8006de8:	341a      	adds	r4, #26
 8006dea:	42b5      	cmp	r5, r6
 8006dec:	d11a      	bne.n	8006e24 <_printf_common+0xcc>
 8006dee:	2000      	movs	r0, #0
 8006df0:	e008      	b.n	8006e04 <_printf_common+0xac>
 8006df2:	2301      	movs	r3, #1
 8006df4:	4652      	mov	r2, sl
 8006df6:	4649      	mov	r1, r9
 8006df8:	4638      	mov	r0, r7
 8006dfa:	47c0      	blx	r8
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	d103      	bne.n	8006e08 <_printf_common+0xb0>
 8006e00:	f04f 30ff 	mov.w	r0, #4294967295
 8006e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e08:	3501      	adds	r5, #1
 8006e0a:	e7c4      	b.n	8006d96 <_printf_common+0x3e>
 8006e0c:	2030      	movs	r0, #48	; 0x30
 8006e0e:	18e1      	adds	r1, r4, r3
 8006e10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e14:	1c5a      	adds	r2, r3, #1
 8006e16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e1a:	4422      	add	r2, r4
 8006e1c:	3302      	adds	r3, #2
 8006e1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e22:	e7c5      	b.n	8006db0 <_printf_common+0x58>
 8006e24:	2301      	movs	r3, #1
 8006e26:	4622      	mov	r2, r4
 8006e28:	4649      	mov	r1, r9
 8006e2a:	4638      	mov	r0, r7
 8006e2c:	47c0      	blx	r8
 8006e2e:	3001      	adds	r0, #1
 8006e30:	d0e6      	beq.n	8006e00 <_printf_common+0xa8>
 8006e32:	3601      	adds	r6, #1
 8006e34:	e7d9      	b.n	8006dea <_printf_common+0x92>
	...

08006e38 <_printf_i>:
 8006e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e3c:	7e0f      	ldrb	r7, [r1, #24]
 8006e3e:	4691      	mov	r9, r2
 8006e40:	2f78      	cmp	r7, #120	; 0x78
 8006e42:	4680      	mov	r8, r0
 8006e44:	460c      	mov	r4, r1
 8006e46:	469a      	mov	sl, r3
 8006e48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e4e:	d807      	bhi.n	8006e60 <_printf_i+0x28>
 8006e50:	2f62      	cmp	r7, #98	; 0x62
 8006e52:	d80a      	bhi.n	8006e6a <_printf_i+0x32>
 8006e54:	2f00      	cmp	r7, #0
 8006e56:	f000 80d9 	beq.w	800700c <_printf_i+0x1d4>
 8006e5a:	2f58      	cmp	r7, #88	; 0x58
 8006e5c:	f000 80a4 	beq.w	8006fa8 <_printf_i+0x170>
 8006e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e68:	e03a      	b.n	8006ee0 <_printf_i+0xa8>
 8006e6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e6e:	2b15      	cmp	r3, #21
 8006e70:	d8f6      	bhi.n	8006e60 <_printf_i+0x28>
 8006e72:	a101      	add	r1, pc, #4	; (adr r1, 8006e78 <_printf_i+0x40>)
 8006e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e78:	08006ed1 	.word	0x08006ed1
 8006e7c:	08006ee5 	.word	0x08006ee5
 8006e80:	08006e61 	.word	0x08006e61
 8006e84:	08006e61 	.word	0x08006e61
 8006e88:	08006e61 	.word	0x08006e61
 8006e8c:	08006e61 	.word	0x08006e61
 8006e90:	08006ee5 	.word	0x08006ee5
 8006e94:	08006e61 	.word	0x08006e61
 8006e98:	08006e61 	.word	0x08006e61
 8006e9c:	08006e61 	.word	0x08006e61
 8006ea0:	08006e61 	.word	0x08006e61
 8006ea4:	08006ff3 	.word	0x08006ff3
 8006ea8:	08006f15 	.word	0x08006f15
 8006eac:	08006fd5 	.word	0x08006fd5
 8006eb0:	08006e61 	.word	0x08006e61
 8006eb4:	08006e61 	.word	0x08006e61
 8006eb8:	08007015 	.word	0x08007015
 8006ebc:	08006e61 	.word	0x08006e61
 8006ec0:	08006f15 	.word	0x08006f15
 8006ec4:	08006e61 	.word	0x08006e61
 8006ec8:	08006e61 	.word	0x08006e61
 8006ecc:	08006fdd 	.word	0x08006fdd
 8006ed0:	682b      	ldr	r3, [r5, #0]
 8006ed2:	1d1a      	adds	r2, r3, #4
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	602a      	str	r2, [r5, #0]
 8006ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006edc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e0a4      	b.n	800702e <_printf_i+0x1f6>
 8006ee4:	6820      	ldr	r0, [r4, #0]
 8006ee6:	6829      	ldr	r1, [r5, #0]
 8006ee8:	0606      	lsls	r6, r0, #24
 8006eea:	f101 0304 	add.w	r3, r1, #4
 8006eee:	d50a      	bpl.n	8006f06 <_printf_i+0xce>
 8006ef0:	680e      	ldr	r6, [r1, #0]
 8006ef2:	602b      	str	r3, [r5, #0]
 8006ef4:	2e00      	cmp	r6, #0
 8006ef6:	da03      	bge.n	8006f00 <_printf_i+0xc8>
 8006ef8:	232d      	movs	r3, #45	; 0x2d
 8006efa:	4276      	negs	r6, r6
 8006efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f00:	230a      	movs	r3, #10
 8006f02:	485e      	ldr	r0, [pc, #376]	; (800707c <_printf_i+0x244>)
 8006f04:	e019      	b.n	8006f3a <_printf_i+0x102>
 8006f06:	680e      	ldr	r6, [r1, #0]
 8006f08:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f0c:	602b      	str	r3, [r5, #0]
 8006f0e:	bf18      	it	ne
 8006f10:	b236      	sxthne	r6, r6
 8006f12:	e7ef      	b.n	8006ef4 <_printf_i+0xbc>
 8006f14:	682b      	ldr	r3, [r5, #0]
 8006f16:	6820      	ldr	r0, [r4, #0]
 8006f18:	1d19      	adds	r1, r3, #4
 8006f1a:	6029      	str	r1, [r5, #0]
 8006f1c:	0601      	lsls	r1, r0, #24
 8006f1e:	d501      	bpl.n	8006f24 <_printf_i+0xec>
 8006f20:	681e      	ldr	r6, [r3, #0]
 8006f22:	e002      	b.n	8006f2a <_printf_i+0xf2>
 8006f24:	0646      	lsls	r6, r0, #25
 8006f26:	d5fb      	bpl.n	8006f20 <_printf_i+0xe8>
 8006f28:	881e      	ldrh	r6, [r3, #0]
 8006f2a:	2f6f      	cmp	r7, #111	; 0x6f
 8006f2c:	bf0c      	ite	eq
 8006f2e:	2308      	moveq	r3, #8
 8006f30:	230a      	movne	r3, #10
 8006f32:	4852      	ldr	r0, [pc, #328]	; (800707c <_printf_i+0x244>)
 8006f34:	2100      	movs	r1, #0
 8006f36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f3a:	6865      	ldr	r5, [r4, #4]
 8006f3c:	2d00      	cmp	r5, #0
 8006f3e:	bfa8      	it	ge
 8006f40:	6821      	ldrge	r1, [r4, #0]
 8006f42:	60a5      	str	r5, [r4, #8]
 8006f44:	bfa4      	itt	ge
 8006f46:	f021 0104 	bicge.w	r1, r1, #4
 8006f4a:	6021      	strge	r1, [r4, #0]
 8006f4c:	b90e      	cbnz	r6, 8006f52 <_printf_i+0x11a>
 8006f4e:	2d00      	cmp	r5, #0
 8006f50:	d04d      	beq.n	8006fee <_printf_i+0x1b6>
 8006f52:	4615      	mov	r5, r2
 8006f54:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f58:	fb03 6711 	mls	r7, r3, r1, r6
 8006f5c:	5dc7      	ldrb	r7, [r0, r7]
 8006f5e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f62:	4637      	mov	r7, r6
 8006f64:	42bb      	cmp	r3, r7
 8006f66:	460e      	mov	r6, r1
 8006f68:	d9f4      	bls.n	8006f54 <_printf_i+0x11c>
 8006f6a:	2b08      	cmp	r3, #8
 8006f6c:	d10b      	bne.n	8006f86 <_printf_i+0x14e>
 8006f6e:	6823      	ldr	r3, [r4, #0]
 8006f70:	07de      	lsls	r6, r3, #31
 8006f72:	d508      	bpl.n	8006f86 <_printf_i+0x14e>
 8006f74:	6923      	ldr	r3, [r4, #16]
 8006f76:	6861      	ldr	r1, [r4, #4]
 8006f78:	4299      	cmp	r1, r3
 8006f7a:	bfde      	ittt	le
 8006f7c:	2330      	movle	r3, #48	; 0x30
 8006f7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f82:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f86:	1b52      	subs	r2, r2, r5
 8006f88:	6122      	str	r2, [r4, #16]
 8006f8a:	464b      	mov	r3, r9
 8006f8c:	4621      	mov	r1, r4
 8006f8e:	4640      	mov	r0, r8
 8006f90:	f8cd a000 	str.w	sl, [sp]
 8006f94:	aa03      	add	r2, sp, #12
 8006f96:	f7ff fedf 	bl	8006d58 <_printf_common>
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	d14c      	bne.n	8007038 <_printf_i+0x200>
 8006f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa2:	b004      	add	sp, #16
 8006fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fa8:	4834      	ldr	r0, [pc, #208]	; (800707c <_printf_i+0x244>)
 8006faa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006fae:	6829      	ldr	r1, [r5, #0]
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	f851 6b04 	ldr.w	r6, [r1], #4
 8006fb6:	6029      	str	r1, [r5, #0]
 8006fb8:	061d      	lsls	r5, r3, #24
 8006fba:	d514      	bpl.n	8006fe6 <_printf_i+0x1ae>
 8006fbc:	07df      	lsls	r7, r3, #31
 8006fbe:	bf44      	itt	mi
 8006fc0:	f043 0320 	orrmi.w	r3, r3, #32
 8006fc4:	6023      	strmi	r3, [r4, #0]
 8006fc6:	b91e      	cbnz	r6, 8006fd0 <_printf_i+0x198>
 8006fc8:	6823      	ldr	r3, [r4, #0]
 8006fca:	f023 0320 	bic.w	r3, r3, #32
 8006fce:	6023      	str	r3, [r4, #0]
 8006fd0:	2310      	movs	r3, #16
 8006fd2:	e7af      	b.n	8006f34 <_printf_i+0xfc>
 8006fd4:	6823      	ldr	r3, [r4, #0]
 8006fd6:	f043 0320 	orr.w	r3, r3, #32
 8006fda:	6023      	str	r3, [r4, #0]
 8006fdc:	2378      	movs	r3, #120	; 0x78
 8006fde:	4828      	ldr	r0, [pc, #160]	; (8007080 <_printf_i+0x248>)
 8006fe0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006fe4:	e7e3      	b.n	8006fae <_printf_i+0x176>
 8006fe6:	0659      	lsls	r1, r3, #25
 8006fe8:	bf48      	it	mi
 8006fea:	b2b6      	uxthmi	r6, r6
 8006fec:	e7e6      	b.n	8006fbc <_printf_i+0x184>
 8006fee:	4615      	mov	r5, r2
 8006ff0:	e7bb      	b.n	8006f6a <_printf_i+0x132>
 8006ff2:	682b      	ldr	r3, [r5, #0]
 8006ff4:	6826      	ldr	r6, [r4, #0]
 8006ff6:	1d18      	adds	r0, r3, #4
 8006ff8:	6961      	ldr	r1, [r4, #20]
 8006ffa:	6028      	str	r0, [r5, #0]
 8006ffc:	0635      	lsls	r5, r6, #24
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	d501      	bpl.n	8007006 <_printf_i+0x1ce>
 8007002:	6019      	str	r1, [r3, #0]
 8007004:	e002      	b.n	800700c <_printf_i+0x1d4>
 8007006:	0670      	lsls	r0, r6, #25
 8007008:	d5fb      	bpl.n	8007002 <_printf_i+0x1ca>
 800700a:	8019      	strh	r1, [r3, #0]
 800700c:	2300      	movs	r3, #0
 800700e:	4615      	mov	r5, r2
 8007010:	6123      	str	r3, [r4, #16]
 8007012:	e7ba      	b.n	8006f8a <_printf_i+0x152>
 8007014:	682b      	ldr	r3, [r5, #0]
 8007016:	2100      	movs	r1, #0
 8007018:	1d1a      	adds	r2, r3, #4
 800701a:	602a      	str	r2, [r5, #0]
 800701c:	681d      	ldr	r5, [r3, #0]
 800701e:	6862      	ldr	r2, [r4, #4]
 8007020:	4628      	mov	r0, r5
 8007022:	f002 fb0f 	bl	8009644 <memchr>
 8007026:	b108      	cbz	r0, 800702c <_printf_i+0x1f4>
 8007028:	1b40      	subs	r0, r0, r5
 800702a:	6060      	str	r0, [r4, #4]
 800702c:	6863      	ldr	r3, [r4, #4]
 800702e:	6123      	str	r3, [r4, #16]
 8007030:	2300      	movs	r3, #0
 8007032:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007036:	e7a8      	b.n	8006f8a <_printf_i+0x152>
 8007038:	462a      	mov	r2, r5
 800703a:	4649      	mov	r1, r9
 800703c:	4640      	mov	r0, r8
 800703e:	6923      	ldr	r3, [r4, #16]
 8007040:	47d0      	blx	sl
 8007042:	3001      	adds	r0, #1
 8007044:	d0ab      	beq.n	8006f9e <_printf_i+0x166>
 8007046:	6823      	ldr	r3, [r4, #0]
 8007048:	079b      	lsls	r3, r3, #30
 800704a:	d413      	bmi.n	8007074 <_printf_i+0x23c>
 800704c:	68e0      	ldr	r0, [r4, #12]
 800704e:	9b03      	ldr	r3, [sp, #12]
 8007050:	4298      	cmp	r0, r3
 8007052:	bfb8      	it	lt
 8007054:	4618      	movlt	r0, r3
 8007056:	e7a4      	b.n	8006fa2 <_printf_i+0x16a>
 8007058:	2301      	movs	r3, #1
 800705a:	4632      	mov	r2, r6
 800705c:	4649      	mov	r1, r9
 800705e:	4640      	mov	r0, r8
 8007060:	47d0      	blx	sl
 8007062:	3001      	adds	r0, #1
 8007064:	d09b      	beq.n	8006f9e <_printf_i+0x166>
 8007066:	3501      	adds	r5, #1
 8007068:	68e3      	ldr	r3, [r4, #12]
 800706a:	9903      	ldr	r1, [sp, #12]
 800706c:	1a5b      	subs	r3, r3, r1
 800706e:	42ab      	cmp	r3, r5
 8007070:	dcf2      	bgt.n	8007058 <_printf_i+0x220>
 8007072:	e7eb      	b.n	800704c <_printf_i+0x214>
 8007074:	2500      	movs	r5, #0
 8007076:	f104 0619 	add.w	r6, r4, #25
 800707a:	e7f5      	b.n	8007068 <_printf_i+0x230>
 800707c:	0800b0ba 	.word	0x0800b0ba
 8007080:	0800b0cb 	.word	0x0800b0cb

08007084 <_scanf_float>:
 8007084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007088:	b087      	sub	sp, #28
 800708a:	9303      	str	r3, [sp, #12]
 800708c:	688b      	ldr	r3, [r1, #8]
 800708e:	4617      	mov	r7, r2
 8007090:	1e5a      	subs	r2, r3, #1
 8007092:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007096:	bf85      	ittet	hi
 8007098:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800709c:	195b      	addhi	r3, r3, r5
 800709e:	2300      	movls	r3, #0
 80070a0:	9302      	strhi	r3, [sp, #8]
 80070a2:	bf88      	it	hi
 80070a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80070a8:	468b      	mov	fp, r1
 80070aa:	f04f 0500 	mov.w	r5, #0
 80070ae:	bf8c      	ite	hi
 80070b0:	608b      	strhi	r3, [r1, #8]
 80070b2:	9302      	strls	r3, [sp, #8]
 80070b4:	680b      	ldr	r3, [r1, #0]
 80070b6:	4680      	mov	r8, r0
 80070b8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80070bc:	f84b 3b1c 	str.w	r3, [fp], #28
 80070c0:	460c      	mov	r4, r1
 80070c2:	465e      	mov	r6, fp
 80070c4:	46aa      	mov	sl, r5
 80070c6:	46a9      	mov	r9, r5
 80070c8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80070cc:	9501      	str	r5, [sp, #4]
 80070ce:	68a2      	ldr	r2, [r4, #8]
 80070d0:	b152      	cbz	r2, 80070e8 <_scanf_float+0x64>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	2b4e      	cmp	r3, #78	; 0x4e
 80070d8:	d864      	bhi.n	80071a4 <_scanf_float+0x120>
 80070da:	2b40      	cmp	r3, #64	; 0x40
 80070dc:	d83c      	bhi.n	8007158 <_scanf_float+0xd4>
 80070de:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80070e2:	b2c8      	uxtb	r0, r1
 80070e4:	280e      	cmp	r0, #14
 80070e6:	d93a      	bls.n	800715e <_scanf_float+0xda>
 80070e8:	f1b9 0f00 	cmp.w	r9, #0
 80070ec:	d003      	beq.n	80070f6 <_scanf_float+0x72>
 80070ee:	6823      	ldr	r3, [r4, #0]
 80070f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070f4:	6023      	str	r3, [r4, #0]
 80070f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070fa:	f1ba 0f01 	cmp.w	sl, #1
 80070fe:	f200 8113 	bhi.w	8007328 <_scanf_float+0x2a4>
 8007102:	455e      	cmp	r6, fp
 8007104:	f200 8105 	bhi.w	8007312 <_scanf_float+0x28e>
 8007108:	2501      	movs	r5, #1
 800710a:	4628      	mov	r0, r5
 800710c:	b007      	add	sp, #28
 800710e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007112:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007116:	2a0d      	cmp	r2, #13
 8007118:	d8e6      	bhi.n	80070e8 <_scanf_float+0x64>
 800711a:	a101      	add	r1, pc, #4	; (adr r1, 8007120 <_scanf_float+0x9c>)
 800711c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007120:	0800725f 	.word	0x0800725f
 8007124:	080070e9 	.word	0x080070e9
 8007128:	080070e9 	.word	0x080070e9
 800712c:	080070e9 	.word	0x080070e9
 8007130:	080072bf 	.word	0x080072bf
 8007134:	08007297 	.word	0x08007297
 8007138:	080070e9 	.word	0x080070e9
 800713c:	080070e9 	.word	0x080070e9
 8007140:	0800726d 	.word	0x0800726d
 8007144:	080070e9 	.word	0x080070e9
 8007148:	080070e9 	.word	0x080070e9
 800714c:	080070e9 	.word	0x080070e9
 8007150:	080070e9 	.word	0x080070e9
 8007154:	08007225 	.word	0x08007225
 8007158:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800715c:	e7db      	b.n	8007116 <_scanf_float+0x92>
 800715e:	290e      	cmp	r1, #14
 8007160:	d8c2      	bhi.n	80070e8 <_scanf_float+0x64>
 8007162:	a001      	add	r0, pc, #4	; (adr r0, 8007168 <_scanf_float+0xe4>)
 8007164:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007168:	08007217 	.word	0x08007217
 800716c:	080070e9 	.word	0x080070e9
 8007170:	08007217 	.word	0x08007217
 8007174:	080072ab 	.word	0x080072ab
 8007178:	080070e9 	.word	0x080070e9
 800717c:	080071c5 	.word	0x080071c5
 8007180:	08007201 	.word	0x08007201
 8007184:	08007201 	.word	0x08007201
 8007188:	08007201 	.word	0x08007201
 800718c:	08007201 	.word	0x08007201
 8007190:	08007201 	.word	0x08007201
 8007194:	08007201 	.word	0x08007201
 8007198:	08007201 	.word	0x08007201
 800719c:	08007201 	.word	0x08007201
 80071a0:	08007201 	.word	0x08007201
 80071a4:	2b6e      	cmp	r3, #110	; 0x6e
 80071a6:	d809      	bhi.n	80071bc <_scanf_float+0x138>
 80071a8:	2b60      	cmp	r3, #96	; 0x60
 80071aa:	d8b2      	bhi.n	8007112 <_scanf_float+0x8e>
 80071ac:	2b54      	cmp	r3, #84	; 0x54
 80071ae:	d077      	beq.n	80072a0 <_scanf_float+0x21c>
 80071b0:	2b59      	cmp	r3, #89	; 0x59
 80071b2:	d199      	bne.n	80070e8 <_scanf_float+0x64>
 80071b4:	2d07      	cmp	r5, #7
 80071b6:	d197      	bne.n	80070e8 <_scanf_float+0x64>
 80071b8:	2508      	movs	r5, #8
 80071ba:	e029      	b.n	8007210 <_scanf_float+0x18c>
 80071bc:	2b74      	cmp	r3, #116	; 0x74
 80071be:	d06f      	beq.n	80072a0 <_scanf_float+0x21c>
 80071c0:	2b79      	cmp	r3, #121	; 0x79
 80071c2:	e7f6      	b.n	80071b2 <_scanf_float+0x12e>
 80071c4:	6821      	ldr	r1, [r4, #0]
 80071c6:	05c8      	lsls	r0, r1, #23
 80071c8:	d51a      	bpl.n	8007200 <_scanf_float+0x17c>
 80071ca:	9b02      	ldr	r3, [sp, #8]
 80071cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80071d0:	6021      	str	r1, [r4, #0]
 80071d2:	f109 0901 	add.w	r9, r9, #1
 80071d6:	b11b      	cbz	r3, 80071e0 <_scanf_float+0x15c>
 80071d8:	3b01      	subs	r3, #1
 80071da:	3201      	adds	r2, #1
 80071dc:	9302      	str	r3, [sp, #8]
 80071de:	60a2      	str	r2, [r4, #8]
 80071e0:	68a3      	ldr	r3, [r4, #8]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	60a3      	str	r3, [r4, #8]
 80071e6:	6923      	ldr	r3, [r4, #16]
 80071e8:	3301      	adds	r3, #1
 80071ea:	6123      	str	r3, [r4, #16]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	607b      	str	r3, [r7, #4]
 80071f4:	f340 8084 	ble.w	8007300 <_scanf_float+0x27c>
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	3301      	adds	r3, #1
 80071fc:	603b      	str	r3, [r7, #0]
 80071fe:	e766      	b.n	80070ce <_scanf_float+0x4a>
 8007200:	eb1a 0f05 	cmn.w	sl, r5
 8007204:	f47f af70 	bne.w	80070e8 <_scanf_float+0x64>
 8007208:	6822      	ldr	r2, [r4, #0]
 800720a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800720e:	6022      	str	r2, [r4, #0]
 8007210:	f806 3b01 	strb.w	r3, [r6], #1
 8007214:	e7e4      	b.n	80071e0 <_scanf_float+0x15c>
 8007216:	6822      	ldr	r2, [r4, #0]
 8007218:	0610      	lsls	r0, r2, #24
 800721a:	f57f af65 	bpl.w	80070e8 <_scanf_float+0x64>
 800721e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007222:	e7f4      	b.n	800720e <_scanf_float+0x18a>
 8007224:	f1ba 0f00 	cmp.w	sl, #0
 8007228:	d10e      	bne.n	8007248 <_scanf_float+0x1c4>
 800722a:	f1b9 0f00 	cmp.w	r9, #0
 800722e:	d10e      	bne.n	800724e <_scanf_float+0x1ca>
 8007230:	6822      	ldr	r2, [r4, #0]
 8007232:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007236:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800723a:	d108      	bne.n	800724e <_scanf_float+0x1ca>
 800723c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007240:	f04f 0a01 	mov.w	sl, #1
 8007244:	6022      	str	r2, [r4, #0]
 8007246:	e7e3      	b.n	8007210 <_scanf_float+0x18c>
 8007248:	f1ba 0f02 	cmp.w	sl, #2
 800724c:	d055      	beq.n	80072fa <_scanf_float+0x276>
 800724e:	2d01      	cmp	r5, #1
 8007250:	d002      	beq.n	8007258 <_scanf_float+0x1d4>
 8007252:	2d04      	cmp	r5, #4
 8007254:	f47f af48 	bne.w	80070e8 <_scanf_float+0x64>
 8007258:	3501      	adds	r5, #1
 800725a:	b2ed      	uxtb	r5, r5
 800725c:	e7d8      	b.n	8007210 <_scanf_float+0x18c>
 800725e:	f1ba 0f01 	cmp.w	sl, #1
 8007262:	f47f af41 	bne.w	80070e8 <_scanf_float+0x64>
 8007266:	f04f 0a02 	mov.w	sl, #2
 800726a:	e7d1      	b.n	8007210 <_scanf_float+0x18c>
 800726c:	b97d      	cbnz	r5, 800728e <_scanf_float+0x20a>
 800726e:	f1b9 0f00 	cmp.w	r9, #0
 8007272:	f47f af3c 	bne.w	80070ee <_scanf_float+0x6a>
 8007276:	6822      	ldr	r2, [r4, #0]
 8007278:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800727c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007280:	f47f af39 	bne.w	80070f6 <_scanf_float+0x72>
 8007284:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007288:	2501      	movs	r5, #1
 800728a:	6022      	str	r2, [r4, #0]
 800728c:	e7c0      	b.n	8007210 <_scanf_float+0x18c>
 800728e:	2d03      	cmp	r5, #3
 8007290:	d0e2      	beq.n	8007258 <_scanf_float+0x1d4>
 8007292:	2d05      	cmp	r5, #5
 8007294:	e7de      	b.n	8007254 <_scanf_float+0x1d0>
 8007296:	2d02      	cmp	r5, #2
 8007298:	f47f af26 	bne.w	80070e8 <_scanf_float+0x64>
 800729c:	2503      	movs	r5, #3
 800729e:	e7b7      	b.n	8007210 <_scanf_float+0x18c>
 80072a0:	2d06      	cmp	r5, #6
 80072a2:	f47f af21 	bne.w	80070e8 <_scanf_float+0x64>
 80072a6:	2507      	movs	r5, #7
 80072a8:	e7b2      	b.n	8007210 <_scanf_float+0x18c>
 80072aa:	6822      	ldr	r2, [r4, #0]
 80072ac:	0591      	lsls	r1, r2, #22
 80072ae:	f57f af1b 	bpl.w	80070e8 <_scanf_float+0x64>
 80072b2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80072b6:	6022      	str	r2, [r4, #0]
 80072b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80072bc:	e7a8      	b.n	8007210 <_scanf_float+0x18c>
 80072be:	6822      	ldr	r2, [r4, #0]
 80072c0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80072c4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80072c8:	d006      	beq.n	80072d8 <_scanf_float+0x254>
 80072ca:	0550      	lsls	r0, r2, #21
 80072cc:	f57f af0c 	bpl.w	80070e8 <_scanf_float+0x64>
 80072d0:	f1b9 0f00 	cmp.w	r9, #0
 80072d4:	f43f af0f 	beq.w	80070f6 <_scanf_float+0x72>
 80072d8:	0591      	lsls	r1, r2, #22
 80072da:	bf58      	it	pl
 80072dc:	9901      	ldrpl	r1, [sp, #4]
 80072de:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80072e2:	bf58      	it	pl
 80072e4:	eba9 0101 	subpl.w	r1, r9, r1
 80072e8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80072ec:	f04f 0900 	mov.w	r9, #0
 80072f0:	bf58      	it	pl
 80072f2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80072f6:	6022      	str	r2, [r4, #0]
 80072f8:	e78a      	b.n	8007210 <_scanf_float+0x18c>
 80072fa:	f04f 0a03 	mov.w	sl, #3
 80072fe:	e787      	b.n	8007210 <_scanf_float+0x18c>
 8007300:	4639      	mov	r1, r7
 8007302:	4640      	mov	r0, r8
 8007304:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007308:	4798      	blx	r3
 800730a:	2800      	cmp	r0, #0
 800730c:	f43f aedf 	beq.w	80070ce <_scanf_float+0x4a>
 8007310:	e6ea      	b.n	80070e8 <_scanf_float+0x64>
 8007312:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007316:	463a      	mov	r2, r7
 8007318:	4640      	mov	r0, r8
 800731a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800731e:	4798      	blx	r3
 8007320:	6923      	ldr	r3, [r4, #16]
 8007322:	3b01      	subs	r3, #1
 8007324:	6123      	str	r3, [r4, #16]
 8007326:	e6ec      	b.n	8007102 <_scanf_float+0x7e>
 8007328:	1e6b      	subs	r3, r5, #1
 800732a:	2b06      	cmp	r3, #6
 800732c:	d825      	bhi.n	800737a <_scanf_float+0x2f6>
 800732e:	2d02      	cmp	r5, #2
 8007330:	d836      	bhi.n	80073a0 <_scanf_float+0x31c>
 8007332:	455e      	cmp	r6, fp
 8007334:	f67f aee8 	bls.w	8007108 <_scanf_float+0x84>
 8007338:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800733c:	463a      	mov	r2, r7
 800733e:	4640      	mov	r0, r8
 8007340:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007344:	4798      	blx	r3
 8007346:	6923      	ldr	r3, [r4, #16]
 8007348:	3b01      	subs	r3, #1
 800734a:	6123      	str	r3, [r4, #16]
 800734c:	e7f1      	b.n	8007332 <_scanf_float+0x2ae>
 800734e:	9802      	ldr	r0, [sp, #8]
 8007350:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007354:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007358:	463a      	mov	r2, r7
 800735a:	9002      	str	r0, [sp, #8]
 800735c:	4640      	mov	r0, r8
 800735e:	4798      	blx	r3
 8007360:	6923      	ldr	r3, [r4, #16]
 8007362:	3b01      	subs	r3, #1
 8007364:	6123      	str	r3, [r4, #16]
 8007366:	f10a 3aff 	add.w	sl, sl, #4294967295
 800736a:	fa5f fa8a 	uxtb.w	sl, sl
 800736e:	f1ba 0f02 	cmp.w	sl, #2
 8007372:	d1ec      	bne.n	800734e <_scanf_float+0x2ca>
 8007374:	3d03      	subs	r5, #3
 8007376:	b2ed      	uxtb	r5, r5
 8007378:	1b76      	subs	r6, r6, r5
 800737a:	6823      	ldr	r3, [r4, #0]
 800737c:	05da      	lsls	r2, r3, #23
 800737e:	d52f      	bpl.n	80073e0 <_scanf_float+0x35c>
 8007380:	055b      	lsls	r3, r3, #21
 8007382:	d510      	bpl.n	80073a6 <_scanf_float+0x322>
 8007384:	455e      	cmp	r6, fp
 8007386:	f67f aebf 	bls.w	8007108 <_scanf_float+0x84>
 800738a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800738e:	463a      	mov	r2, r7
 8007390:	4640      	mov	r0, r8
 8007392:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007396:	4798      	blx	r3
 8007398:	6923      	ldr	r3, [r4, #16]
 800739a:	3b01      	subs	r3, #1
 800739c:	6123      	str	r3, [r4, #16]
 800739e:	e7f1      	b.n	8007384 <_scanf_float+0x300>
 80073a0:	46aa      	mov	sl, r5
 80073a2:	9602      	str	r6, [sp, #8]
 80073a4:	e7df      	b.n	8007366 <_scanf_float+0x2e2>
 80073a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80073aa:	6923      	ldr	r3, [r4, #16]
 80073ac:	2965      	cmp	r1, #101	; 0x65
 80073ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80073b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80073b6:	6123      	str	r3, [r4, #16]
 80073b8:	d00c      	beq.n	80073d4 <_scanf_float+0x350>
 80073ba:	2945      	cmp	r1, #69	; 0x45
 80073bc:	d00a      	beq.n	80073d4 <_scanf_float+0x350>
 80073be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80073c2:	463a      	mov	r2, r7
 80073c4:	4640      	mov	r0, r8
 80073c6:	4798      	blx	r3
 80073c8:	6923      	ldr	r3, [r4, #16]
 80073ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80073ce:	3b01      	subs	r3, #1
 80073d0:	1eb5      	subs	r5, r6, #2
 80073d2:	6123      	str	r3, [r4, #16]
 80073d4:	463a      	mov	r2, r7
 80073d6:	4640      	mov	r0, r8
 80073d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80073dc:	4798      	blx	r3
 80073de:	462e      	mov	r6, r5
 80073e0:	6825      	ldr	r5, [r4, #0]
 80073e2:	f015 0510 	ands.w	r5, r5, #16
 80073e6:	d155      	bne.n	8007494 <_scanf_float+0x410>
 80073e8:	7035      	strb	r5, [r6, #0]
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80073f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073f4:	d11b      	bne.n	800742e <_scanf_float+0x3aa>
 80073f6:	9b01      	ldr	r3, [sp, #4]
 80073f8:	454b      	cmp	r3, r9
 80073fa:	eba3 0209 	sub.w	r2, r3, r9
 80073fe:	d123      	bne.n	8007448 <_scanf_float+0x3c4>
 8007400:	2200      	movs	r2, #0
 8007402:	4659      	mov	r1, fp
 8007404:	4640      	mov	r0, r8
 8007406:	f000 fe7b 	bl	8008100 <_strtod_r>
 800740a:	6822      	ldr	r2, [r4, #0]
 800740c:	9b03      	ldr	r3, [sp, #12]
 800740e:	f012 0f02 	tst.w	r2, #2
 8007412:	4606      	mov	r6, r0
 8007414:	460f      	mov	r7, r1
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	d021      	beq.n	800745e <_scanf_float+0x3da>
 800741a:	1d1a      	adds	r2, r3, #4
 800741c:	9903      	ldr	r1, [sp, #12]
 800741e:	600a      	str	r2, [r1, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	e9c3 6700 	strd	r6, r7, [r3]
 8007426:	68e3      	ldr	r3, [r4, #12]
 8007428:	3301      	adds	r3, #1
 800742a:	60e3      	str	r3, [r4, #12]
 800742c:	e66d      	b.n	800710a <_scanf_float+0x86>
 800742e:	9b04      	ldr	r3, [sp, #16]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d0e5      	beq.n	8007400 <_scanf_float+0x37c>
 8007434:	9905      	ldr	r1, [sp, #20]
 8007436:	230a      	movs	r3, #10
 8007438:	462a      	mov	r2, r5
 800743a:	4640      	mov	r0, r8
 800743c:	3101      	adds	r1, #1
 800743e:	f000 fee1 	bl	8008204 <_strtol_r>
 8007442:	9b04      	ldr	r3, [sp, #16]
 8007444:	9e05      	ldr	r6, [sp, #20]
 8007446:	1ac2      	subs	r2, r0, r3
 8007448:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800744c:	429e      	cmp	r6, r3
 800744e:	bf28      	it	cs
 8007450:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007454:	4630      	mov	r0, r6
 8007456:	4910      	ldr	r1, [pc, #64]	; (8007498 <_scanf_float+0x414>)
 8007458:	f000 f826 	bl	80074a8 <siprintf>
 800745c:	e7d0      	b.n	8007400 <_scanf_float+0x37c>
 800745e:	f012 0f04 	tst.w	r2, #4
 8007462:	f103 0204 	add.w	r2, r3, #4
 8007466:	d1d9      	bne.n	800741c <_scanf_float+0x398>
 8007468:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800746c:	f8cc 2000 	str.w	r2, [ip]
 8007470:	f8d3 8000 	ldr.w	r8, [r3]
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	f7f9 fb34 	bl	8000ae4 <__aeabi_dcmpun>
 800747c:	b128      	cbz	r0, 800748a <_scanf_float+0x406>
 800747e:	4807      	ldr	r0, [pc, #28]	; (800749c <_scanf_float+0x418>)
 8007480:	f000 f80e 	bl	80074a0 <nanf>
 8007484:	f8c8 0000 	str.w	r0, [r8]
 8007488:	e7cd      	b.n	8007426 <_scanf_float+0x3a2>
 800748a:	4630      	mov	r0, r6
 800748c:	4639      	mov	r1, r7
 800748e:	f7f9 fb87 	bl	8000ba0 <__aeabi_d2f>
 8007492:	e7f7      	b.n	8007484 <_scanf_float+0x400>
 8007494:	2500      	movs	r5, #0
 8007496:	e638      	b.n	800710a <_scanf_float+0x86>
 8007498:	0800b0dc 	.word	0x0800b0dc
 800749c:	0800b4e8 	.word	0x0800b4e8

080074a0 <nanf>:
 80074a0:	4800      	ldr	r0, [pc, #0]	; (80074a4 <nanf+0x4>)
 80074a2:	4770      	bx	lr
 80074a4:	7fc00000 	.word	0x7fc00000

080074a8 <siprintf>:
 80074a8:	b40e      	push	{r1, r2, r3}
 80074aa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80074ae:	b500      	push	{lr}
 80074b0:	b09c      	sub	sp, #112	; 0x70
 80074b2:	ab1d      	add	r3, sp, #116	; 0x74
 80074b4:	9002      	str	r0, [sp, #8]
 80074b6:	9006      	str	r0, [sp, #24]
 80074b8:	9107      	str	r1, [sp, #28]
 80074ba:	9104      	str	r1, [sp, #16]
 80074bc:	4808      	ldr	r0, [pc, #32]	; (80074e0 <siprintf+0x38>)
 80074be:	4909      	ldr	r1, [pc, #36]	; (80074e4 <siprintf+0x3c>)
 80074c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80074c4:	9105      	str	r1, [sp, #20]
 80074c6:	6800      	ldr	r0, [r0, #0]
 80074c8:	a902      	add	r1, sp, #8
 80074ca:	9301      	str	r3, [sp, #4]
 80074cc:	f002 fecc 	bl	800a268 <_svfiprintf_r>
 80074d0:	2200      	movs	r2, #0
 80074d2:	9b02      	ldr	r3, [sp, #8]
 80074d4:	701a      	strb	r2, [r3, #0]
 80074d6:	b01c      	add	sp, #112	; 0x70
 80074d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80074dc:	b003      	add	sp, #12
 80074de:	4770      	bx	lr
 80074e0:	20000034 	.word	0x20000034
 80074e4:	ffff0208 	.word	0xffff0208

080074e8 <sulp>:
 80074e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ec:	460f      	mov	r7, r1
 80074ee:	4690      	mov	r8, r2
 80074f0:	f002 fc26 	bl	8009d40 <__ulp>
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	f1b8 0f00 	cmp.w	r8, #0
 80074fc:	d011      	beq.n	8007522 <sulp+0x3a>
 80074fe:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007502:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007506:	2b00      	cmp	r3, #0
 8007508:	dd0b      	ble.n	8007522 <sulp+0x3a>
 800750a:	2400      	movs	r4, #0
 800750c:	051b      	lsls	r3, r3, #20
 800750e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007512:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007516:	4622      	mov	r2, r4
 8007518:	462b      	mov	r3, r5
 800751a:	f7f9 f849 	bl	80005b0 <__aeabi_dmul>
 800751e:	4604      	mov	r4, r0
 8007520:	460d      	mov	r5, r1
 8007522:	4620      	mov	r0, r4
 8007524:	4629      	mov	r1, r5
 8007526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800752a:	0000      	movs	r0, r0
 800752c:	0000      	movs	r0, r0
	...

08007530 <_strtod_l>:
 8007530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007534:	469b      	mov	fp, r3
 8007536:	2300      	movs	r3, #0
 8007538:	b09f      	sub	sp, #124	; 0x7c
 800753a:	931a      	str	r3, [sp, #104]	; 0x68
 800753c:	4b9e      	ldr	r3, [pc, #632]	; (80077b8 <_strtod_l+0x288>)
 800753e:	4682      	mov	sl, r0
 8007540:	681f      	ldr	r7, [r3, #0]
 8007542:	460e      	mov	r6, r1
 8007544:	4638      	mov	r0, r7
 8007546:	9215      	str	r2, [sp, #84]	; 0x54
 8007548:	f7f8 fe6e 	bl	8000228 <strlen>
 800754c:	f04f 0800 	mov.w	r8, #0
 8007550:	4604      	mov	r4, r0
 8007552:	f04f 0900 	mov.w	r9, #0
 8007556:	9619      	str	r6, [sp, #100]	; 0x64
 8007558:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800755a:	781a      	ldrb	r2, [r3, #0]
 800755c:	2a2b      	cmp	r2, #43	; 0x2b
 800755e:	d04c      	beq.n	80075fa <_strtod_l+0xca>
 8007560:	d83a      	bhi.n	80075d8 <_strtod_l+0xa8>
 8007562:	2a0d      	cmp	r2, #13
 8007564:	d833      	bhi.n	80075ce <_strtod_l+0x9e>
 8007566:	2a08      	cmp	r2, #8
 8007568:	d833      	bhi.n	80075d2 <_strtod_l+0xa2>
 800756a:	2a00      	cmp	r2, #0
 800756c:	d03d      	beq.n	80075ea <_strtod_l+0xba>
 800756e:	2300      	movs	r3, #0
 8007570:	930a      	str	r3, [sp, #40]	; 0x28
 8007572:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007574:	782b      	ldrb	r3, [r5, #0]
 8007576:	2b30      	cmp	r3, #48	; 0x30
 8007578:	f040 80aa 	bne.w	80076d0 <_strtod_l+0x1a0>
 800757c:	786b      	ldrb	r3, [r5, #1]
 800757e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007582:	2b58      	cmp	r3, #88	; 0x58
 8007584:	d166      	bne.n	8007654 <_strtod_l+0x124>
 8007586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007588:	4650      	mov	r0, sl
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	ab1a      	add	r3, sp, #104	; 0x68
 800758e:	9300      	str	r3, [sp, #0]
 8007590:	4a8a      	ldr	r2, [pc, #552]	; (80077bc <_strtod_l+0x28c>)
 8007592:	f8cd b008 	str.w	fp, [sp, #8]
 8007596:	ab1b      	add	r3, sp, #108	; 0x6c
 8007598:	a919      	add	r1, sp, #100	; 0x64
 800759a:	f001 fd37 	bl	800900c <__gethex>
 800759e:	f010 0607 	ands.w	r6, r0, #7
 80075a2:	4604      	mov	r4, r0
 80075a4:	d005      	beq.n	80075b2 <_strtod_l+0x82>
 80075a6:	2e06      	cmp	r6, #6
 80075a8:	d129      	bne.n	80075fe <_strtod_l+0xce>
 80075aa:	2300      	movs	r3, #0
 80075ac:	3501      	adds	r5, #1
 80075ae:	9519      	str	r5, [sp, #100]	; 0x64
 80075b0:	930a      	str	r3, [sp, #40]	; 0x28
 80075b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f040 858a 	bne.w	80080ce <_strtod_l+0xb9e>
 80075ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075bc:	b1d3      	cbz	r3, 80075f4 <_strtod_l+0xc4>
 80075be:	4642      	mov	r2, r8
 80075c0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80075c4:	4610      	mov	r0, r2
 80075c6:	4619      	mov	r1, r3
 80075c8:	b01f      	add	sp, #124	; 0x7c
 80075ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ce:	2a20      	cmp	r2, #32
 80075d0:	d1cd      	bne.n	800756e <_strtod_l+0x3e>
 80075d2:	3301      	adds	r3, #1
 80075d4:	9319      	str	r3, [sp, #100]	; 0x64
 80075d6:	e7bf      	b.n	8007558 <_strtod_l+0x28>
 80075d8:	2a2d      	cmp	r2, #45	; 0x2d
 80075da:	d1c8      	bne.n	800756e <_strtod_l+0x3e>
 80075dc:	2201      	movs	r2, #1
 80075de:	920a      	str	r2, [sp, #40]	; 0x28
 80075e0:	1c5a      	adds	r2, r3, #1
 80075e2:	9219      	str	r2, [sp, #100]	; 0x64
 80075e4:	785b      	ldrb	r3, [r3, #1]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1c3      	bne.n	8007572 <_strtod_l+0x42>
 80075ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075ec:	9619      	str	r6, [sp, #100]	; 0x64
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f040 856b 	bne.w	80080ca <_strtod_l+0xb9a>
 80075f4:	4642      	mov	r2, r8
 80075f6:	464b      	mov	r3, r9
 80075f8:	e7e4      	b.n	80075c4 <_strtod_l+0x94>
 80075fa:	2200      	movs	r2, #0
 80075fc:	e7ef      	b.n	80075de <_strtod_l+0xae>
 80075fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007600:	b13a      	cbz	r2, 8007612 <_strtod_l+0xe2>
 8007602:	2135      	movs	r1, #53	; 0x35
 8007604:	a81c      	add	r0, sp, #112	; 0x70
 8007606:	f002 fc9f 	bl	8009f48 <__copybits>
 800760a:	4650      	mov	r0, sl
 800760c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800760e:	f002 f867 	bl	80096e0 <_Bfree>
 8007612:	3e01      	subs	r6, #1
 8007614:	2e04      	cmp	r6, #4
 8007616:	d806      	bhi.n	8007626 <_strtod_l+0xf6>
 8007618:	e8df f006 	tbb	[pc, r6]
 800761c:	1714030a 	.word	0x1714030a
 8007620:	0a          	.byte	0x0a
 8007621:	00          	.byte	0x00
 8007622:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007626:	0721      	lsls	r1, r4, #28
 8007628:	d5c3      	bpl.n	80075b2 <_strtod_l+0x82>
 800762a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800762e:	e7c0      	b.n	80075b2 <_strtod_l+0x82>
 8007630:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007632:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007636:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800763a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800763e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007642:	e7f0      	b.n	8007626 <_strtod_l+0xf6>
 8007644:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80077c0 <_strtod_l+0x290>
 8007648:	e7ed      	b.n	8007626 <_strtod_l+0xf6>
 800764a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800764e:	f04f 38ff 	mov.w	r8, #4294967295
 8007652:	e7e8      	b.n	8007626 <_strtod_l+0xf6>
 8007654:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007656:	1c5a      	adds	r2, r3, #1
 8007658:	9219      	str	r2, [sp, #100]	; 0x64
 800765a:	785b      	ldrb	r3, [r3, #1]
 800765c:	2b30      	cmp	r3, #48	; 0x30
 800765e:	d0f9      	beq.n	8007654 <_strtod_l+0x124>
 8007660:	2b00      	cmp	r3, #0
 8007662:	d0a6      	beq.n	80075b2 <_strtod_l+0x82>
 8007664:	2301      	movs	r3, #1
 8007666:	9307      	str	r3, [sp, #28]
 8007668:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800766a:	220a      	movs	r2, #10
 800766c:	9308      	str	r3, [sp, #32]
 800766e:	2300      	movs	r3, #0
 8007670:	469b      	mov	fp, r3
 8007672:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007676:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007678:	7805      	ldrb	r5, [r0, #0]
 800767a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800767e:	b2d9      	uxtb	r1, r3
 8007680:	2909      	cmp	r1, #9
 8007682:	d927      	bls.n	80076d4 <_strtod_l+0x1a4>
 8007684:	4622      	mov	r2, r4
 8007686:	4639      	mov	r1, r7
 8007688:	f002 ff04 	bl	800a494 <strncmp>
 800768c:	2800      	cmp	r0, #0
 800768e:	d033      	beq.n	80076f8 <_strtod_l+0x1c8>
 8007690:	2000      	movs	r0, #0
 8007692:	462a      	mov	r2, r5
 8007694:	465c      	mov	r4, fp
 8007696:	4603      	mov	r3, r0
 8007698:	9004      	str	r0, [sp, #16]
 800769a:	2a65      	cmp	r2, #101	; 0x65
 800769c:	d001      	beq.n	80076a2 <_strtod_l+0x172>
 800769e:	2a45      	cmp	r2, #69	; 0x45
 80076a0:	d114      	bne.n	80076cc <_strtod_l+0x19c>
 80076a2:	b91c      	cbnz	r4, 80076ac <_strtod_l+0x17c>
 80076a4:	9a07      	ldr	r2, [sp, #28]
 80076a6:	4302      	orrs	r2, r0
 80076a8:	d09f      	beq.n	80075ea <_strtod_l+0xba>
 80076aa:	2400      	movs	r4, #0
 80076ac:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80076ae:	1c72      	adds	r2, r6, #1
 80076b0:	9219      	str	r2, [sp, #100]	; 0x64
 80076b2:	7872      	ldrb	r2, [r6, #1]
 80076b4:	2a2b      	cmp	r2, #43	; 0x2b
 80076b6:	d079      	beq.n	80077ac <_strtod_l+0x27c>
 80076b8:	2a2d      	cmp	r2, #45	; 0x2d
 80076ba:	f000 8083 	beq.w	80077c4 <_strtod_l+0x294>
 80076be:	2700      	movs	r7, #0
 80076c0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80076c4:	2909      	cmp	r1, #9
 80076c6:	f240 8083 	bls.w	80077d0 <_strtod_l+0x2a0>
 80076ca:	9619      	str	r6, [sp, #100]	; 0x64
 80076cc:	2500      	movs	r5, #0
 80076ce:	e09f      	b.n	8007810 <_strtod_l+0x2e0>
 80076d0:	2300      	movs	r3, #0
 80076d2:	e7c8      	b.n	8007666 <_strtod_l+0x136>
 80076d4:	f1bb 0f08 	cmp.w	fp, #8
 80076d8:	bfd5      	itete	le
 80076da:	9906      	ldrle	r1, [sp, #24]
 80076dc:	9905      	ldrgt	r1, [sp, #20]
 80076de:	fb02 3301 	mlale	r3, r2, r1, r3
 80076e2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80076e6:	f100 0001 	add.w	r0, r0, #1
 80076ea:	bfd4      	ite	le
 80076ec:	9306      	strle	r3, [sp, #24]
 80076ee:	9305      	strgt	r3, [sp, #20]
 80076f0:	f10b 0b01 	add.w	fp, fp, #1
 80076f4:	9019      	str	r0, [sp, #100]	; 0x64
 80076f6:	e7be      	b.n	8007676 <_strtod_l+0x146>
 80076f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076fa:	191a      	adds	r2, r3, r4
 80076fc:	9219      	str	r2, [sp, #100]	; 0x64
 80076fe:	5d1a      	ldrb	r2, [r3, r4]
 8007700:	f1bb 0f00 	cmp.w	fp, #0
 8007704:	d036      	beq.n	8007774 <_strtod_l+0x244>
 8007706:	465c      	mov	r4, fp
 8007708:	9004      	str	r0, [sp, #16]
 800770a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800770e:	2b09      	cmp	r3, #9
 8007710:	d912      	bls.n	8007738 <_strtod_l+0x208>
 8007712:	2301      	movs	r3, #1
 8007714:	e7c1      	b.n	800769a <_strtod_l+0x16a>
 8007716:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007718:	3001      	adds	r0, #1
 800771a:	1c5a      	adds	r2, r3, #1
 800771c:	9219      	str	r2, [sp, #100]	; 0x64
 800771e:	785a      	ldrb	r2, [r3, #1]
 8007720:	2a30      	cmp	r2, #48	; 0x30
 8007722:	d0f8      	beq.n	8007716 <_strtod_l+0x1e6>
 8007724:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007728:	2b08      	cmp	r3, #8
 800772a:	f200 84d5 	bhi.w	80080d8 <_strtod_l+0xba8>
 800772e:	9004      	str	r0, [sp, #16]
 8007730:	2000      	movs	r0, #0
 8007732:	4604      	mov	r4, r0
 8007734:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007736:	9308      	str	r3, [sp, #32]
 8007738:	3a30      	subs	r2, #48	; 0x30
 800773a:	f100 0301 	add.w	r3, r0, #1
 800773e:	d013      	beq.n	8007768 <_strtod_l+0x238>
 8007740:	9904      	ldr	r1, [sp, #16]
 8007742:	1905      	adds	r5, r0, r4
 8007744:	4419      	add	r1, r3
 8007746:	9104      	str	r1, [sp, #16]
 8007748:	4623      	mov	r3, r4
 800774a:	210a      	movs	r1, #10
 800774c:	42ab      	cmp	r3, r5
 800774e:	d113      	bne.n	8007778 <_strtod_l+0x248>
 8007750:	1823      	adds	r3, r4, r0
 8007752:	2b08      	cmp	r3, #8
 8007754:	f104 0401 	add.w	r4, r4, #1
 8007758:	4404      	add	r4, r0
 800775a:	dc1b      	bgt.n	8007794 <_strtod_l+0x264>
 800775c:	230a      	movs	r3, #10
 800775e:	9906      	ldr	r1, [sp, #24]
 8007760:	fb03 2301 	mla	r3, r3, r1, r2
 8007764:	9306      	str	r3, [sp, #24]
 8007766:	2300      	movs	r3, #0
 8007768:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800776a:	4618      	mov	r0, r3
 800776c:	1c51      	adds	r1, r2, #1
 800776e:	9119      	str	r1, [sp, #100]	; 0x64
 8007770:	7852      	ldrb	r2, [r2, #1]
 8007772:	e7ca      	b.n	800770a <_strtod_l+0x1da>
 8007774:	4658      	mov	r0, fp
 8007776:	e7d3      	b.n	8007720 <_strtod_l+0x1f0>
 8007778:	2b08      	cmp	r3, #8
 800777a:	dc04      	bgt.n	8007786 <_strtod_l+0x256>
 800777c:	9f06      	ldr	r7, [sp, #24]
 800777e:	434f      	muls	r7, r1
 8007780:	9706      	str	r7, [sp, #24]
 8007782:	3301      	adds	r3, #1
 8007784:	e7e2      	b.n	800774c <_strtod_l+0x21c>
 8007786:	1c5f      	adds	r7, r3, #1
 8007788:	2f10      	cmp	r7, #16
 800778a:	bfde      	ittt	le
 800778c:	9f05      	ldrle	r7, [sp, #20]
 800778e:	434f      	mulle	r7, r1
 8007790:	9705      	strle	r7, [sp, #20]
 8007792:	e7f6      	b.n	8007782 <_strtod_l+0x252>
 8007794:	2c10      	cmp	r4, #16
 8007796:	bfdf      	itttt	le
 8007798:	230a      	movle	r3, #10
 800779a:	9905      	ldrle	r1, [sp, #20]
 800779c:	fb03 2301 	mlale	r3, r3, r1, r2
 80077a0:	9305      	strle	r3, [sp, #20]
 80077a2:	e7e0      	b.n	8007766 <_strtod_l+0x236>
 80077a4:	2300      	movs	r3, #0
 80077a6:	9304      	str	r3, [sp, #16]
 80077a8:	2301      	movs	r3, #1
 80077aa:	e77b      	b.n	80076a4 <_strtod_l+0x174>
 80077ac:	2700      	movs	r7, #0
 80077ae:	1cb2      	adds	r2, r6, #2
 80077b0:	9219      	str	r2, [sp, #100]	; 0x64
 80077b2:	78b2      	ldrb	r2, [r6, #2]
 80077b4:	e784      	b.n	80076c0 <_strtod_l+0x190>
 80077b6:	bf00      	nop
 80077b8:	0800b330 	.word	0x0800b330
 80077bc:	0800b0e4 	.word	0x0800b0e4
 80077c0:	7ff00000 	.word	0x7ff00000
 80077c4:	2701      	movs	r7, #1
 80077c6:	e7f2      	b.n	80077ae <_strtod_l+0x27e>
 80077c8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80077ca:	1c51      	adds	r1, r2, #1
 80077cc:	9119      	str	r1, [sp, #100]	; 0x64
 80077ce:	7852      	ldrb	r2, [r2, #1]
 80077d0:	2a30      	cmp	r2, #48	; 0x30
 80077d2:	d0f9      	beq.n	80077c8 <_strtod_l+0x298>
 80077d4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80077d8:	2908      	cmp	r1, #8
 80077da:	f63f af77 	bhi.w	80076cc <_strtod_l+0x19c>
 80077de:	f04f 0e0a 	mov.w	lr, #10
 80077e2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80077e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80077e8:	9209      	str	r2, [sp, #36]	; 0x24
 80077ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80077ec:	1c51      	adds	r1, r2, #1
 80077ee:	9119      	str	r1, [sp, #100]	; 0x64
 80077f0:	7852      	ldrb	r2, [r2, #1]
 80077f2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80077f6:	2d09      	cmp	r5, #9
 80077f8:	d935      	bls.n	8007866 <_strtod_l+0x336>
 80077fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80077fc:	1b49      	subs	r1, r1, r5
 80077fe:	2908      	cmp	r1, #8
 8007800:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007804:	dc02      	bgt.n	800780c <_strtod_l+0x2dc>
 8007806:	4565      	cmp	r5, ip
 8007808:	bfa8      	it	ge
 800780a:	4665      	movge	r5, ip
 800780c:	b107      	cbz	r7, 8007810 <_strtod_l+0x2e0>
 800780e:	426d      	negs	r5, r5
 8007810:	2c00      	cmp	r4, #0
 8007812:	d14c      	bne.n	80078ae <_strtod_l+0x37e>
 8007814:	9907      	ldr	r1, [sp, #28]
 8007816:	4301      	orrs	r1, r0
 8007818:	f47f aecb 	bne.w	80075b2 <_strtod_l+0x82>
 800781c:	2b00      	cmp	r3, #0
 800781e:	f47f aee4 	bne.w	80075ea <_strtod_l+0xba>
 8007822:	2a69      	cmp	r2, #105	; 0x69
 8007824:	d026      	beq.n	8007874 <_strtod_l+0x344>
 8007826:	dc23      	bgt.n	8007870 <_strtod_l+0x340>
 8007828:	2a49      	cmp	r2, #73	; 0x49
 800782a:	d023      	beq.n	8007874 <_strtod_l+0x344>
 800782c:	2a4e      	cmp	r2, #78	; 0x4e
 800782e:	f47f aedc 	bne.w	80075ea <_strtod_l+0xba>
 8007832:	499d      	ldr	r1, [pc, #628]	; (8007aa8 <_strtod_l+0x578>)
 8007834:	a819      	add	r0, sp, #100	; 0x64
 8007836:	f001 fe37 	bl	80094a8 <__match>
 800783a:	2800      	cmp	r0, #0
 800783c:	f43f aed5 	beq.w	80075ea <_strtod_l+0xba>
 8007840:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	2b28      	cmp	r3, #40	; 0x28
 8007846:	d12c      	bne.n	80078a2 <_strtod_l+0x372>
 8007848:	4998      	ldr	r1, [pc, #608]	; (8007aac <_strtod_l+0x57c>)
 800784a:	aa1c      	add	r2, sp, #112	; 0x70
 800784c:	a819      	add	r0, sp, #100	; 0x64
 800784e:	f001 fe3f 	bl	80094d0 <__hexnan>
 8007852:	2805      	cmp	r0, #5
 8007854:	d125      	bne.n	80078a2 <_strtod_l+0x372>
 8007856:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007858:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800785c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007860:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007864:	e6a5      	b.n	80075b2 <_strtod_l+0x82>
 8007866:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800786a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800786e:	e7bc      	b.n	80077ea <_strtod_l+0x2ba>
 8007870:	2a6e      	cmp	r2, #110	; 0x6e
 8007872:	e7dc      	b.n	800782e <_strtod_l+0x2fe>
 8007874:	498e      	ldr	r1, [pc, #568]	; (8007ab0 <_strtod_l+0x580>)
 8007876:	a819      	add	r0, sp, #100	; 0x64
 8007878:	f001 fe16 	bl	80094a8 <__match>
 800787c:	2800      	cmp	r0, #0
 800787e:	f43f aeb4 	beq.w	80075ea <_strtod_l+0xba>
 8007882:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007884:	498b      	ldr	r1, [pc, #556]	; (8007ab4 <_strtod_l+0x584>)
 8007886:	3b01      	subs	r3, #1
 8007888:	a819      	add	r0, sp, #100	; 0x64
 800788a:	9319      	str	r3, [sp, #100]	; 0x64
 800788c:	f001 fe0c 	bl	80094a8 <__match>
 8007890:	b910      	cbnz	r0, 8007898 <_strtod_l+0x368>
 8007892:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007894:	3301      	adds	r3, #1
 8007896:	9319      	str	r3, [sp, #100]	; 0x64
 8007898:	f04f 0800 	mov.w	r8, #0
 800789c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007ab8 <_strtod_l+0x588>
 80078a0:	e687      	b.n	80075b2 <_strtod_l+0x82>
 80078a2:	4886      	ldr	r0, [pc, #536]	; (8007abc <_strtod_l+0x58c>)
 80078a4:	f002 fde0 	bl	800a468 <nan>
 80078a8:	4680      	mov	r8, r0
 80078aa:	4689      	mov	r9, r1
 80078ac:	e681      	b.n	80075b2 <_strtod_l+0x82>
 80078ae:	9b04      	ldr	r3, [sp, #16]
 80078b0:	f1bb 0f00 	cmp.w	fp, #0
 80078b4:	bf08      	it	eq
 80078b6:	46a3      	moveq	fp, r4
 80078b8:	1aeb      	subs	r3, r5, r3
 80078ba:	2c10      	cmp	r4, #16
 80078bc:	9806      	ldr	r0, [sp, #24]
 80078be:	4626      	mov	r6, r4
 80078c0:	9307      	str	r3, [sp, #28]
 80078c2:	bfa8      	it	ge
 80078c4:	2610      	movge	r6, #16
 80078c6:	f7f8 fdf9 	bl	80004bc <__aeabi_ui2d>
 80078ca:	2c09      	cmp	r4, #9
 80078cc:	4680      	mov	r8, r0
 80078ce:	4689      	mov	r9, r1
 80078d0:	dd13      	ble.n	80078fa <_strtod_l+0x3ca>
 80078d2:	4b7b      	ldr	r3, [pc, #492]	; (8007ac0 <_strtod_l+0x590>)
 80078d4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80078d8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80078dc:	f7f8 fe68 	bl	80005b0 <__aeabi_dmul>
 80078e0:	4680      	mov	r8, r0
 80078e2:	9805      	ldr	r0, [sp, #20]
 80078e4:	4689      	mov	r9, r1
 80078e6:	f7f8 fde9 	bl	80004bc <__aeabi_ui2d>
 80078ea:	4602      	mov	r2, r0
 80078ec:	460b      	mov	r3, r1
 80078ee:	4640      	mov	r0, r8
 80078f0:	4649      	mov	r1, r9
 80078f2:	f7f8 fca7 	bl	8000244 <__adddf3>
 80078f6:	4680      	mov	r8, r0
 80078f8:	4689      	mov	r9, r1
 80078fa:	2c0f      	cmp	r4, #15
 80078fc:	dc36      	bgt.n	800796c <_strtod_l+0x43c>
 80078fe:	9b07      	ldr	r3, [sp, #28]
 8007900:	2b00      	cmp	r3, #0
 8007902:	f43f ae56 	beq.w	80075b2 <_strtod_l+0x82>
 8007906:	dd22      	ble.n	800794e <_strtod_l+0x41e>
 8007908:	2b16      	cmp	r3, #22
 800790a:	dc09      	bgt.n	8007920 <_strtod_l+0x3f0>
 800790c:	496c      	ldr	r1, [pc, #432]	; (8007ac0 <_strtod_l+0x590>)
 800790e:	4642      	mov	r2, r8
 8007910:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007914:	464b      	mov	r3, r9
 8007916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800791a:	f7f8 fe49 	bl	80005b0 <__aeabi_dmul>
 800791e:	e7c3      	b.n	80078a8 <_strtod_l+0x378>
 8007920:	9a07      	ldr	r2, [sp, #28]
 8007922:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007926:	4293      	cmp	r3, r2
 8007928:	db20      	blt.n	800796c <_strtod_l+0x43c>
 800792a:	4d65      	ldr	r5, [pc, #404]	; (8007ac0 <_strtod_l+0x590>)
 800792c:	f1c4 040f 	rsb	r4, r4, #15
 8007930:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007934:	4642      	mov	r2, r8
 8007936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800793a:	464b      	mov	r3, r9
 800793c:	f7f8 fe38 	bl	80005b0 <__aeabi_dmul>
 8007940:	9b07      	ldr	r3, [sp, #28]
 8007942:	1b1c      	subs	r4, r3, r4
 8007944:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007948:	e9d5 2300 	ldrd	r2, r3, [r5]
 800794c:	e7e5      	b.n	800791a <_strtod_l+0x3ea>
 800794e:	9b07      	ldr	r3, [sp, #28]
 8007950:	3316      	adds	r3, #22
 8007952:	db0b      	blt.n	800796c <_strtod_l+0x43c>
 8007954:	9b04      	ldr	r3, [sp, #16]
 8007956:	4640      	mov	r0, r8
 8007958:	1b5d      	subs	r5, r3, r5
 800795a:	4b59      	ldr	r3, [pc, #356]	; (8007ac0 <_strtod_l+0x590>)
 800795c:	4649      	mov	r1, r9
 800795e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007962:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007966:	f7f8 ff4d 	bl	8000804 <__aeabi_ddiv>
 800796a:	e79d      	b.n	80078a8 <_strtod_l+0x378>
 800796c:	9b07      	ldr	r3, [sp, #28]
 800796e:	1ba6      	subs	r6, r4, r6
 8007970:	441e      	add	r6, r3
 8007972:	2e00      	cmp	r6, #0
 8007974:	dd74      	ble.n	8007a60 <_strtod_l+0x530>
 8007976:	f016 030f 	ands.w	r3, r6, #15
 800797a:	d00a      	beq.n	8007992 <_strtod_l+0x462>
 800797c:	4950      	ldr	r1, [pc, #320]	; (8007ac0 <_strtod_l+0x590>)
 800797e:	4642      	mov	r2, r8
 8007980:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007984:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007988:	464b      	mov	r3, r9
 800798a:	f7f8 fe11 	bl	80005b0 <__aeabi_dmul>
 800798e:	4680      	mov	r8, r0
 8007990:	4689      	mov	r9, r1
 8007992:	f036 060f 	bics.w	r6, r6, #15
 8007996:	d052      	beq.n	8007a3e <_strtod_l+0x50e>
 8007998:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800799c:	dd27      	ble.n	80079ee <_strtod_l+0x4be>
 800799e:	f04f 0b00 	mov.w	fp, #0
 80079a2:	f8cd b010 	str.w	fp, [sp, #16]
 80079a6:	f8cd b020 	str.w	fp, [sp, #32]
 80079aa:	f8cd b018 	str.w	fp, [sp, #24]
 80079ae:	2322      	movs	r3, #34	; 0x22
 80079b0:	f04f 0800 	mov.w	r8, #0
 80079b4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007ab8 <_strtod_l+0x588>
 80079b8:	f8ca 3000 	str.w	r3, [sl]
 80079bc:	9b08      	ldr	r3, [sp, #32]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f43f adf7 	beq.w	80075b2 <_strtod_l+0x82>
 80079c4:	4650      	mov	r0, sl
 80079c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80079c8:	f001 fe8a 	bl	80096e0 <_Bfree>
 80079cc:	4650      	mov	r0, sl
 80079ce:	9906      	ldr	r1, [sp, #24]
 80079d0:	f001 fe86 	bl	80096e0 <_Bfree>
 80079d4:	4650      	mov	r0, sl
 80079d6:	9904      	ldr	r1, [sp, #16]
 80079d8:	f001 fe82 	bl	80096e0 <_Bfree>
 80079dc:	4650      	mov	r0, sl
 80079de:	9908      	ldr	r1, [sp, #32]
 80079e0:	f001 fe7e 	bl	80096e0 <_Bfree>
 80079e4:	4659      	mov	r1, fp
 80079e6:	4650      	mov	r0, sl
 80079e8:	f001 fe7a 	bl	80096e0 <_Bfree>
 80079ec:	e5e1      	b.n	80075b2 <_strtod_l+0x82>
 80079ee:	4b35      	ldr	r3, [pc, #212]	; (8007ac4 <_strtod_l+0x594>)
 80079f0:	4640      	mov	r0, r8
 80079f2:	9305      	str	r3, [sp, #20]
 80079f4:	2300      	movs	r3, #0
 80079f6:	4649      	mov	r1, r9
 80079f8:	461f      	mov	r7, r3
 80079fa:	1136      	asrs	r6, r6, #4
 80079fc:	2e01      	cmp	r6, #1
 80079fe:	dc21      	bgt.n	8007a44 <_strtod_l+0x514>
 8007a00:	b10b      	cbz	r3, 8007a06 <_strtod_l+0x4d6>
 8007a02:	4680      	mov	r8, r0
 8007a04:	4689      	mov	r9, r1
 8007a06:	4b2f      	ldr	r3, [pc, #188]	; (8007ac4 <_strtod_l+0x594>)
 8007a08:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007a0c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007a10:	4642      	mov	r2, r8
 8007a12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a16:	464b      	mov	r3, r9
 8007a18:	f7f8 fdca 	bl	80005b0 <__aeabi_dmul>
 8007a1c:	4b26      	ldr	r3, [pc, #152]	; (8007ab8 <_strtod_l+0x588>)
 8007a1e:	460a      	mov	r2, r1
 8007a20:	400b      	ands	r3, r1
 8007a22:	4929      	ldr	r1, [pc, #164]	; (8007ac8 <_strtod_l+0x598>)
 8007a24:	4680      	mov	r8, r0
 8007a26:	428b      	cmp	r3, r1
 8007a28:	d8b9      	bhi.n	800799e <_strtod_l+0x46e>
 8007a2a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007a2e:	428b      	cmp	r3, r1
 8007a30:	bf86      	itte	hi
 8007a32:	f04f 38ff 	movhi.w	r8, #4294967295
 8007a36:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007acc <_strtod_l+0x59c>
 8007a3a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007a3e:	2300      	movs	r3, #0
 8007a40:	9305      	str	r3, [sp, #20]
 8007a42:	e07f      	b.n	8007b44 <_strtod_l+0x614>
 8007a44:	07f2      	lsls	r2, r6, #31
 8007a46:	d505      	bpl.n	8007a54 <_strtod_l+0x524>
 8007a48:	9b05      	ldr	r3, [sp, #20]
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	f7f8 fdaf 	bl	80005b0 <__aeabi_dmul>
 8007a52:	2301      	movs	r3, #1
 8007a54:	9a05      	ldr	r2, [sp, #20]
 8007a56:	3701      	adds	r7, #1
 8007a58:	3208      	adds	r2, #8
 8007a5a:	1076      	asrs	r6, r6, #1
 8007a5c:	9205      	str	r2, [sp, #20]
 8007a5e:	e7cd      	b.n	80079fc <_strtod_l+0x4cc>
 8007a60:	d0ed      	beq.n	8007a3e <_strtod_l+0x50e>
 8007a62:	4276      	negs	r6, r6
 8007a64:	f016 020f 	ands.w	r2, r6, #15
 8007a68:	d00a      	beq.n	8007a80 <_strtod_l+0x550>
 8007a6a:	4b15      	ldr	r3, [pc, #84]	; (8007ac0 <_strtod_l+0x590>)
 8007a6c:	4640      	mov	r0, r8
 8007a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a72:	4649      	mov	r1, r9
 8007a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a78:	f7f8 fec4 	bl	8000804 <__aeabi_ddiv>
 8007a7c:	4680      	mov	r8, r0
 8007a7e:	4689      	mov	r9, r1
 8007a80:	1136      	asrs	r6, r6, #4
 8007a82:	d0dc      	beq.n	8007a3e <_strtod_l+0x50e>
 8007a84:	2e1f      	cmp	r6, #31
 8007a86:	dd23      	ble.n	8007ad0 <_strtod_l+0x5a0>
 8007a88:	f04f 0b00 	mov.w	fp, #0
 8007a8c:	f8cd b010 	str.w	fp, [sp, #16]
 8007a90:	f8cd b020 	str.w	fp, [sp, #32]
 8007a94:	f8cd b018 	str.w	fp, [sp, #24]
 8007a98:	2322      	movs	r3, #34	; 0x22
 8007a9a:	f04f 0800 	mov.w	r8, #0
 8007a9e:	f04f 0900 	mov.w	r9, #0
 8007aa2:	f8ca 3000 	str.w	r3, [sl]
 8007aa6:	e789      	b.n	80079bc <_strtod_l+0x48c>
 8007aa8:	0800b0b5 	.word	0x0800b0b5
 8007aac:	0800b0f8 	.word	0x0800b0f8
 8007ab0:	0800b0ad 	.word	0x0800b0ad
 8007ab4:	0800b23c 	.word	0x0800b23c
 8007ab8:	7ff00000 	.word	0x7ff00000
 8007abc:	0800b4e8 	.word	0x0800b4e8
 8007ac0:	0800b3c8 	.word	0x0800b3c8
 8007ac4:	0800b3a0 	.word	0x0800b3a0
 8007ac8:	7ca00000 	.word	0x7ca00000
 8007acc:	7fefffff 	.word	0x7fefffff
 8007ad0:	f016 0310 	ands.w	r3, r6, #16
 8007ad4:	bf18      	it	ne
 8007ad6:	236a      	movne	r3, #106	; 0x6a
 8007ad8:	4640      	mov	r0, r8
 8007ada:	9305      	str	r3, [sp, #20]
 8007adc:	4649      	mov	r1, r9
 8007ade:	2300      	movs	r3, #0
 8007ae0:	4fb0      	ldr	r7, [pc, #704]	; (8007da4 <_strtod_l+0x874>)
 8007ae2:	07f2      	lsls	r2, r6, #31
 8007ae4:	d504      	bpl.n	8007af0 <_strtod_l+0x5c0>
 8007ae6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aea:	f7f8 fd61 	bl	80005b0 <__aeabi_dmul>
 8007aee:	2301      	movs	r3, #1
 8007af0:	1076      	asrs	r6, r6, #1
 8007af2:	f107 0708 	add.w	r7, r7, #8
 8007af6:	d1f4      	bne.n	8007ae2 <_strtod_l+0x5b2>
 8007af8:	b10b      	cbz	r3, 8007afe <_strtod_l+0x5ce>
 8007afa:	4680      	mov	r8, r0
 8007afc:	4689      	mov	r9, r1
 8007afe:	9b05      	ldr	r3, [sp, #20]
 8007b00:	b1c3      	cbz	r3, 8007b34 <_strtod_l+0x604>
 8007b02:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007b06:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	4649      	mov	r1, r9
 8007b0e:	dd11      	ble.n	8007b34 <_strtod_l+0x604>
 8007b10:	2b1f      	cmp	r3, #31
 8007b12:	f340 8127 	ble.w	8007d64 <_strtod_l+0x834>
 8007b16:	2b34      	cmp	r3, #52	; 0x34
 8007b18:	bfd8      	it	le
 8007b1a:	f04f 33ff 	movle.w	r3, #4294967295
 8007b1e:	f04f 0800 	mov.w	r8, #0
 8007b22:	bfcf      	iteee	gt
 8007b24:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007b28:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007b2c:	fa03 f202 	lslle.w	r2, r3, r2
 8007b30:	ea02 0901 	andle.w	r9, r2, r1
 8007b34:	2200      	movs	r2, #0
 8007b36:	2300      	movs	r3, #0
 8007b38:	4640      	mov	r0, r8
 8007b3a:	4649      	mov	r1, r9
 8007b3c:	f7f8 ffa0 	bl	8000a80 <__aeabi_dcmpeq>
 8007b40:	2800      	cmp	r0, #0
 8007b42:	d1a1      	bne.n	8007a88 <_strtod_l+0x558>
 8007b44:	9b06      	ldr	r3, [sp, #24]
 8007b46:	465a      	mov	r2, fp
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	4623      	mov	r3, r4
 8007b4e:	9908      	ldr	r1, [sp, #32]
 8007b50:	f001 fe2e 	bl	80097b0 <__s2b>
 8007b54:	9008      	str	r0, [sp, #32]
 8007b56:	2800      	cmp	r0, #0
 8007b58:	f43f af21 	beq.w	800799e <_strtod_l+0x46e>
 8007b5c:	9b04      	ldr	r3, [sp, #16]
 8007b5e:	f04f 0b00 	mov.w	fp, #0
 8007b62:	1b5d      	subs	r5, r3, r5
 8007b64:	9b07      	ldr	r3, [sp, #28]
 8007b66:	f8cd b010 	str.w	fp, [sp, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	bfb4      	ite	lt
 8007b6e:	462b      	movlt	r3, r5
 8007b70:	2300      	movge	r3, #0
 8007b72:	930e      	str	r3, [sp, #56]	; 0x38
 8007b74:	9b07      	ldr	r3, [sp, #28]
 8007b76:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007b7a:	9314      	str	r3, [sp, #80]	; 0x50
 8007b7c:	9b08      	ldr	r3, [sp, #32]
 8007b7e:	4650      	mov	r0, sl
 8007b80:	6859      	ldr	r1, [r3, #4]
 8007b82:	f001 fd6d 	bl	8009660 <_Balloc>
 8007b86:	9006      	str	r0, [sp, #24]
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	f43f af10 	beq.w	80079ae <_strtod_l+0x47e>
 8007b8e:	9b08      	ldr	r3, [sp, #32]
 8007b90:	300c      	adds	r0, #12
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	f103 010c 	add.w	r1, r3, #12
 8007b98:	3202      	adds	r2, #2
 8007b9a:	0092      	lsls	r2, r2, #2
 8007b9c:	f7fe fdfc 	bl	8006798 <memcpy>
 8007ba0:	ab1c      	add	r3, sp, #112	; 0x70
 8007ba2:	9301      	str	r3, [sp, #4]
 8007ba4:	ab1b      	add	r3, sp, #108	; 0x6c
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	4642      	mov	r2, r8
 8007baa:	464b      	mov	r3, r9
 8007bac:	4650      	mov	r0, sl
 8007bae:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8007bb2:	f002 f93f 	bl	8009e34 <__d2b>
 8007bb6:	901a      	str	r0, [sp, #104]	; 0x68
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f43f aef8 	beq.w	80079ae <_strtod_l+0x47e>
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	f001 fe8d 	bl	80098e0 <__i2b>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	9004      	str	r0, [sp, #16]
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	f43f aeef 	beq.w	80079ae <_strtod_l+0x47e>
 8007bd0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007bd2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007bd4:	2d00      	cmp	r5, #0
 8007bd6:	bfab      	itete	ge
 8007bd8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007bda:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8007bdc:	18ee      	addge	r6, r5, r3
 8007bde:	1b5c      	sublt	r4, r3, r5
 8007be0:	9b05      	ldr	r3, [sp, #20]
 8007be2:	bfa8      	it	ge
 8007be4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8007be6:	eba5 0503 	sub.w	r5, r5, r3
 8007bea:	4415      	add	r5, r2
 8007bec:	4b6e      	ldr	r3, [pc, #440]	; (8007da8 <_strtod_l+0x878>)
 8007bee:	f105 35ff 	add.w	r5, r5, #4294967295
 8007bf2:	bfb8      	it	lt
 8007bf4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007bf6:	429d      	cmp	r5, r3
 8007bf8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007bfc:	f280 80c4 	bge.w	8007d88 <_strtod_l+0x858>
 8007c00:	1b5b      	subs	r3, r3, r5
 8007c02:	2b1f      	cmp	r3, #31
 8007c04:	f04f 0701 	mov.w	r7, #1
 8007c08:	eba2 0203 	sub.w	r2, r2, r3
 8007c0c:	f300 80b1 	bgt.w	8007d72 <_strtod_l+0x842>
 8007c10:	2500      	movs	r5, #0
 8007c12:	fa07 f303 	lsl.w	r3, r7, r3
 8007c16:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c18:	18b7      	adds	r7, r6, r2
 8007c1a:	9b05      	ldr	r3, [sp, #20]
 8007c1c:	42be      	cmp	r6, r7
 8007c1e:	4414      	add	r4, r2
 8007c20:	441c      	add	r4, r3
 8007c22:	4633      	mov	r3, r6
 8007c24:	bfa8      	it	ge
 8007c26:	463b      	movge	r3, r7
 8007c28:	42a3      	cmp	r3, r4
 8007c2a:	bfa8      	it	ge
 8007c2c:	4623      	movge	r3, r4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	bfc2      	ittt	gt
 8007c32:	1aff      	subgt	r7, r7, r3
 8007c34:	1ae4      	subgt	r4, r4, r3
 8007c36:	1af6      	subgt	r6, r6, r3
 8007c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	dd17      	ble.n	8007c6e <_strtod_l+0x73e>
 8007c3e:	461a      	mov	r2, r3
 8007c40:	4650      	mov	r0, sl
 8007c42:	9904      	ldr	r1, [sp, #16]
 8007c44:	f001 ff0a 	bl	8009a5c <__pow5mult>
 8007c48:	9004      	str	r0, [sp, #16]
 8007c4a:	2800      	cmp	r0, #0
 8007c4c:	f43f aeaf 	beq.w	80079ae <_strtod_l+0x47e>
 8007c50:	4601      	mov	r1, r0
 8007c52:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c54:	4650      	mov	r0, sl
 8007c56:	f001 fe59 	bl	800990c <__multiply>
 8007c5a:	9009      	str	r0, [sp, #36]	; 0x24
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	f43f aea6 	beq.w	80079ae <_strtod_l+0x47e>
 8007c62:	4650      	mov	r0, sl
 8007c64:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007c66:	f001 fd3b 	bl	80096e0 <_Bfree>
 8007c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6c:	931a      	str	r3, [sp, #104]	; 0x68
 8007c6e:	2f00      	cmp	r7, #0
 8007c70:	f300 808e 	bgt.w	8007d90 <_strtod_l+0x860>
 8007c74:	9b07      	ldr	r3, [sp, #28]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	dd08      	ble.n	8007c8c <_strtod_l+0x75c>
 8007c7a:	4650      	mov	r0, sl
 8007c7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007c7e:	9906      	ldr	r1, [sp, #24]
 8007c80:	f001 feec 	bl	8009a5c <__pow5mult>
 8007c84:	9006      	str	r0, [sp, #24]
 8007c86:	2800      	cmp	r0, #0
 8007c88:	f43f ae91 	beq.w	80079ae <_strtod_l+0x47e>
 8007c8c:	2c00      	cmp	r4, #0
 8007c8e:	dd08      	ble.n	8007ca2 <_strtod_l+0x772>
 8007c90:	4622      	mov	r2, r4
 8007c92:	4650      	mov	r0, sl
 8007c94:	9906      	ldr	r1, [sp, #24]
 8007c96:	f001 ff3b 	bl	8009b10 <__lshift>
 8007c9a:	9006      	str	r0, [sp, #24]
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	f43f ae86 	beq.w	80079ae <_strtod_l+0x47e>
 8007ca2:	2e00      	cmp	r6, #0
 8007ca4:	dd08      	ble.n	8007cb8 <_strtod_l+0x788>
 8007ca6:	4632      	mov	r2, r6
 8007ca8:	4650      	mov	r0, sl
 8007caa:	9904      	ldr	r1, [sp, #16]
 8007cac:	f001 ff30 	bl	8009b10 <__lshift>
 8007cb0:	9004      	str	r0, [sp, #16]
 8007cb2:	2800      	cmp	r0, #0
 8007cb4:	f43f ae7b 	beq.w	80079ae <_strtod_l+0x47e>
 8007cb8:	4650      	mov	r0, sl
 8007cba:	9a06      	ldr	r2, [sp, #24]
 8007cbc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007cbe:	f001 ffb3 	bl	8009c28 <__mdiff>
 8007cc2:	4683      	mov	fp, r0
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	f43f ae72 	beq.w	80079ae <_strtod_l+0x47e>
 8007cca:	2400      	movs	r4, #0
 8007ccc:	68c3      	ldr	r3, [r0, #12]
 8007cce:	9904      	ldr	r1, [sp, #16]
 8007cd0:	60c4      	str	r4, [r0, #12]
 8007cd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cd4:	f001 ff8c 	bl	8009bf0 <__mcmp>
 8007cd8:	42a0      	cmp	r0, r4
 8007cda:	da6b      	bge.n	8007db4 <_strtod_l+0x884>
 8007cdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cde:	ea53 0308 	orrs.w	r3, r3, r8
 8007ce2:	f040 8091 	bne.w	8007e08 <_strtod_l+0x8d8>
 8007ce6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f040 808c 	bne.w	8007e08 <_strtod_l+0x8d8>
 8007cf0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007cf4:	0d1b      	lsrs	r3, r3, #20
 8007cf6:	051b      	lsls	r3, r3, #20
 8007cf8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007cfc:	f240 8084 	bls.w	8007e08 <_strtod_l+0x8d8>
 8007d00:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007d04:	b91b      	cbnz	r3, 8007d0e <_strtod_l+0x7de>
 8007d06:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	dd7c      	ble.n	8007e08 <_strtod_l+0x8d8>
 8007d0e:	4659      	mov	r1, fp
 8007d10:	2201      	movs	r2, #1
 8007d12:	4650      	mov	r0, sl
 8007d14:	f001 fefc 	bl	8009b10 <__lshift>
 8007d18:	9904      	ldr	r1, [sp, #16]
 8007d1a:	4683      	mov	fp, r0
 8007d1c:	f001 ff68 	bl	8009bf0 <__mcmp>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	dd71      	ble.n	8007e08 <_strtod_l+0x8d8>
 8007d24:	9905      	ldr	r1, [sp, #20]
 8007d26:	464b      	mov	r3, r9
 8007d28:	4a20      	ldr	r2, [pc, #128]	; (8007dac <_strtod_l+0x87c>)
 8007d2a:	2900      	cmp	r1, #0
 8007d2c:	f000 808c 	beq.w	8007e48 <_strtod_l+0x918>
 8007d30:	ea02 0109 	and.w	r1, r2, r9
 8007d34:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007d38:	f300 8086 	bgt.w	8007e48 <_strtod_l+0x918>
 8007d3c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007d40:	f77f aeaa 	ble.w	8007a98 <_strtod_l+0x568>
 8007d44:	4640      	mov	r0, r8
 8007d46:	4649      	mov	r1, r9
 8007d48:	4b19      	ldr	r3, [pc, #100]	; (8007db0 <_strtod_l+0x880>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f7f8 fc30 	bl	80005b0 <__aeabi_dmul>
 8007d50:	460b      	mov	r3, r1
 8007d52:	4303      	orrs	r3, r0
 8007d54:	bf08      	it	eq
 8007d56:	2322      	moveq	r3, #34	; 0x22
 8007d58:	4680      	mov	r8, r0
 8007d5a:	4689      	mov	r9, r1
 8007d5c:	bf08      	it	eq
 8007d5e:	f8ca 3000 	streq.w	r3, [sl]
 8007d62:	e62f      	b.n	80079c4 <_strtod_l+0x494>
 8007d64:	f04f 32ff 	mov.w	r2, #4294967295
 8007d68:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6c:	ea03 0808 	and.w	r8, r3, r8
 8007d70:	e6e0      	b.n	8007b34 <_strtod_l+0x604>
 8007d72:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007d76:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007d7a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8007d7e:	35e2      	adds	r5, #226	; 0xe2
 8007d80:	fa07 f505 	lsl.w	r5, r7, r5
 8007d84:	970f      	str	r7, [sp, #60]	; 0x3c
 8007d86:	e747      	b.n	8007c18 <_strtod_l+0x6e8>
 8007d88:	2301      	movs	r3, #1
 8007d8a:	2500      	movs	r5, #0
 8007d8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d8e:	e743      	b.n	8007c18 <_strtod_l+0x6e8>
 8007d90:	463a      	mov	r2, r7
 8007d92:	4650      	mov	r0, sl
 8007d94:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d96:	f001 febb 	bl	8009b10 <__lshift>
 8007d9a:	901a      	str	r0, [sp, #104]	; 0x68
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	f47f af69 	bne.w	8007c74 <_strtod_l+0x744>
 8007da2:	e604      	b.n	80079ae <_strtod_l+0x47e>
 8007da4:	0800b110 	.word	0x0800b110
 8007da8:	fffffc02 	.word	0xfffffc02
 8007dac:	7ff00000 	.word	0x7ff00000
 8007db0:	39500000 	.word	0x39500000
 8007db4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007db8:	d165      	bne.n	8007e86 <_strtod_l+0x956>
 8007dba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007dbc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dc0:	b35a      	cbz	r2, 8007e1a <_strtod_l+0x8ea>
 8007dc2:	4a99      	ldr	r2, [pc, #612]	; (8008028 <_strtod_l+0xaf8>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d12b      	bne.n	8007e20 <_strtod_l+0x8f0>
 8007dc8:	9b05      	ldr	r3, [sp, #20]
 8007dca:	4641      	mov	r1, r8
 8007dcc:	b303      	cbz	r3, 8007e10 <_strtod_l+0x8e0>
 8007dce:	464a      	mov	r2, r9
 8007dd0:	4b96      	ldr	r3, [pc, #600]	; (800802c <_strtod_l+0xafc>)
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ddc:	d81b      	bhi.n	8007e16 <_strtod_l+0x8e6>
 8007dde:	0d1b      	lsrs	r3, r3, #20
 8007de0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007de4:	fa02 f303 	lsl.w	r3, r2, r3
 8007de8:	4299      	cmp	r1, r3
 8007dea:	d119      	bne.n	8007e20 <_strtod_l+0x8f0>
 8007dec:	4b90      	ldr	r3, [pc, #576]	; (8008030 <_strtod_l+0xb00>)
 8007dee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d102      	bne.n	8007dfa <_strtod_l+0x8ca>
 8007df4:	3101      	adds	r1, #1
 8007df6:	f43f adda 	beq.w	80079ae <_strtod_l+0x47e>
 8007dfa:	f04f 0800 	mov.w	r8, #0
 8007dfe:	4b8b      	ldr	r3, [pc, #556]	; (800802c <_strtod_l+0xafc>)
 8007e00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e02:	401a      	ands	r2, r3
 8007e04:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007e08:	9b05      	ldr	r3, [sp, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d19a      	bne.n	8007d44 <_strtod_l+0x814>
 8007e0e:	e5d9      	b.n	80079c4 <_strtod_l+0x494>
 8007e10:	f04f 33ff 	mov.w	r3, #4294967295
 8007e14:	e7e8      	b.n	8007de8 <_strtod_l+0x8b8>
 8007e16:	4613      	mov	r3, r2
 8007e18:	e7e6      	b.n	8007de8 <_strtod_l+0x8b8>
 8007e1a:	ea53 0308 	orrs.w	r3, r3, r8
 8007e1e:	d081      	beq.n	8007d24 <_strtod_l+0x7f4>
 8007e20:	b1e5      	cbz	r5, 8007e5c <_strtod_l+0x92c>
 8007e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e24:	421d      	tst	r5, r3
 8007e26:	d0ef      	beq.n	8007e08 <_strtod_l+0x8d8>
 8007e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e2a:	4640      	mov	r0, r8
 8007e2c:	4649      	mov	r1, r9
 8007e2e:	9a05      	ldr	r2, [sp, #20]
 8007e30:	b1c3      	cbz	r3, 8007e64 <_strtod_l+0x934>
 8007e32:	f7ff fb59 	bl	80074e8 <sulp>
 8007e36:	4602      	mov	r2, r0
 8007e38:	460b      	mov	r3, r1
 8007e3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e3e:	f7f8 fa01 	bl	8000244 <__adddf3>
 8007e42:	4680      	mov	r8, r0
 8007e44:	4689      	mov	r9, r1
 8007e46:	e7df      	b.n	8007e08 <_strtod_l+0x8d8>
 8007e48:	4013      	ands	r3, r2
 8007e4a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007e4e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007e52:	f04f 38ff 	mov.w	r8, #4294967295
 8007e56:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007e5a:	e7d5      	b.n	8007e08 <_strtod_l+0x8d8>
 8007e5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e5e:	ea13 0f08 	tst.w	r3, r8
 8007e62:	e7e0      	b.n	8007e26 <_strtod_l+0x8f6>
 8007e64:	f7ff fb40 	bl	80074e8 <sulp>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e70:	f7f8 f9e6 	bl	8000240 <__aeabi_dsub>
 8007e74:	2200      	movs	r2, #0
 8007e76:	2300      	movs	r3, #0
 8007e78:	4680      	mov	r8, r0
 8007e7a:	4689      	mov	r9, r1
 8007e7c:	f7f8 fe00 	bl	8000a80 <__aeabi_dcmpeq>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d0c1      	beq.n	8007e08 <_strtod_l+0x8d8>
 8007e84:	e608      	b.n	8007a98 <_strtod_l+0x568>
 8007e86:	4658      	mov	r0, fp
 8007e88:	9904      	ldr	r1, [sp, #16]
 8007e8a:	f002 f82f 	bl	8009eec <__ratio>
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007e94:	4606      	mov	r6, r0
 8007e96:	460f      	mov	r7, r1
 8007e98:	f7f8 fe06 	bl	8000aa8 <__aeabi_dcmple>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d070      	beq.n	8007f82 <_strtod_l+0xa52>
 8007ea0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d042      	beq.n	8007f2c <_strtod_l+0x9fc>
 8007ea6:	2600      	movs	r6, #0
 8007ea8:	4f62      	ldr	r7, [pc, #392]	; (8008034 <_strtod_l+0xb04>)
 8007eaa:	4d62      	ldr	r5, [pc, #392]	; (8008034 <_strtod_l+0xb04>)
 8007eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007eb2:	0d1b      	lsrs	r3, r3, #20
 8007eb4:	051b      	lsls	r3, r3, #20
 8007eb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007eb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007eba:	4b5f      	ldr	r3, [pc, #380]	; (8008038 <_strtod_l+0xb08>)
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	f040 80c3 	bne.w	8008048 <_strtod_l+0xb18>
 8007ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ec4:	4640      	mov	r0, r8
 8007ec6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007eca:	4649      	mov	r1, r9
 8007ecc:	f001 ff38 	bl	8009d40 <__ulp>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	4639      	mov	r1, r7
 8007ed8:	f7f8 fb6a 	bl	80005b0 <__aeabi_dmul>
 8007edc:	4642      	mov	r2, r8
 8007ede:	464b      	mov	r3, r9
 8007ee0:	f7f8 f9b0 	bl	8000244 <__adddf3>
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4951      	ldr	r1, [pc, #324]	; (800802c <_strtod_l+0xafc>)
 8007ee8:	4a54      	ldr	r2, [pc, #336]	; (800803c <_strtod_l+0xb0c>)
 8007eea:	4019      	ands	r1, r3
 8007eec:	4291      	cmp	r1, r2
 8007eee:	4680      	mov	r8, r0
 8007ef0:	d95d      	bls.n	8007fae <_strtod_l+0xa7e>
 8007ef2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ef4:	4b4e      	ldr	r3, [pc, #312]	; (8008030 <_strtod_l+0xb00>)
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d103      	bne.n	8007f02 <_strtod_l+0x9d2>
 8007efa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007efc:	3301      	adds	r3, #1
 8007efe:	f43f ad56 	beq.w	80079ae <_strtod_l+0x47e>
 8007f02:	f04f 38ff 	mov.w	r8, #4294967295
 8007f06:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008030 <_strtod_l+0xb00>
 8007f0a:	4650      	mov	r0, sl
 8007f0c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007f0e:	f001 fbe7 	bl	80096e0 <_Bfree>
 8007f12:	4650      	mov	r0, sl
 8007f14:	9906      	ldr	r1, [sp, #24]
 8007f16:	f001 fbe3 	bl	80096e0 <_Bfree>
 8007f1a:	4650      	mov	r0, sl
 8007f1c:	9904      	ldr	r1, [sp, #16]
 8007f1e:	f001 fbdf 	bl	80096e0 <_Bfree>
 8007f22:	4659      	mov	r1, fp
 8007f24:	4650      	mov	r0, sl
 8007f26:	f001 fbdb 	bl	80096e0 <_Bfree>
 8007f2a:	e627      	b.n	8007b7c <_strtod_l+0x64c>
 8007f2c:	f1b8 0f00 	cmp.w	r8, #0
 8007f30:	d119      	bne.n	8007f66 <_strtod_l+0xa36>
 8007f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f38:	b9e3      	cbnz	r3, 8007f74 <_strtod_l+0xa44>
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	4639      	mov	r1, r7
 8007f40:	4b3c      	ldr	r3, [pc, #240]	; (8008034 <_strtod_l+0xb04>)
 8007f42:	f7f8 fda7 	bl	8000a94 <__aeabi_dcmplt>
 8007f46:	b9c8      	cbnz	r0, 8007f7c <_strtod_l+0xa4c>
 8007f48:	2200      	movs	r2, #0
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	4639      	mov	r1, r7
 8007f4e:	4b3c      	ldr	r3, [pc, #240]	; (8008040 <_strtod_l+0xb10>)
 8007f50:	f7f8 fb2e 	bl	80005b0 <__aeabi_dmul>
 8007f54:	4604      	mov	r4, r0
 8007f56:	460d      	mov	r5, r1
 8007f58:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007f5c:	9416      	str	r4, [sp, #88]	; 0x58
 8007f5e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f60:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8007f64:	e7a2      	b.n	8007eac <_strtod_l+0x97c>
 8007f66:	f1b8 0f01 	cmp.w	r8, #1
 8007f6a:	d103      	bne.n	8007f74 <_strtod_l+0xa44>
 8007f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f43f ad92 	beq.w	8007a98 <_strtod_l+0x568>
 8007f74:	2600      	movs	r6, #0
 8007f76:	2400      	movs	r4, #0
 8007f78:	4f32      	ldr	r7, [pc, #200]	; (8008044 <_strtod_l+0xb14>)
 8007f7a:	e796      	b.n	8007eaa <_strtod_l+0x97a>
 8007f7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007f7e:	4d30      	ldr	r5, [pc, #192]	; (8008040 <_strtod_l+0xb10>)
 8007f80:	e7ea      	b.n	8007f58 <_strtod_l+0xa28>
 8007f82:	4b2f      	ldr	r3, [pc, #188]	; (8008040 <_strtod_l+0xb10>)
 8007f84:	2200      	movs	r2, #0
 8007f86:	4630      	mov	r0, r6
 8007f88:	4639      	mov	r1, r7
 8007f8a:	f7f8 fb11 	bl	80005b0 <__aeabi_dmul>
 8007f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f90:	4604      	mov	r4, r0
 8007f92:	460d      	mov	r5, r1
 8007f94:	b933      	cbnz	r3, 8007fa4 <_strtod_l+0xa74>
 8007f96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f9a:	9010      	str	r0, [sp, #64]	; 0x40
 8007f9c:	9311      	str	r3, [sp, #68]	; 0x44
 8007f9e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007fa2:	e783      	b.n	8007eac <_strtod_l+0x97c>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007fac:	e7f7      	b.n	8007f9e <_strtod_l+0xa6e>
 8007fae:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007fb2:	9b05      	ldr	r3, [sp, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1a8      	bne.n	8007f0a <_strtod_l+0x9da>
 8007fb8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007fbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007fbe:	0d1b      	lsrs	r3, r3, #20
 8007fc0:	051b      	lsls	r3, r3, #20
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d1a1      	bne.n	8007f0a <_strtod_l+0x9da>
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	4629      	mov	r1, r5
 8007fca:	f7f9 f933 	bl	8001234 <__aeabi_d2lz>
 8007fce:	f7f8 fac1 	bl	8000554 <__aeabi_l2d>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	4629      	mov	r1, r5
 8007fda:	f7f8 f931 	bl	8000240 <__aeabi_dsub>
 8007fde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007fe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fe4:	ea43 0308 	orr.w	r3, r3, r8
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	4604      	mov	r4, r0
 8007fec:	460d      	mov	r5, r1
 8007fee:	d066      	beq.n	80080be <_strtod_l+0xb8e>
 8007ff0:	a309      	add	r3, pc, #36	; (adr r3, 8008018 <_strtod_l+0xae8>)
 8007ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff6:	f7f8 fd4d 	bl	8000a94 <__aeabi_dcmplt>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	f47f ace2 	bne.w	80079c4 <_strtod_l+0x494>
 8008000:	a307      	add	r3, pc, #28	; (adr r3, 8008020 <_strtod_l+0xaf0>)
 8008002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008006:	4620      	mov	r0, r4
 8008008:	4629      	mov	r1, r5
 800800a:	f7f8 fd61 	bl	8000ad0 <__aeabi_dcmpgt>
 800800e:	2800      	cmp	r0, #0
 8008010:	f43f af7b 	beq.w	8007f0a <_strtod_l+0x9da>
 8008014:	e4d6      	b.n	80079c4 <_strtod_l+0x494>
 8008016:	bf00      	nop
 8008018:	94a03595 	.word	0x94a03595
 800801c:	3fdfffff 	.word	0x3fdfffff
 8008020:	35afe535 	.word	0x35afe535
 8008024:	3fe00000 	.word	0x3fe00000
 8008028:	000fffff 	.word	0x000fffff
 800802c:	7ff00000 	.word	0x7ff00000
 8008030:	7fefffff 	.word	0x7fefffff
 8008034:	3ff00000 	.word	0x3ff00000
 8008038:	7fe00000 	.word	0x7fe00000
 800803c:	7c9fffff 	.word	0x7c9fffff
 8008040:	3fe00000 	.word	0x3fe00000
 8008044:	bff00000 	.word	0xbff00000
 8008048:	9b05      	ldr	r3, [sp, #20]
 800804a:	b313      	cbz	r3, 8008092 <_strtod_l+0xb62>
 800804c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800804e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008052:	d81e      	bhi.n	8008092 <_strtod_l+0xb62>
 8008054:	a326      	add	r3, pc, #152	; (adr r3, 80080f0 <_strtod_l+0xbc0>)
 8008056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805a:	4620      	mov	r0, r4
 800805c:	4629      	mov	r1, r5
 800805e:	f7f8 fd23 	bl	8000aa8 <__aeabi_dcmple>
 8008062:	b190      	cbz	r0, 800808a <_strtod_l+0xb5a>
 8008064:	4629      	mov	r1, r5
 8008066:	4620      	mov	r0, r4
 8008068:	f7f8 fd7a 	bl	8000b60 <__aeabi_d2uiz>
 800806c:	2801      	cmp	r0, #1
 800806e:	bf38      	it	cc
 8008070:	2001      	movcc	r0, #1
 8008072:	f7f8 fa23 	bl	80004bc <__aeabi_ui2d>
 8008076:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008078:	4604      	mov	r4, r0
 800807a:	460d      	mov	r5, r1
 800807c:	b9d3      	cbnz	r3, 80080b4 <_strtod_l+0xb84>
 800807e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008082:	9012      	str	r0, [sp, #72]	; 0x48
 8008084:	9313      	str	r3, [sp, #76]	; 0x4c
 8008086:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800808a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800808c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008090:	1a9f      	subs	r7, r3, r2
 8008092:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008096:	f001 fe53 	bl	8009d40 <__ulp>
 800809a:	4602      	mov	r2, r0
 800809c:	460b      	mov	r3, r1
 800809e:	4630      	mov	r0, r6
 80080a0:	4639      	mov	r1, r7
 80080a2:	f7f8 fa85 	bl	80005b0 <__aeabi_dmul>
 80080a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80080aa:	f7f8 f8cb 	bl	8000244 <__adddf3>
 80080ae:	4680      	mov	r8, r0
 80080b0:	4689      	mov	r9, r1
 80080b2:	e77e      	b.n	8007fb2 <_strtod_l+0xa82>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80080bc:	e7e3      	b.n	8008086 <_strtod_l+0xb56>
 80080be:	a30e      	add	r3, pc, #56	; (adr r3, 80080f8 <_strtod_l+0xbc8>)
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	f7f8 fce6 	bl	8000a94 <__aeabi_dcmplt>
 80080c8:	e7a1      	b.n	800800e <_strtod_l+0xade>
 80080ca:	2300      	movs	r3, #0
 80080cc:	930a      	str	r3, [sp, #40]	; 0x28
 80080ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80080d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80080d2:	6013      	str	r3, [r2, #0]
 80080d4:	f7ff ba71 	b.w	80075ba <_strtod_l+0x8a>
 80080d8:	2a65      	cmp	r2, #101	; 0x65
 80080da:	f43f ab63 	beq.w	80077a4 <_strtod_l+0x274>
 80080de:	2a45      	cmp	r2, #69	; 0x45
 80080e0:	f43f ab60 	beq.w	80077a4 <_strtod_l+0x274>
 80080e4:	2301      	movs	r3, #1
 80080e6:	f7ff bb95 	b.w	8007814 <_strtod_l+0x2e4>
 80080ea:	bf00      	nop
 80080ec:	f3af 8000 	nop.w
 80080f0:	ffc00000 	.word	0xffc00000
 80080f4:	41dfffff 	.word	0x41dfffff
 80080f8:	94a03595 	.word	0x94a03595
 80080fc:	3fcfffff 	.word	0x3fcfffff

08008100 <_strtod_r>:
 8008100:	4b01      	ldr	r3, [pc, #4]	; (8008108 <_strtod_r+0x8>)
 8008102:	f7ff ba15 	b.w	8007530 <_strtod_l>
 8008106:	bf00      	nop
 8008108:	2000009c 	.word	0x2000009c

0800810c <_strtol_l.constprop.0>:
 800810c:	2b01      	cmp	r3, #1
 800810e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008112:	4680      	mov	r8, r0
 8008114:	d001      	beq.n	800811a <_strtol_l.constprop.0+0xe>
 8008116:	2b24      	cmp	r3, #36	; 0x24
 8008118:	d906      	bls.n	8008128 <_strtol_l.constprop.0+0x1c>
 800811a:	f7fe fb13 	bl	8006744 <__errno>
 800811e:	2316      	movs	r3, #22
 8008120:	6003      	str	r3, [r0, #0]
 8008122:	2000      	movs	r0, #0
 8008124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008128:	460d      	mov	r5, r1
 800812a:	4f35      	ldr	r7, [pc, #212]	; (8008200 <_strtol_l.constprop.0+0xf4>)
 800812c:	4628      	mov	r0, r5
 800812e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008132:	5de6      	ldrb	r6, [r4, r7]
 8008134:	f016 0608 	ands.w	r6, r6, #8
 8008138:	d1f8      	bne.n	800812c <_strtol_l.constprop.0+0x20>
 800813a:	2c2d      	cmp	r4, #45	; 0x2d
 800813c:	d12f      	bne.n	800819e <_strtol_l.constprop.0+0x92>
 800813e:	2601      	movs	r6, #1
 8008140:	782c      	ldrb	r4, [r5, #0]
 8008142:	1c85      	adds	r5, r0, #2
 8008144:	2b00      	cmp	r3, #0
 8008146:	d057      	beq.n	80081f8 <_strtol_l.constprop.0+0xec>
 8008148:	2b10      	cmp	r3, #16
 800814a:	d109      	bne.n	8008160 <_strtol_l.constprop.0+0x54>
 800814c:	2c30      	cmp	r4, #48	; 0x30
 800814e:	d107      	bne.n	8008160 <_strtol_l.constprop.0+0x54>
 8008150:	7828      	ldrb	r0, [r5, #0]
 8008152:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008156:	2858      	cmp	r0, #88	; 0x58
 8008158:	d149      	bne.n	80081ee <_strtol_l.constprop.0+0xe2>
 800815a:	2310      	movs	r3, #16
 800815c:	786c      	ldrb	r4, [r5, #1]
 800815e:	3502      	adds	r5, #2
 8008160:	2700      	movs	r7, #0
 8008162:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8008166:	f10e 3eff 	add.w	lr, lr, #4294967295
 800816a:	fbbe f9f3 	udiv	r9, lr, r3
 800816e:	4638      	mov	r0, r7
 8008170:	fb03 ea19 	mls	sl, r3, r9, lr
 8008174:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008178:	f1bc 0f09 	cmp.w	ip, #9
 800817c:	d814      	bhi.n	80081a8 <_strtol_l.constprop.0+0x9c>
 800817e:	4664      	mov	r4, ip
 8008180:	42a3      	cmp	r3, r4
 8008182:	dd22      	ble.n	80081ca <_strtol_l.constprop.0+0xbe>
 8008184:	2f00      	cmp	r7, #0
 8008186:	db1d      	blt.n	80081c4 <_strtol_l.constprop.0+0xb8>
 8008188:	4581      	cmp	r9, r0
 800818a:	d31b      	bcc.n	80081c4 <_strtol_l.constprop.0+0xb8>
 800818c:	d101      	bne.n	8008192 <_strtol_l.constprop.0+0x86>
 800818e:	45a2      	cmp	sl, r4
 8008190:	db18      	blt.n	80081c4 <_strtol_l.constprop.0+0xb8>
 8008192:	2701      	movs	r7, #1
 8008194:	fb00 4003 	mla	r0, r0, r3, r4
 8008198:	f815 4b01 	ldrb.w	r4, [r5], #1
 800819c:	e7ea      	b.n	8008174 <_strtol_l.constprop.0+0x68>
 800819e:	2c2b      	cmp	r4, #43	; 0x2b
 80081a0:	bf04      	itt	eq
 80081a2:	782c      	ldrbeq	r4, [r5, #0]
 80081a4:	1c85      	addeq	r5, r0, #2
 80081a6:	e7cd      	b.n	8008144 <_strtol_l.constprop.0+0x38>
 80081a8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80081ac:	f1bc 0f19 	cmp.w	ip, #25
 80081b0:	d801      	bhi.n	80081b6 <_strtol_l.constprop.0+0xaa>
 80081b2:	3c37      	subs	r4, #55	; 0x37
 80081b4:	e7e4      	b.n	8008180 <_strtol_l.constprop.0+0x74>
 80081b6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80081ba:	f1bc 0f19 	cmp.w	ip, #25
 80081be:	d804      	bhi.n	80081ca <_strtol_l.constprop.0+0xbe>
 80081c0:	3c57      	subs	r4, #87	; 0x57
 80081c2:	e7dd      	b.n	8008180 <_strtol_l.constprop.0+0x74>
 80081c4:	f04f 37ff 	mov.w	r7, #4294967295
 80081c8:	e7e6      	b.n	8008198 <_strtol_l.constprop.0+0x8c>
 80081ca:	2f00      	cmp	r7, #0
 80081cc:	da07      	bge.n	80081de <_strtol_l.constprop.0+0xd2>
 80081ce:	2322      	movs	r3, #34	; 0x22
 80081d0:	4670      	mov	r0, lr
 80081d2:	f8c8 3000 	str.w	r3, [r8]
 80081d6:	2a00      	cmp	r2, #0
 80081d8:	d0a4      	beq.n	8008124 <_strtol_l.constprop.0+0x18>
 80081da:	1e69      	subs	r1, r5, #1
 80081dc:	e005      	b.n	80081ea <_strtol_l.constprop.0+0xde>
 80081de:	b106      	cbz	r6, 80081e2 <_strtol_l.constprop.0+0xd6>
 80081e0:	4240      	negs	r0, r0
 80081e2:	2a00      	cmp	r2, #0
 80081e4:	d09e      	beq.n	8008124 <_strtol_l.constprop.0+0x18>
 80081e6:	2f00      	cmp	r7, #0
 80081e8:	d1f7      	bne.n	80081da <_strtol_l.constprop.0+0xce>
 80081ea:	6011      	str	r1, [r2, #0]
 80081ec:	e79a      	b.n	8008124 <_strtol_l.constprop.0+0x18>
 80081ee:	2430      	movs	r4, #48	; 0x30
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1b5      	bne.n	8008160 <_strtol_l.constprop.0+0x54>
 80081f4:	2308      	movs	r3, #8
 80081f6:	e7b3      	b.n	8008160 <_strtol_l.constprop.0+0x54>
 80081f8:	2c30      	cmp	r4, #48	; 0x30
 80081fa:	d0a9      	beq.n	8008150 <_strtol_l.constprop.0+0x44>
 80081fc:	230a      	movs	r3, #10
 80081fe:	e7af      	b.n	8008160 <_strtol_l.constprop.0+0x54>
 8008200:	0800b139 	.word	0x0800b139

08008204 <_strtol_r>:
 8008204:	f7ff bf82 	b.w	800810c <_strtol_l.constprop.0>

08008208 <_vsiprintf_r>:
 8008208:	b500      	push	{lr}
 800820a:	b09b      	sub	sp, #108	; 0x6c
 800820c:	9100      	str	r1, [sp, #0]
 800820e:	9104      	str	r1, [sp, #16]
 8008210:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008214:	9105      	str	r1, [sp, #20]
 8008216:	9102      	str	r1, [sp, #8]
 8008218:	4905      	ldr	r1, [pc, #20]	; (8008230 <_vsiprintf_r+0x28>)
 800821a:	9103      	str	r1, [sp, #12]
 800821c:	4669      	mov	r1, sp
 800821e:	f002 f823 	bl	800a268 <_svfiprintf_r>
 8008222:	2200      	movs	r2, #0
 8008224:	9b00      	ldr	r3, [sp, #0]
 8008226:	701a      	strb	r2, [r3, #0]
 8008228:	b01b      	add	sp, #108	; 0x6c
 800822a:	f85d fb04 	ldr.w	pc, [sp], #4
 800822e:	bf00      	nop
 8008230:	ffff0208 	.word	0xffff0208

08008234 <vsiprintf>:
 8008234:	4613      	mov	r3, r2
 8008236:	460a      	mov	r2, r1
 8008238:	4601      	mov	r1, r0
 800823a:	4802      	ldr	r0, [pc, #8]	; (8008244 <vsiprintf+0x10>)
 800823c:	6800      	ldr	r0, [r0, #0]
 800823e:	f7ff bfe3 	b.w	8008208 <_vsiprintf_r>
 8008242:	bf00      	nop
 8008244:	20000034 	.word	0x20000034

08008248 <quorem>:
 8008248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	6903      	ldr	r3, [r0, #16]
 800824e:	690c      	ldr	r4, [r1, #16]
 8008250:	4607      	mov	r7, r0
 8008252:	42a3      	cmp	r3, r4
 8008254:	f2c0 8082 	blt.w	800835c <quorem+0x114>
 8008258:	3c01      	subs	r4, #1
 800825a:	f100 0514 	add.w	r5, r0, #20
 800825e:	f101 0814 	add.w	r8, r1, #20
 8008262:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008266:	9301      	str	r3, [sp, #4]
 8008268:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800826c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008270:	3301      	adds	r3, #1
 8008272:	429a      	cmp	r2, r3
 8008274:	fbb2 f6f3 	udiv	r6, r2, r3
 8008278:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800827c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008280:	d331      	bcc.n	80082e6 <quorem+0x9e>
 8008282:	f04f 0e00 	mov.w	lr, #0
 8008286:	4640      	mov	r0, r8
 8008288:	46ac      	mov	ip, r5
 800828a:	46f2      	mov	sl, lr
 800828c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008290:	b293      	uxth	r3, r2
 8008292:	fb06 e303 	mla	r3, r6, r3, lr
 8008296:	0c12      	lsrs	r2, r2, #16
 8008298:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800829c:	b29b      	uxth	r3, r3
 800829e:	fb06 e202 	mla	r2, r6, r2, lr
 80082a2:	ebaa 0303 	sub.w	r3, sl, r3
 80082a6:	f8dc a000 	ldr.w	sl, [ip]
 80082aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082ae:	fa1f fa8a 	uxth.w	sl, sl
 80082b2:	4453      	add	r3, sl
 80082b4:	f8dc a000 	ldr.w	sl, [ip]
 80082b8:	b292      	uxth	r2, r2
 80082ba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80082be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082c8:	4581      	cmp	r9, r0
 80082ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082ce:	f84c 3b04 	str.w	r3, [ip], #4
 80082d2:	d2db      	bcs.n	800828c <quorem+0x44>
 80082d4:	f855 300b 	ldr.w	r3, [r5, fp]
 80082d8:	b92b      	cbnz	r3, 80082e6 <quorem+0x9e>
 80082da:	9b01      	ldr	r3, [sp, #4]
 80082dc:	3b04      	subs	r3, #4
 80082de:	429d      	cmp	r5, r3
 80082e0:	461a      	mov	r2, r3
 80082e2:	d32f      	bcc.n	8008344 <quorem+0xfc>
 80082e4:	613c      	str	r4, [r7, #16]
 80082e6:	4638      	mov	r0, r7
 80082e8:	f001 fc82 	bl	8009bf0 <__mcmp>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	db25      	blt.n	800833c <quorem+0xf4>
 80082f0:	4628      	mov	r0, r5
 80082f2:	f04f 0c00 	mov.w	ip, #0
 80082f6:	3601      	adds	r6, #1
 80082f8:	f858 1b04 	ldr.w	r1, [r8], #4
 80082fc:	f8d0 e000 	ldr.w	lr, [r0]
 8008300:	b28b      	uxth	r3, r1
 8008302:	ebac 0303 	sub.w	r3, ip, r3
 8008306:	fa1f f28e 	uxth.w	r2, lr
 800830a:	4413      	add	r3, r2
 800830c:	0c0a      	lsrs	r2, r1, #16
 800830e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008312:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008316:	b29b      	uxth	r3, r3
 8008318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800831c:	45c1      	cmp	r9, r8
 800831e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008322:	f840 3b04 	str.w	r3, [r0], #4
 8008326:	d2e7      	bcs.n	80082f8 <quorem+0xb0>
 8008328:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800832c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008330:	b922      	cbnz	r2, 800833c <quorem+0xf4>
 8008332:	3b04      	subs	r3, #4
 8008334:	429d      	cmp	r5, r3
 8008336:	461a      	mov	r2, r3
 8008338:	d30a      	bcc.n	8008350 <quorem+0x108>
 800833a:	613c      	str	r4, [r7, #16]
 800833c:	4630      	mov	r0, r6
 800833e:	b003      	add	sp, #12
 8008340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008344:	6812      	ldr	r2, [r2, #0]
 8008346:	3b04      	subs	r3, #4
 8008348:	2a00      	cmp	r2, #0
 800834a:	d1cb      	bne.n	80082e4 <quorem+0x9c>
 800834c:	3c01      	subs	r4, #1
 800834e:	e7c6      	b.n	80082de <quorem+0x96>
 8008350:	6812      	ldr	r2, [r2, #0]
 8008352:	3b04      	subs	r3, #4
 8008354:	2a00      	cmp	r2, #0
 8008356:	d1f0      	bne.n	800833a <quorem+0xf2>
 8008358:	3c01      	subs	r4, #1
 800835a:	e7eb      	b.n	8008334 <quorem+0xec>
 800835c:	2000      	movs	r0, #0
 800835e:	e7ee      	b.n	800833e <quorem+0xf6>

08008360 <_dtoa_r>:
 8008360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008364:	4616      	mov	r6, r2
 8008366:	461f      	mov	r7, r3
 8008368:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800836a:	b099      	sub	sp, #100	; 0x64
 800836c:	4605      	mov	r5, r0
 800836e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008372:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008376:	b974      	cbnz	r4, 8008396 <_dtoa_r+0x36>
 8008378:	2010      	movs	r0, #16
 800837a:	f001 f949 	bl	8009610 <malloc>
 800837e:	4602      	mov	r2, r0
 8008380:	6268      	str	r0, [r5, #36]	; 0x24
 8008382:	b920      	cbnz	r0, 800838e <_dtoa_r+0x2e>
 8008384:	21ea      	movs	r1, #234	; 0xea
 8008386:	4ba8      	ldr	r3, [pc, #672]	; (8008628 <_dtoa_r+0x2c8>)
 8008388:	48a8      	ldr	r0, [pc, #672]	; (800862c <_dtoa_r+0x2cc>)
 800838a:	f002 f8a5 	bl	800a4d8 <__assert_func>
 800838e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008392:	6004      	str	r4, [r0, #0]
 8008394:	60c4      	str	r4, [r0, #12]
 8008396:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008398:	6819      	ldr	r1, [r3, #0]
 800839a:	b151      	cbz	r1, 80083b2 <_dtoa_r+0x52>
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	2301      	movs	r3, #1
 80083a0:	4093      	lsls	r3, r2
 80083a2:	604a      	str	r2, [r1, #4]
 80083a4:	608b      	str	r3, [r1, #8]
 80083a6:	4628      	mov	r0, r5
 80083a8:	f001 f99a 	bl	80096e0 <_Bfree>
 80083ac:	2200      	movs	r2, #0
 80083ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80083b0:	601a      	str	r2, [r3, #0]
 80083b2:	1e3b      	subs	r3, r7, #0
 80083b4:	bfaf      	iteee	ge
 80083b6:	2300      	movge	r3, #0
 80083b8:	2201      	movlt	r2, #1
 80083ba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80083be:	9305      	strlt	r3, [sp, #20]
 80083c0:	bfa8      	it	ge
 80083c2:	f8c8 3000 	strge.w	r3, [r8]
 80083c6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80083ca:	4b99      	ldr	r3, [pc, #612]	; (8008630 <_dtoa_r+0x2d0>)
 80083cc:	bfb8      	it	lt
 80083ce:	f8c8 2000 	strlt.w	r2, [r8]
 80083d2:	ea33 0309 	bics.w	r3, r3, r9
 80083d6:	d119      	bne.n	800840c <_dtoa_r+0xac>
 80083d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80083dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083e4:	4333      	orrs	r3, r6
 80083e6:	f000 857f 	beq.w	8008ee8 <_dtoa_r+0xb88>
 80083ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083ec:	b953      	cbnz	r3, 8008404 <_dtoa_r+0xa4>
 80083ee:	4b91      	ldr	r3, [pc, #580]	; (8008634 <_dtoa_r+0x2d4>)
 80083f0:	e022      	b.n	8008438 <_dtoa_r+0xd8>
 80083f2:	4b91      	ldr	r3, [pc, #580]	; (8008638 <_dtoa_r+0x2d8>)
 80083f4:	9303      	str	r3, [sp, #12]
 80083f6:	3308      	adds	r3, #8
 80083f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083fa:	6013      	str	r3, [r2, #0]
 80083fc:	9803      	ldr	r0, [sp, #12]
 80083fe:	b019      	add	sp, #100	; 0x64
 8008400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008404:	4b8b      	ldr	r3, [pc, #556]	; (8008634 <_dtoa_r+0x2d4>)
 8008406:	9303      	str	r3, [sp, #12]
 8008408:	3303      	adds	r3, #3
 800840a:	e7f5      	b.n	80083f8 <_dtoa_r+0x98>
 800840c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008410:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008418:	2200      	movs	r2, #0
 800841a:	2300      	movs	r3, #0
 800841c:	f7f8 fb30 	bl	8000a80 <__aeabi_dcmpeq>
 8008420:	4680      	mov	r8, r0
 8008422:	b158      	cbz	r0, 800843c <_dtoa_r+0xdc>
 8008424:	2301      	movs	r3, #1
 8008426:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008428:	6013      	str	r3, [r2, #0]
 800842a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 8558 	beq.w	8008ee2 <_dtoa_r+0xb82>
 8008432:	4882      	ldr	r0, [pc, #520]	; (800863c <_dtoa_r+0x2dc>)
 8008434:	6018      	str	r0, [r3, #0]
 8008436:	1e43      	subs	r3, r0, #1
 8008438:	9303      	str	r3, [sp, #12]
 800843a:	e7df      	b.n	80083fc <_dtoa_r+0x9c>
 800843c:	ab16      	add	r3, sp, #88	; 0x58
 800843e:	9301      	str	r3, [sp, #4]
 8008440:	ab17      	add	r3, sp, #92	; 0x5c
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	4628      	mov	r0, r5
 8008446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800844a:	f001 fcf3 	bl	8009e34 <__d2b>
 800844e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008452:	4683      	mov	fp, r0
 8008454:	2c00      	cmp	r4, #0
 8008456:	d07f      	beq.n	8008558 <_dtoa_r+0x1f8>
 8008458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800845c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800845e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008462:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008466:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800846a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800846e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008472:	2200      	movs	r2, #0
 8008474:	4b72      	ldr	r3, [pc, #456]	; (8008640 <_dtoa_r+0x2e0>)
 8008476:	f7f7 fee3 	bl	8000240 <__aeabi_dsub>
 800847a:	a365      	add	r3, pc, #404	; (adr r3, 8008610 <_dtoa_r+0x2b0>)
 800847c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008480:	f7f8 f896 	bl	80005b0 <__aeabi_dmul>
 8008484:	a364      	add	r3, pc, #400	; (adr r3, 8008618 <_dtoa_r+0x2b8>)
 8008486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848a:	f7f7 fedb 	bl	8000244 <__adddf3>
 800848e:	4606      	mov	r6, r0
 8008490:	4620      	mov	r0, r4
 8008492:	460f      	mov	r7, r1
 8008494:	f7f8 f822 	bl	80004dc <__aeabi_i2d>
 8008498:	a361      	add	r3, pc, #388	; (adr r3, 8008620 <_dtoa_r+0x2c0>)
 800849a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849e:	f7f8 f887 	bl	80005b0 <__aeabi_dmul>
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	4630      	mov	r0, r6
 80084a8:	4639      	mov	r1, r7
 80084aa:	f7f7 fecb 	bl	8000244 <__adddf3>
 80084ae:	4606      	mov	r6, r0
 80084b0:	460f      	mov	r7, r1
 80084b2:	f7f8 fb2d 	bl	8000b10 <__aeabi_d2iz>
 80084b6:	2200      	movs	r2, #0
 80084b8:	4682      	mov	sl, r0
 80084ba:	2300      	movs	r3, #0
 80084bc:	4630      	mov	r0, r6
 80084be:	4639      	mov	r1, r7
 80084c0:	f7f8 fae8 	bl	8000a94 <__aeabi_dcmplt>
 80084c4:	b148      	cbz	r0, 80084da <_dtoa_r+0x17a>
 80084c6:	4650      	mov	r0, sl
 80084c8:	f7f8 f808 	bl	80004dc <__aeabi_i2d>
 80084cc:	4632      	mov	r2, r6
 80084ce:	463b      	mov	r3, r7
 80084d0:	f7f8 fad6 	bl	8000a80 <__aeabi_dcmpeq>
 80084d4:	b908      	cbnz	r0, 80084da <_dtoa_r+0x17a>
 80084d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084da:	f1ba 0f16 	cmp.w	sl, #22
 80084de:	d858      	bhi.n	8008592 <_dtoa_r+0x232>
 80084e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084e4:	4b57      	ldr	r3, [pc, #348]	; (8008644 <_dtoa_r+0x2e4>)
 80084e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80084ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ee:	f7f8 fad1 	bl	8000a94 <__aeabi_dcmplt>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	d04f      	beq.n	8008596 <_dtoa_r+0x236>
 80084f6:	2300      	movs	r3, #0
 80084f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80084fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008500:	1b1c      	subs	r4, r3, r4
 8008502:	1e63      	subs	r3, r4, #1
 8008504:	9309      	str	r3, [sp, #36]	; 0x24
 8008506:	bf49      	itett	mi
 8008508:	f1c4 0301 	rsbmi	r3, r4, #1
 800850c:	2300      	movpl	r3, #0
 800850e:	9306      	strmi	r3, [sp, #24]
 8008510:	2300      	movmi	r3, #0
 8008512:	bf54      	ite	pl
 8008514:	9306      	strpl	r3, [sp, #24]
 8008516:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008518:	f1ba 0f00 	cmp.w	sl, #0
 800851c:	db3d      	blt.n	800859a <_dtoa_r+0x23a>
 800851e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008520:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008524:	4453      	add	r3, sl
 8008526:	9309      	str	r3, [sp, #36]	; 0x24
 8008528:	2300      	movs	r3, #0
 800852a:	930a      	str	r3, [sp, #40]	; 0x28
 800852c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800852e:	2b09      	cmp	r3, #9
 8008530:	f200 808c 	bhi.w	800864c <_dtoa_r+0x2ec>
 8008534:	2b05      	cmp	r3, #5
 8008536:	bfc4      	itt	gt
 8008538:	3b04      	subgt	r3, #4
 800853a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800853c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800853e:	bfc8      	it	gt
 8008540:	2400      	movgt	r4, #0
 8008542:	f1a3 0302 	sub.w	r3, r3, #2
 8008546:	bfd8      	it	le
 8008548:	2401      	movle	r4, #1
 800854a:	2b03      	cmp	r3, #3
 800854c:	f200 808a 	bhi.w	8008664 <_dtoa_r+0x304>
 8008550:	e8df f003 	tbb	[pc, r3]
 8008554:	5b4d4f2d 	.word	0x5b4d4f2d
 8008558:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800855c:	441c      	add	r4, r3
 800855e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008562:	2b20      	cmp	r3, #32
 8008564:	bfc3      	ittte	gt
 8008566:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800856a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800856e:	fa09 f303 	lslgt.w	r3, r9, r3
 8008572:	f1c3 0320 	rsble	r3, r3, #32
 8008576:	bfc6      	itte	gt
 8008578:	fa26 f000 	lsrgt.w	r0, r6, r0
 800857c:	4318      	orrgt	r0, r3
 800857e:	fa06 f003 	lslle.w	r0, r6, r3
 8008582:	f7f7 ff9b 	bl	80004bc <__aeabi_ui2d>
 8008586:	2301      	movs	r3, #1
 8008588:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800858c:	3c01      	subs	r4, #1
 800858e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008590:	e76f      	b.n	8008472 <_dtoa_r+0x112>
 8008592:	2301      	movs	r3, #1
 8008594:	e7b2      	b.n	80084fc <_dtoa_r+0x19c>
 8008596:	900f      	str	r0, [sp, #60]	; 0x3c
 8008598:	e7b1      	b.n	80084fe <_dtoa_r+0x19e>
 800859a:	9b06      	ldr	r3, [sp, #24]
 800859c:	eba3 030a 	sub.w	r3, r3, sl
 80085a0:	9306      	str	r3, [sp, #24]
 80085a2:	f1ca 0300 	rsb	r3, sl, #0
 80085a6:	930a      	str	r3, [sp, #40]	; 0x28
 80085a8:	2300      	movs	r3, #0
 80085aa:	930e      	str	r3, [sp, #56]	; 0x38
 80085ac:	e7be      	b.n	800852c <_dtoa_r+0x1cc>
 80085ae:	2300      	movs	r3, #0
 80085b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80085b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	dc58      	bgt.n	800866a <_dtoa_r+0x30a>
 80085b8:	f04f 0901 	mov.w	r9, #1
 80085bc:	464b      	mov	r3, r9
 80085be:	f8cd 9020 	str.w	r9, [sp, #32]
 80085c2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80085c6:	2200      	movs	r2, #0
 80085c8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80085ca:	6042      	str	r2, [r0, #4]
 80085cc:	2204      	movs	r2, #4
 80085ce:	f102 0614 	add.w	r6, r2, #20
 80085d2:	429e      	cmp	r6, r3
 80085d4:	6841      	ldr	r1, [r0, #4]
 80085d6:	d94e      	bls.n	8008676 <_dtoa_r+0x316>
 80085d8:	4628      	mov	r0, r5
 80085da:	f001 f841 	bl	8009660 <_Balloc>
 80085de:	9003      	str	r0, [sp, #12]
 80085e0:	2800      	cmp	r0, #0
 80085e2:	d14c      	bne.n	800867e <_dtoa_r+0x31e>
 80085e4:	4602      	mov	r2, r0
 80085e6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80085ea:	4b17      	ldr	r3, [pc, #92]	; (8008648 <_dtoa_r+0x2e8>)
 80085ec:	e6cc      	b.n	8008388 <_dtoa_r+0x28>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e7de      	b.n	80085b0 <_dtoa_r+0x250>
 80085f2:	2300      	movs	r3, #0
 80085f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80085f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085f8:	eb0a 0903 	add.w	r9, sl, r3
 80085fc:	f109 0301 	add.w	r3, r9, #1
 8008600:	2b01      	cmp	r3, #1
 8008602:	9308      	str	r3, [sp, #32]
 8008604:	bfb8      	it	lt
 8008606:	2301      	movlt	r3, #1
 8008608:	e7dd      	b.n	80085c6 <_dtoa_r+0x266>
 800860a:	2301      	movs	r3, #1
 800860c:	e7f2      	b.n	80085f4 <_dtoa_r+0x294>
 800860e:	bf00      	nop
 8008610:	636f4361 	.word	0x636f4361
 8008614:	3fd287a7 	.word	0x3fd287a7
 8008618:	8b60c8b3 	.word	0x8b60c8b3
 800861c:	3fc68a28 	.word	0x3fc68a28
 8008620:	509f79fb 	.word	0x509f79fb
 8008624:	3fd34413 	.word	0x3fd34413
 8008628:	0800b246 	.word	0x0800b246
 800862c:	0800b25d 	.word	0x0800b25d
 8008630:	7ff00000 	.word	0x7ff00000
 8008634:	0800b242 	.word	0x0800b242
 8008638:	0800b239 	.word	0x0800b239
 800863c:	0800b0b9 	.word	0x0800b0b9
 8008640:	3ff80000 	.word	0x3ff80000
 8008644:	0800b3c8 	.word	0x0800b3c8
 8008648:	0800b2b8 	.word	0x0800b2b8
 800864c:	2401      	movs	r4, #1
 800864e:	2300      	movs	r3, #0
 8008650:	940b      	str	r4, [sp, #44]	; 0x2c
 8008652:	9322      	str	r3, [sp, #136]	; 0x88
 8008654:	f04f 39ff 	mov.w	r9, #4294967295
 8008658:	2200      	movs	r2, #0
 800865a:	2312      	movs	r3, #18
 800865c:	f8cd 9020 	str.w	r9, [sp, #32]
 8008660:	9223      	str	r2, [sp, #140]	; 0x8c
 8008662:	e7b0      	b.n	80085c6 <_dtoa_r+0x266>
 8008664:	2301      	movs	r3, #1
 8008666:	930b      	str	r3, [sp, #44]	; 0x2c
 8008668:	e7f4      	b.n	8008654 <_dtoa_r+0x2f4>
 800866a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800866e:	464b      	mov	r3, r9
 8008670:	f8cd 9020 	str.w	r9, [sp, #32]
 8008674:	e7a7      	b.n	80085c6 <_dtoa_r+0x266>
 8008676:	3101      	adds	r1, #1
 8008678:	6041      	str	r1, [r0, #4]
 800867a:	0052      	lsls	r2, r2, #1
 800867c:	e7a7      	b.n	80085ce <_dtoa_r+0x26e>
 800867e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008680:	9a03      	ldr	r2, [sp, #12]
 8008682:	601a      	str	r2, [r3, #0]
 8008684:	9b08      	ldr	r3, [sp, #32]
 8008686:	2b0e      	cmp	r3, #14
 8008688:	f200 80a8 	bhi.w	80087dc <_dtoa_r+0x47c>
 800868c:	2c00      	cmp	r4, #0
 800868e:	f000 80a5 	beq.w	80087dc <_dtoa_r+0x47c>
 8008692:	f1ba 0f00 	cmp.w	sl, #0
 8008696:	dd34      	ble.n	8008702 <_dtoa_r+0x3a2>
 8008698:	4a9a      	ldr	r2, [pc, #616]	; (8008904 <_dtoa_r+0x5a4>)
 800869a:	f00a 030f 	and.w	r3, sl, #15
 800869e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80086a2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80086a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80086aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80086ae:	ea4f 142a 	mov.w	r4, sl, asr #4
 80086b2:	d016      	beq.n	80086e2 <_dtoa_r+0x382>
 80086b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086b8:	4b93      	ldr	r3, [pc, #588]	; (8008908 <_dtoa_r+0x5a8>)
 80086ba:	2703      	movs	r7, #3
 80086bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086c0:	f7f8 f8a0 	bl	8000804 <__aeabi_ddiv>
 80086c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086c8:	f004 040f 	and.w	r4, r4, #15
 80086cc:	4e8e      	ldr	r6, [pc, #568]	; (8008908 <_dtoa_r+0x5a8>)
 80086ce:	b954      	cbnz	r4, 80086e6 <_dtoa_r+0x386>
 80086d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086d8:	f7f8 f894 	bl	8000804 <__aeabi_ddiv>
 80086dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086e0:	e029      	b.n	8008736 <_dtoa_r+0x3d6>
 80086e2:	2702      	movs	r7, #2
 80086e4:	e7f2      	b.n	80086cc <_dtoa_r+0x36c>
 80086e6:	07e1      	lsls	r1, r4, #31
 80086e8:	d508      	bpl.n	80086fc <_dtoa_r+0x39c>
 80086ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086f2:	f7f7 ff5d 	bl	80005b0 <__aeabi_dmul>
 80086f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086fa:	3701      	adds	r7, #1
 80086fc:	1064      	asrs	r4, r4, #1
 80086fe:	3608      	adds	r6, #8
 8008700:	e7e5      	b.n	80086ce <_dtoa_r+0x36e>
 8008702:	f000 80a5 	beq.w	8008850 <_dtoa_r+0x4f0>
 8008706:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800870a:	f1ca 0400 	rsb	r4, sl, #0
 800870e:	4b7d      	ldr	r3, [pc, #500]	; (8008904 <_dtoa_r+0x5a4>)
 8008710:	f004 020f 	and.w	r2, r4, #15
 8008714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871c:	f7f7 ff48 	bl	80005b0 <__aeabi_dmul>
 8008720:	2702      	movs	r7, #2
 8008722:	2300      	movs	r3, #0
 8008724:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008728:	4e77      	ldr	r6, [pc, #476]	; (8008908 <_dtoa_r+0x5a8>)
 800872a:	1124      	asrs	r4, r4, #4
 800872c:	2c00      	cmp	r4, #0
 800872e:	f040 8084 	bne.w	800883a <_dtoa_r+0x4da>
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1d2      	bne.n	80086dc <_dtoa_r+0x37c>
 8008736:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 808b 	beq.w	8008854 <_dtoa_r+0x4f4>
 800873e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008742:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008746:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800874a:	2200      	movs	r2, #0
 800874c:	4b6f      	ldr	r3, [pc, #444]	; (800890c <_dtoa_r+0x5ac>)
 800874e:	f7f8 f9a1 	bl	8000a94 <__aeabi_dcmplt>
 8008752:	2800      	cmp	r0, #0
 8008754:	d07e      	beq.n	8008854 <_dtoa_r+0x4f4>
 8008756:	9b08      	ldr	r3, [sp, #32]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d07b      	beq.n	8008854 <_dtoa_r+0x4f4>
 800875c:	f1b9 0f00 	cmp.w	r9, #0
 8008760:	dd38      	ble.n	80087d4 <_dtoa_r+0x474>
 8008762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008766:	2200      	movs	r2, #0
 8008768:	4b69      	ldr	r3, [pc, #420]	; (8008910 <_dtoa_r+0x5b0>)
 800876a:	f7f7 ff21 	bl	80005b0 <__aeabi_dmul>
 800876e:	464c      	mov	r4, r9
 8008770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008774:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008778:	3701      	adds	r7, #1
 800877a:	4638      	mov	r0, r7
 800877c:	f7f7 feae 	bl	80004dc <__aeabi_i2d>
 8008780:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008784:	f7f7 ff14 	bl	80005b0 <__aeabi_dmul>
 8008788:	2200      	movs	r2, #0
 800878a:	4b62      	ldr	r3, [pc, #392]	; (8008914 <_dtoa_r+0x5b4>)
 800878c:	f7f7 fd5a 	bl	8000244 <__adddf3>
 8008790:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008794:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008798:	9611      	str	r6, [sp, #68]	; 0x44
 800879a:	2c00      	cmp	r4, #0
 800879c:	d15d      	bne.n	800885a <_dtoa_r+0x4fa>
 800879e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087a2:	2200      	movs	r2, #0
 80087a4:	4b5c      	ldr	r3, [pc, #368]	; (8008918 <_dtoa_r+0x5b8>)
 80087a6:	f7f7 fd4b 	bl	8000240 <__aeabi_dsub>
 80087aa:	4602      	mov	r2, r0
 80087ac:	460b      	mov	r3, r1
 80087ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80087b2:	4633      	mov	r3, r6
 80087b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087b6:	f7f8 f98b 	bl	8000ad0 <__aeabi_dcmpgt>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	f040 829c 	bne.w	8008cf8 <_dtoa_r+0x998>
 80087c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087c6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80087ca:	f7f8 f963 	bl	8000a94 <__aeabi_dcmplt>
 80087ce:	2800      	cmp	r0, #0
 80087d0:	f040 8290 	bne.w	8008cf4 <_dtoa_r+0x994>
 80087d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80087d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80087dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f2c0 8152 	blt.w	8008a88 <_dtoa_r+0x728>
 80087e4:	f1ba 0f0e 	cmp.w	sl, #14
 80087e8:	f300 814e 	bgt.w	8008a88 <_dtoa_r+0x728>
 80087ec:	4b45      	ldr	r3, [pc, #276]	; (8008904 <_dtoa_r+0x5a4>)
 80087ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80087f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80087f6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80087fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f280 80db 	bge.w	80089b8 <_dtoa_r+0x658>
 8008802:	9b08      	ldr	r3, [sp, #32]
 8008804:	2b00      	cmp	r3, #0
 8008806:	f300 80d7 	bgt.w	80089b8 <_dtoa_r+0x658>
 800880a:	f040 8272 	bne.w	8008cf2 <_dtoa_r+0x992>
 800880e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008812:	2200      	movs	r2, #0
 8008814:	4b40      	ldr	r3, [pc, #256]	; (8008918 <_dtoa_r+0x5b8>)
 8008816:	f7f7 fecb 	bl	80005b0 <__aeabi_dmul>
 800881a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800881e:	f7f8 f94d 	bl	8000abc <__aeabi_dcmpge>
 8008822:	9c08      	ldr	r4, [sp, #32]
 8008824:	4626      	mov	r6, r4
 8008826:	2800      	cmp	r0, #0
 8008828:	f040 8248 	bne.w	8008cbc <_dtoa_r+0x95c>
 800882c:	2331      	movs	r3, #49	; 0x31
 800882e:	9f03      	ldr	r7, [sp, #12]
 8008830:	f10a 0a01 	add.w	sl, sl, #1
 8008834:	f807 3b01 	strb.w	r3, [r7], #1
 8008838:	e244      	b.n	8008cc4 <_dtoa_r+0x964>
 800883a:	07e2      	lsls	r2, r4, #31
 800883c:	d505      	bpl.n	800884a <_dtoa_r+0x4ea>
 800883e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008842:	f7f7 feb5 	bl	80005b0 <__aeabi_dmul>
 8008846:	2301      	movs	r3, #1
 8008848:	3701      	adds	r7, #1
 800884a:	1064      	asrs	r4, r4, #1
 800884c:	3608      	adds	r6, #8
 800884e:	e76d      	b.n	800872c <_dtoa_r+0x3cc>
 8008850:	2702      	movs	r7, #2
 8008852:	e770      	b.n	8008736 <_dtoa_r+0x3d6>
 8008854:	46d0      	mov	r8, sl
 8008856:	9c08      	ldr	r4, [sp, #32]
 8008858:	e78f      	b.n	800877a <_dtoa_r+0x41a>
 800885a:	9903      	ldr	r1, [sp, #12]
 800885c:	4b29      	ldr	r3, [pc, #164]	; (8008904 <_dtoa_r+0x5a4>)
 800885e:	4421      	add	r1, r4
 8008860:	9112      	str	r1, [sp, #72]	; 0x48
 8008862:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008864:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008868:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800886c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008870:	2900      	cmp	r1, #0
 8008872:	d055      	beq.n	8008920 <_dtoa_r+0x5c0>
 8008874:	2000      	movs	r0, #0
 8008876:	4929      	ldr	r1, [pc, #164]	; (800891c <_dtoa_r+0x5bc>)
 8008878:	f7f7 ffc4 	bl	8000804 <__aeabi_ddiv>
 800887c:	463b      	mov	r3, r7
 800887e:	4632      	mov	r2, r6
 8008880:	f7f7 fcde 	bl	8000240 <__aeabi_dsub>
 8008884:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008888:	9f03      	ldr	r7, [sp, #12]
 800888a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800888e:	f7f8 f93f 	bl	8000b10 <__aeabi_d2iz>
 8008892:	4604      	mov	r4, r0
 8008894:	f7f7 fe22 	bl	80004dc <__aeabi_i2d>
 8008898:	4602      	mov	r2, r0
 800889a:	460b      	mov	r3, r1
 800889c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088a0:	f7f7 fcce 	bl	8000240 <__aeabi_dsub>
 80088a4:	4602      	mov	r2, r0
 80088a6:	460b      	mov	r3, r1
 80088a8:	3430      	adds	r4, #48	; 0x30
 80088aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80088ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088b2:	f807 4b01 	strb.w	r4, [r7], #1
 80088b6:	f7f8 f8ed 	bl	8000a94 <__aeabi_dcmplt>
 80088ba:	2800      	cmp	r0, #0
 80088bc:	d174      	bne.n	80089a8 <_dtoa_r+0x648>
 80088be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088c2:	2000      	movs	r0, #0
 80088c4:	4911      	ldr	r1, [pc, #68]	; (800890c <_dtoa_r+0x5ac>)
 80088c6:	f7f7 fcbb 	bl	8000240 <__aeabi_dsub>
 80088ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088ce:	f7f8 f8e1 	bl	8000a94 <__aeabi_dcmplt>
 80088d2:	2800      	cmp	r0, #0
 80088d4:	f040 80b7 	bne.w	8008a46 <_dtoa_r+0x6e6>
 80088d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088da:	429f      	cmp	r7, r3
 80088dc:	f43f af7a 	beq.w	80087d4 <_dtoa_r+0x474>
 80088e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088e4:	2200      	movs	r2, #0
 80088e6:	4b0a      	ldr	r3, [pc, #40]	; (8008910 <_dtoa_r+0x5b0>)
 80088e8:	f7f7 fe62 	bl	80005b0 <__aeabi_dmul>
 80088ec:	2200      	movs	r2, #0
 80088ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088f6:	4b06      	ldr	r3, [pc, #24]	; (8008910 <_dtoa_r+0x5b0>)
 80088f8:	f7f7 fe5a 	bl	80005b0 <__aeabi_dmul>
 80088fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008900:	e7c3      	b.n	800888a <_dtoa_r+0x52a>
 8008902:	bf00      	nop
 8008904:	0800b3c8 	.word	0x0800b3c8
 8008908:	0800b3a0 	.word	0x0800b3a0
 800890c:	3ff00000 	.word	0x3ff00000
 8008910:	40240000 	.word	0x40240000
 8008914:	401c0000 	.word	0x401c0000
 8008918:	40140000 	.word	0x40140000
 800891c:	3fe00000 	.word	0x3fe00000
 8008920:	4630      	mov	r0, r6
 8008922:	4639      	mov	r1, r7
 8008924:	f7f7 fe44 	bl	80005b0 <__aeabi_dmul>
 8008928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800892a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800892e:	9c03      	ldr	r4, [sp, #12]
 8008930:	9314      	str	r3, [sp, #80]	; 0x50
 8008932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008936:	f7f8 f8eb 	bl	8000b10 <__aeabi_d2iz>
 800893a:	9015      	str	r0, [sp, #84]	; 0x54
 800893c:	f7f7 fdce 	bl	80004dc <__aeabi_i2d>
 8008940:	4602      	mov	r2, r0
 8008942:	460b      	mov	r3, r1
 8008944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008948:	f7f7 fc7a 	bl	8000240 <__aeabi_dsub>
 800894c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800894e:	4606      	mov	r6, r0
 8008950:	3330      	adds	r3, #48	; 0x30
 8008952:	f804 3b01 	strb.w	r3, [r4], #1
 8008956:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008958:	460f      	mov	r7, r1
 800895a:	429c      	cmp	r4, r3
 800895c:	f04f 0200 	mov.w	r2, #0
 8008960:	d124      	bne.n	80089ac <_dtoa_r+0x64c>
 8008962:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008966:	4bb0      	ldr	r3, [pc, #704]	; (8008c28 <_dtoa_r+0x8c8>)
 8008968:	f7f7 fc6c 	bl	8000244 <__adddf3>
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	4630      	mov	r0, r6
 8008972:	4639      	mov	r1, r7
 8008974:	f7f8 f8ac 	bl	8000ad0 <__aeabi_dcmpgt>
 8008978:	2800      	cmp	r0, #0
 800897a:	d163      	bne.n	8008a44 <_dtoa_r+0x6e4>
 800897c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008980:	2000      	movs	r0, #0
 8008982:	49a9      	ldr	r1, [pc, #676]	; (8008c28 <_dtoa_r+0x8c8>)
 8008984:	f7f7 fc5c 	bl	8000240 <__aeabi_dsub>
 8008988:	4602      	mov	r2, r0
 800898a:	460b      	mov	r3, r1
 800898c:	4630      	mov	r0, r6
 800898e:	4639      	mov	r1, r7
 8008990:	f7f8 f880 	bl	8000a94 <__aeabi_dcmplt>
 8008994:	2800      	cmp	r0, #0
 8008996:	f43f af1d 	beq.w	80087d4 <_dtoa_r+0x474>
 800899a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800899c:	1e7b      	subs	r3, r7, #1
 800899e:	9314      	str	r3, [sp, #80]	; 0x50
 80089a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80089a4:	2b30      	cmp	r3, #48	; 0x30
 80089a6:	d0f8      	beq.n	800899a <_dtoa_r+0x63a>
 80089a8:	46c2      	mov	sl, r8
 80089aa:	e03b      	b.n	8008a24 <_dtoa_r+0x6c4>
 80089ac:	4b9f      	ldr	r3, [pc, #636]	; (8008c2c <_dtoa_r+0x8cc>)
 80089ae:	f7f7 fdff 	bl	80005b0 <__aeabi_dmul>
 80089b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089b6:	e7bc      	b.n	8008932 <_dtoa_r+0x5d2>
 80089b8:	9f03      	ldr	r7, [sp, #12]
 80089ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80089be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089c2:	4640      	mov	r0, r8
 80089c4:	4649      	mov	r1, r9
 80089c6:	f7f7 ff1d 	bl	8000804 <__aeabi_ddiv>
 80089ca:	f7f8 f8a1 	bl	8000b10 <__aeabi_d2iz>
 80089ce:	4604      	mov	r4, r0
 80089d0:	f7f7 fd84 	bl	80004dc <__aeabi_i2d>
 80089d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089d8:	f7f7 fdea 	bl	80005b0 <__aeabi_dmul>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4640      	mov	r0, r8
 80089e2:	4649      	mov	r1, r9
 80089e4:	f7f7 fc2c 	bl	8000240 <__aeabi_dsub>
 80089e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80089ec:	f807 6b01 	strb.w	r6, [r7], #1
 80089f0:	9e03      	ldr	r6, [sp, #12]
 80089f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80089f6:	1bbe      	subs	r6, r7, r6
 80089f8:	45b4      	cmp	ip, r6
 80089fa:	4602      	mov	r2, r0
 80089fc:	460b      	mov	r3, r1
 80089fe:	d136      	bne.n	8008a6e <_dtoa_r+0x70e>
 8008a00:	f7f7 fc20 	bl	8000244 <__adddf3>
 8008a04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a08:	4680      	mov	r8, r0
 8008a0a:	4689      	mov	r9, r1
 8008a0c:	f7f8 f860 	bl	8000ad0 <__aeabi_dcmpgt>
 8008a10:	bb58      	cbnz	r0, 8008a6a <_dtoa_r+0x70a>
 8008a12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a16:	4640      	mov	r0, r8
 8008a18:	4649      	mov	r1, r9
 8008a1a:	f7f8 f831 	bl	8000a80 <__aeabi_dcmpeq>
 8008a1e:	b108      	cbz	r0, 8008a24 <_dtoa_r+0x6c4>
 8008a20:	07e1      	lsls	r1, r4, #31
 8008a22:	d422      	bmi.n	8008a6a <_dtoa_r+0x70a>
 8008a24:	4628      	mov	r0, r5
 8008a26:	4659      	mov	r1, fp
 8008a28:	f000 fe5a 	bl	80096e0 <_Bfree>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	703b      	strb	r3, [r7, #0]
 8008a30:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a32:	f10a 0001 	add.w	r0, sl, #1
 8008a36:	6018      	str	r0, [r3, #0]
 8008a38:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f43f acde 	beq.w	80083fc <_dtoa_r+0x9c>
 8008a40:	601f      	str	r7, [r3, #0]
 8008a42:	e4db      	b.n	80083fc <_dtoa_r+0x9c>
 8008a44:	4627      	mov	r7, r4
 8008a46:	463b      	mov	r3, r7
 8008a48:	461f      	mov	r7, r3
 8008a4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a4e:	2a39      	cmp	r2, #57	; 0x39
 8008a50:	d107      	bne.n	8008a62 <_dtoa_r+0x702>
 8008a52:	9a03      	ldr	r2, [sp, #12]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d1f7      	bne.n	8008a48 <_dtoa_r+0x6e8>
 8008a58:	2230      	movs	r2, #48	; 0x30
 8008a5a:	9903      	ldr	r1, [sp, #12]
 8008a5c:	f108 0801 	add.w	r8, r8, #1
 8008a60:	700a      	strb	r2, [r1, #0]
 8008a62:	781a      	ldrb	r2, [r3, #0]
 8008a64:	3201      	adds	r2, #1
 8008a66:	701a      	strb	r2, [r3, #0]
 8008a68:	e79e      	b.n	80089a8 <_dtoa_r+0x648>
 8008a6a:	46d0      	mov	r8, sl
 8008a6c:	e7eb      	b.n	8008a46 <_dtoa_r+0x6e6>
 8008a6e:	2200      	movs	r2, #0
 8008a70:	4b6e      	ldr	r3, [pc, #440]	; (8008c2c <_dtoa_r+0x8cc>)
 8008a72:	f7f7 fd9d 	bl	80005b0 <__aeabi_dmul>
 8008a76:	2200      	movs	r2, #0
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4680      	mov	r8, r0
 8008a7c:	4689      	mov	r9, r1
 8008a7e:	f7f7 ffff 	bl	8000a80 <__aeabi_dcmpeq>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d09b      	beq.n	80089be <_dtoa_r+0x65e>
 8008a86:	e7cd      	b.n	8008a24 <_dtoa_r+0x6c4>
 8008a88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a8a:	2a00      	cmp	r2, #0
 8008a8c:	f000 80d0 	beq.w	8008c30 <_dtoa_r+0x8d0>
 8008a90:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a92:	2a01      	cmp	r2, #1
 8008a94:	f300 80ae 	bgt.w	8008bf4 <_dtoa_r+0x894>
 8008a98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a9a:	2a00      	cmp	r2, #0
 8008a9c:	f000 80a6 	beq.w	8008bec <_dtoa_r+0x88c>
 8008aa0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008aa4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008aa6:	9f06      	ldr	r7, [sp, #24]
 8008aa8:	9a06      	ldr	r2, [sp, #24]
 8008aaa:	2101      	movs	r1, #1
 8008aac:	441a      	add	r2, r3
 8008aae:	9206      	str	r2, [sp, #24]
 8008ab0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	441a      	add	r2, r3
 8008ab6:	9209      	str	r2, [sp, #36]	; 0x24
 8008ab8:	f000 ff12 	bl	80098e0 <__i2b>
 8008abc:	4606      	mov	r6, r0
 8008abe:	2f00      	cmp	r7, #0
 8008ac0:	dd0c      	ble.n	8008adc <_dtoa_r+0x77c>
 8008ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	dd09      	ble.n	8008adc <_dtoa_r+0x77c>
 8008ac8:	42bb      	cmp	r3, r7
 8008aca:	bfa8      	it	ge
 8008acc:	463b      	movge	r3, r7
 8008ace:	9a06      	ldr	r2, [sp, #24]
 8008ad0:	1aff      	subs	r7, r7, r3
 8008ad2:	1ad2      	subs	r2, r2, r3
 8008ad4:	9206      	str	r2, [sp, #24]
 8008ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	9309      	str	r3, [sp, #36]	; 0x24
 8008adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ade:	b1f3      	cbz	r3, 8008b1e <_dtoa_r+0x7be>
 8008ae0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 80a8 	beq.w	8008c38 <_dtoa_r+0x8d8>
 8008ae8:	2c00      	cmp	r4, #0
 8008aea:	dd10      	ble.n	8008b0e <_dtoa_r+0x7ae>
 8008aec:	4631      	mov	r1, r6
 8008aee:	4622      	mov	r2, r4
 8008af0:	4628      	mov	r0, r5
 8008af2:	f000 ffb3 	bl	8009a5c <__pow5mult>
 8008af6:	465a      	mov	r2, fp
 8008af8:	4601      	mov	r1, r0
 8008afa:	4606      	mov	r6, r0
 8008afc:	4628      	mov	r0, r5
 8008afe:	f000 ff05 	bl	800990c <__multiply>
 8008b02:	4680      	mov	r8, r0
 8008b04:	4659      	mov	r1, fp
 8008b06:	4628      	mov	r0, r5
 8008b08:	f000 fdea 	bl	80096e0 <_Bfree>
 8008b0c:	46c3      	mov	fp, r8
 8008b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b10:	1b1a      	subs	r2, r3, r4
 8008b12:	d004      	beq.n	8008b1e <_dtoa_r+0x7be>
 8008b14:	4659      	mov	r1, fp
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 ffa0 	bl	8009a5c <__pow5mult>
 8008b1c:	4683      	mov	fp, r0
 8008b1e:	2101      	movs	r1, #1
 8008b20:	4628      	mov	r0, r5
 8008b22:	f000 fedd 	bl	80098e0 <__i2b>
 8008b26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b28:	4604      	mov	r4, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f340 8086 	ble.w	8008c3c <_dtoa_r+0x8dc>
 8008b30:	461a      	mov	r2, r3
 8008b32:	4601      	mov	r1, r0
 8008b34:	4628      	mov	r0, r5
 8008b36:	f000 ff91 	bl	8009a5c <__pow5mult>
 8008b3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	dd7f      	ble.n	8008c42 <_dtoa_r+0x8e2>
 8008b42:	f04f 0800 	mov.w	r8, #0
 8008b46:	6923      	ldr	r3, [r4, #16]
 8008b48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b4c:	6918      	ldr	r0, [r3, #16]
 8008b4e:	f000 fe79 	bl	8009844 <__hi0bits>
 8008b52:	f1c0 0020 	rsb	r0, r0, #32
 8008b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b58:	4418      	add	r0, r3
 8008b5a:	f010 001f 	ands.w	r0, r0, #31
 8008b5e:	f000 8092 	beq.w	8008c86 <_dtoa_r+0x926>
 8008b62:	f1c0 0320 	rsb	r3, r0, #32
 8008b66:	2b04      	cmp	r3, #4
 8008b68:	f340 808a 	ble.w	8008c80 <_dtoa_r+0x920>
 8008b6c:	f1c0 001c 	rsb	r0, r0, #28
 8008b70:	9b06      	ldr	r3, [sp, #24]
 8008b72:	4407      	add	r7, r0
 8008b74:	4403      	add	r3, r0
 8008b76:	9306      	str	r3, [sp, #24]
 8008b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b7a:	4403      	add	r3, r0
 8008b7c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b7e:	9b06      	ldr	r3, [sp, #24]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	dd05      	ble.n	8008b90 <_dtoa_r+0x830>
 8008b84:	4659      	mov	r1, fp
 8008b86:	461a      	mov	r2, r3
 8008b88:	4628      	mov	r0, r5
 8008b8a:	f000 ffc1 	bl	8009b10 <__lshift>
 8008b8e:	4683      	mov	fp, r0
 8008b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	dd05      	ble.n	8008ba2 <_dtoa_r+0x842>
 8008b96:	4621      	mov	r1, r4
 8008b98:	461a      	mov	r2, r3
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	f000 ffb8 	bl	8009b10 <__lshift>
 8008ba0:	4604      	mov	r4, r0
 8008ba2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d070      	beq.n	8008c8a <_dtoa_r+0x92a>
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4658      	mov	r0, fp
 8008bac:	f001 f820 	bl	8009bf0 <__mcmp>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	da6a      	bge.n	8008c8a <_dtoa_r+0x92a>
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	4659      	mov	r1, fp
 8008bb8:	220a      	movs	r2, #10
 8008bba:	4628      	mov	r0, r5
 8008bbc:	f000 fdb2 	bl	8009724 <__multadd>
 8008bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bc2:	4683      	mov	fp, r0
 8008bc4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f000 8194 	beq.w	8008ef6 <_dtoa_r+0xb96>
 8008bce:	4631      	mov	r1, r6
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	220a      	movs	r2, #10
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	f000 fda5 	bl	8009724 <__multadd>
 8008bda:	f1b9 0f00 	cmp.w	r9, #0
 8008bde:	4606      	mov	r6, r0
 8008be0:	f300 8093 	bgt.w	8008d0a <_dtoa_r+0x9aa>
 8008be4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	dc57      	bgt.n	8008c9a <_dtoa_r+0x93a>
 8008bea:	e08e      	b.n	8008d0a <_dtoa_r+0x9aa>
 8008bec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008bee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bf2:	e757      	b.n	8008aa4 <_dtoa_r+0x744>
 8008bf4:	9b08      	ldr	r3, [sp, #32]
 8008bf6:	1e5c      	subs	r4, r3, #1
 8008bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bfa:	42a3      	cmp	r3, r4
 8008bfc:	bfb7      	itett	lt
 8008bfe:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c00:	1b1c      	subge	r4, r3, r4
 8008c02:	1ae2      	sublt	r2, r4, r3
 8008c04:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008c06:	bfbe      	ittt	lt
 8008c08:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008c0a:	189b      	addlt	r3, r3, r2
 8008c0c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008c0e:	9b08      	ldr	r3, [sp, #32]
 8008c10:	bfb8      	it	lt
 8008c12:	2400      	movlt	r4, #0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	bfbb      	ittet	lt
 8008c18:	9b06      	ldrlt	r3, [sp, #24]
 8008c1a:	9a08      	ldrlt	r2, [sp, #32]
 8008c1c:	9f06      	ldrge	r7, [sp, #24]
 8008c1e:	1a9f      	sublt	r7, r3, r2
 8008c20:	bfac      	ite	ge
 8008c22:	9b08      	ldrge	r3, [sp, #32]
 8008c24:	2300      	movlt	r3, #0
 8008c26:	e73f      	b.n	8008aa8 <_dtoa_r+0x748>
 8008c28:	3fe00000 	.word	0x3fe00000
 8008c2c:	40240000 	.word	0x40240000
 8008c30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008c32:	9f06      	ldr	r7, [sp, #24]
 8008c34:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008c36:	e742      	b.n	8008abe <_dtoa_r+0x75e>
 8008c38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c3a:	e76b      	b.n	8008b14 <_dtoa_r+0x7b4>
 8008c3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	dc19      	bgt.n	8008c76 <_dtoa_r+0x916>
 8008c42:	9b04      	ldr	r3, [sp, #16]
 8008c44:	b9bb      	cbnz	r3, 8008c76 <_dtoa_r+0x916>
 8008c46:	9b05      	ldr	r3, [sp, #20]
 8008c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c4c:	b99b      	cbnz	r3, 8008c76 <_dtoa_r+0x916>
 8008c4e:	9b05      	ldr	r3, [sp, #20]
 8008c50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c54:	0d1b      	lsrs	r3, r3, #20
 8008c56:	051b      	lsls	r3, r3, #20
 8008c58:	b183      	cbz	r3, 8008c7c <_dtoa_r+0x91c>
 8008c5a:	f04f 0801 	mov.w	r8, #1
 8008c5e:	9b06      	ldr	r3, [sp, #24]
 8008c60:	3301      	adds	r3, #1
 8008c62:	9306      	str	r3, [sp, #24]
 8008c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c66:	3301      	adds	r3, #1
 8008c68:	9309      	str	r3, [sp, #36]	; 0x24
 8008c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f47f af6a 	bne.w	8008b46 <_dtoa_r+0x7e6>
 8008c72:	2001      	movs	r0, #1
 8008c74:	e76f      	b.n	8008b56 <_dtoa_r+0x7f6>
 8008c76:	f04f 0800 	mov.w	r8, #0
 8008c7a:	e7f6      	b.n	8008c6a <_dtoa_r+0x90a>
 8008c7c:	4698      	mov	r8, r3
 8008c7e:	e7f4      	b.n	8008c6a <_dtoa_r+0x90a>
 8008c80:	f43f af7d 	beq.w	8008b7e <_dtoa_r+0x81e>
 8008c84:	4618      	mov	r0, r3
 8008c86:	301c      	adds	r0, #28
 8008c88:	e772      	b.n	8008b70 <_dtoa_r+0x810>
 8008c8a:	9b08      	ldr	r3, [sp, #32]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	dc36      	bgt.n	8008cfe <_dtoa_r+0x99e>
 8008c90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	dd33      	ble.n	8008cfe <_dtoa_r+0x99e>
 8008c96:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c9a:	f1b9 0f00 	cmp.w	r9, #0
 8008c9e:	d10d      	bne.n	8008cbc <_dtoa_r+0x95c>
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	464b      	mov	r3, r9
 8008ca4:	2205      	movs	r2, #5
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	f000 fd3c 	bl	8009724 <__multadd>
 8008cac:	4601      	mov	r1, r0
 8008cae:	4604      	mov	r4, r0
 8008cb0:	4658      	mov	r0, fp
 8008cb2:	f000 ff9d 	bl	8009bf0 <__mcmp>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	f73f adb8 	bgt.w	800882c <_dtoa_r+0x4cc>
 8008cbc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cbe:	9f03      	ldr	r7, [sp, #12]
 8008cc0:	ea6f 0a03 	mvn.w	sl, r3
 8008cc4:	f04f 0800 	mov.w	r8, #0
 8008cc8:	4621      	mov	r1, r4
 8008cca:	4628      	mov	r0, r5
 8008ccc:	f000 fd08 	bl	80096e0 <_Bfree>
 8008cd0:	2e00      	cmp	r6, #0
 8008cd2:	f43f aea7 	beq.w	8008a24 <_dtoa_r+0x6c4>
 8008cd6:	f1b8 0f00 	cmp.w	r8, #0
 8008cda:	d005      	beq.n	8008ce8 <_dtoa_r+0x988>
 8008cdc:	45b0      	cmp	r8, r6
 8008cde:	d003      	beq.n	8008ce8 <_dtoa_r+0x988>
 8008ce0:	4641      	mov	r1, r8
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	f000 fcfc 	bl	80096e0 <_Bfree>
 8008ce8:	4631      	mov	r1, r6
 8008cea:	4628      	mov	r0, r5
 8008cec:	f000 fcf8 	bl	80096e0 <_Bfree>
 8008cf0:	e698      	b.n	8008a24 <_dtoa_r+0x6c4>
 8008cf2:	2400      	movs	r4, #0
 8008cf4:	4626      	mov	r6, r4
 8008cf6:	e7e1      	b.n	8008cbc <_dtoa_r+0x95c>
 8008cf8:	46c2      	mov	sl, r8
 8008cfa:	4626      	mov	r6, r4
 8008cfc:	e596      	b.n	800882c <_dtoa_r+0x4cc>
 8008cfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 80fd 	beq.w	8008f04 <_dtoa_r+0xba4>
 8008d0a:	2f00      	cmp	r7, #0
 8008d0c:	dd05      	ble.n	8008d1a <_dtoa_r+0x9ba>
 8008d0e:	4631      	mov	r1, r6
 8008d10:	463a      	mov	r2, r7
 8008d12:	4628      	mov	r0, r5
 8008d14:	f000 fefc 	bl	8009b10 <__lshift>
 8008d18:	4606      	mov	r6, r0
 8008d1a:	f1b8 0f00 	cmp.w	r8, #0
 8008d1e:	d05c      	beq.n	8008dda <_dtoa_r+0xa7a>
 8008d20:	4628      	mov	r0, r5
 8008d22:	6871      	ldr	r1, [r6, #4]
 8008d24:	f000 fc9c 	bl	8009660 <_Balloc>
 8008d28:	4607      	mov	r7, r0
 8008d2a:	b928      	cbnz	r0, 8008d38 <_dtoa_r+0x9d8>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d32:	4b7f      	ldr	r3, [pc, #508]	; (8008f30 <_dtoa_r+0xbd0>)
 8008d34:	f7ff bb28 	b.w	8008388 <_dtoa_r+0x28>
 8008d38:	6932      	ldr	r2, [r6, #16]
 8008d3a:	f106 010c 	add.w	r1, r6, #12
 8008d3e:	3202      	adds	r2, #2
 8008d40:	0092      	lsls	r2, r2, #2
 8008d42:	300c      	adds	r0, #12
 8008d44:	f7fd fd28 	bl	8006798 <memcpy>
 8008d48:	2201      	movs	r2, #1
 8008d4a:	4639      	mov	r1, r7
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	f000 fedf 	bl	8009b10 <__lshift>
 8008d52:	46b0      	mov	r8, r6
 8008d54:	4606      	mov	r6, r0
 8008d56:	9b03      	ldr	r3, [sp, #12]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	9308      	str	r3, [sp, #32]
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	444b      	add	r3, r9
 8008d60:	930a      	str	r3, [sp, #40]	; 0x28
 8008d62:	9b04      	ldr	r3, [sp, #16]
 8008d64:	f003 0301 	and.w	r3, r3, #1
 8008d68:	9309      	str	r3, [sp, #36]	; 0x24
 8008d6a:	9b08      	ldr	r3, [sp, #32]
 8008d6c:	4621      	mov	r1, r4
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	4658      	mov	r0, fp
 8008d72:	9304      	str	r3, [sp, #16]
 8008d74:	f7ff fa68 	bl	8008248 <quorem>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	4641      	mov	r1, r8
 8008d7c:	3330      	adds	r3, #48	; 0x30
 8008d7e:	9006      	str	r0, [sp, #24]
 8008d80:	4658      	mov	r0, fp
 8008d82:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d84:	f000 ff34 	bl	8009bf0 <__mcmp>
 8008d88:	4632      	mov	r2, r6
 8008d8a:	4681      	mov	r9, r0
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	4628      	mov	r0, r5
 8008d90:	f000 ff4a 	bl	8009c28 <__mdiff>
 8008d94:	68c2      	ldr	r2, [r0, #12]
 8008d96:	4607      	mov	r7, r0
 8008d98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d9a:	bb02      	cbnz	r2, 8008dde <_dtoa_r+0xa7e>
 8008d9c:	4601      	mov	r1, r0
 8008d9e:	4658      	mov	r0, fp
 8008da0:	f000 ff26 	bl	8009bf0 <__mcmp>
 8008da4:	4602      	mov	r2, r0
 8008da6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008da8:	4639      	mov	r1, r7
 8008daa:	4628      	mov	r0, r5
 8008dac:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008db0:	f000 fc96 	bl	80096e0 <_Bfree>
 8008db4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008db6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008db8:	9f08      	ldr	r7, [sp, #32]
 8008dba:	ea43 0102 	orr.w	r1, r3, r2
 8008dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc0:	430b      	orrs	r3, r1
 8008dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dc4:	d10d      	bne.n	8008de2 <_dtoa_r+0xa82>
 8008dc6:	2b39      	cmp	r3, #57	; 0x39
 8008dc8:	d029      	beq.n	8008e1e <_dtoa_r+0xabe>
 8008dca:	f1b9 0f00 	cmp.w	r9, #0
 8008dce:	dd01      	ble.n	8008dd4 <_dtoa_r+0xa74>
 8008dd0:	9b06      	ldr	r3, [sp, #24]
 8008dd2:	3331      	adds	r3, #49	; 0x31
 8008dd4:	9a04      	ldr	r2, [sp, #16]
 8008dd6:	7013      	strb	r3, [r2, #0]
 8008dd8:	e776      	b.n	8008cc8 <_dtoa_r+0x968>
 8008dda:	4630      	mov	r0, r6
 8008ddc:	e7b9      	b.n	8008d52 <_dtoa_r+0x9f2>
 8008dde:	2201      	movs	r2, #1
 8008de0:	e7e2      	b.n	8008da8 <_dtoa_r+0xa48>
 8008de2:	f1b9 0f00 	cmp.w	r9, #0
 8008de6:	db06      	blt.n	8008df6 <_dtoa_r+0xa96>
 8008de8:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008dea:	ea41 0909 	orr.w	r9, r1, r9
 8008dee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008df0:	ea59 0101 	orrs.w	r1, r9, r1
 8008df4:	d120      	bne.n	8008e38 <_dtoa_r+0xad8>
 8008df6:	2a00      	cmp	r2, #0
 8008df8:	ddec      	ble.n	8008dd4 <_dtoa_r+0xa74>
 8008dfa:	4659      	mov	r1, fp
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	4628      	mov	r0, r5
 8008e00:	9308      	str	r3, [sp, #32]
 8008e02:	f000 fe85 	bl	8009b10 <__lshift>
 8008e06:	4621      	mov	r1, r4
 8008e08:	4683      	mov	fp, r0
 8008e0a:	f000 fef1 	bl	8009bf0 <__mcmp>
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	9b08      	ldr	r3, [sp, #32]
 8008e12:	dc02      	bgt.n	8008e1a <_dtoa_r+0xaba>
 8008e14:	d1de      	bne.n	8008dd4 <_dtoa_r+0xa74>
 8008e16:	07da      	lsls	r2, r3, #31
 8008e18:	d5dc      	bpl.n	8008dd4 <_dtoa_r+0xa74>
 8008e1a:	2b39      	cmp	r3, #57	; 0x39
 8008e1c:	d1d8      	bne.n	8008dd0 <_dtoa_r+0xa70>
 8008e1e:	2339      	movs	r3, #57	; 0x39
 8008e20:	9a04      	ldr	r2, [sp, #16]
 8008e22:	7013      	strb	r3, [r2, #0]
 8008e24:	463b      	mov	r3, r7
 8008e26:	461f      	mov	r7, r3
 8008e28:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008e2c:	3b01      	subs	r3, #1
 8008e2e:	2a39      	cmp	r2, #57	; 0x39
 8008e30:	d050      	beq.n	8008ed4 <_dtoa_r+0xb74>
 8008e32:	3201      	adds	r2, #1
 8008e34:	701a      	strb	r2, [r3, #0]
 8008e36:	e747      	b.n	8008cc8 <_dtoa_r+0x968>
 8008e38:	2a00      	cmp	r2, #0
 8008e3a:	dd03      	ble.n	8008e44 <_dtoa_r+0xae4>
 8008e3c:	2b39      	cmp	r3, #57	; 0x39
 8008e3e:	d0ee      	beq.n	8008e1e <_dtoa_r+0xabe>
 8008e40:	3301      	adds	r3, #1
 8008e42:	e7c7      	b.n	8008dd4 <_dtoa_r+0xa74>
 8008e44:	9a08      	ldr	r2, [sp, #32]
 8008e46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e4c:	428a      	cmp	r2, r1
 8008e4e:	d02a      	beq.n	8008ea6 <_dtoa_r+0xb46>
 8008e50:	4659      	mov	r1, fp
 8008e52:	2300      	movs	r3, #0
 8008e54:	220a      	movs	r2, #10
 8008e56:	4628      	mov	r0, r5
 8008e58:	f000 fc64 	bl	8009724 <__multadd>
 8008e5c:	45b0      	cmp	r8, r6
 8008e5e:	4683      	mov	fp, r0
 8008e60:	f04f 0300 	mov.w	r3, #0
 8008e64:	f04f 020a 	mov.w	r2, #10
 8008e68:	4641      	mov	r1, r8
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	d107      	bne.n	8008e7e <_dtoa_r+0xb1e>
 8008e6e:	f000 fc59 	bl	8009724 <__multadd>
 8008e72:	4680      	mov	r8, r0
 8008e74:	4606      	mov	r6, r0
 8008e76:	9b08      	ldr	r3, [sp, #32]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	9308      	str	r3, [sp, #32]
 8008e7c:	e775      	b.n	8008d6a <_dtoa_r+0xa0a>
 8008e7e:	f000 fc51 	bl	8009724 <__multadd>
 8008e82:	4631      	mov	r1, r6
 8008e84:	4680      	mov	r8, r0
 8008e86:	2300      	movs	r3, #0
 8008e88:	220a      	movs	r2, #10
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	f000 fc4a 	bl	8009724 <__multadd>
 8008e90:	4606      	mov	r6, r0
 8008e92:	e7f0      	b.n	8008e76 <_dtoa_r+0xb16>
 8008e94:	f1b9 0f00 	cmp.w	r9, #0
 8008e98:	bfcc      	ite	gt
 8008e9a:	464f      	movgt	r7, r9
 8008e9c:	2701      	movle	r7, #1
 8008e9e:	f04f 0800 	mov.w	r8, #0
 8008ea2:	9a03      	ldr	r2, [sp, #12]
 8008ea4:	4417      	add	r7, r2
 8008ea6:	4659      	mov	r1, fp
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	4628      	mov	r0, r5
 8008eac:	9308      	str	r3, [sp, #32]
 8008eae:	f000 fe2f 	bl	8009b10 <__lshift>
 8008eb2:	4621      	mov	r1, r4
 8008eb4:	4683      	mov	fp, r0
 8008eb6:	f000 fe9b 	bl	8009bf0 <__mcmp>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	dcb2      	bgt.n	8008e24 <_dtoa_r+0xac4>
 8008ebe:	d102      	bne.n	8008ec6 <_dtoa_r+0xb66>
 8008ec0:	9b08      	ldr	r3, [sp, #32]
 8008ec2:	07db      	lsls	r3, r3, #31
 8008ec4:	d4ae      	bmi.n	8008e24 <_dtoa_r+0xac4>
 8008ec6:	463b      	mov	r3, r7
 8008ec8:	461f      	mov	r7, r3
 8008eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ece:	2a30      	cmp	r2, #48	; 0x30
 8008ed0:	d0fa      	beq.n	8008ec8 <_dtoa_r+0xb68>
 8008ed2:	e6f9      	b.n	8008cc8 <_dtoa_r+0x968>
 8008ed4:	9a03      	ldr	r2, [sp, #12]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d1a5      	bne.n	8008e26 <_dtoa_r+0xac6>
 8008eda:	2331      	movs	r3, #49	; 0x31
 8008edc:	f10a 0a01 	add.w	sl, sl, #1
 8008ee0:	e779      	b.n	8008dd6 <_dtoa_r+0xa76>
 8008ee2:	4b14      	ldr	r3, [pc, #80]	; (8008f34 <_dtoa_r+0xbd4>)
 8008ee4:	f7ff baa8 	b.w	8008438 <_dtoa_r+0xd8>
 8008ee8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	f47f aa81 	bne.w	80083f2 <_dtoa_r+0x92>
 8008ef0:	4b11      	ldr	r3, [pc, #68]	; (8008f38 <_dtoa_r+0xbd8>)
 8008ef2:	f7ff baa1 	b.w	8008438 <_dtoa_r+0xd8>
 8008ef6:	f1b9 0f00 	cmp.w	r9, #0
 8008efa:	dc03      	bgt.n	8008f04 <_dtoa_r+0xba4>
 8008efc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008efe:	2b02      	cmp	r3, #2
 8008f00:	f73f aecb 	bgt.w	8008c9a <_dtoa_r+0x93a>
 8008f04:	9f03      	ldr	r7, [sp, #12]
 8008f06:	4621      	mov	r1, r4
 8008f08:	4658      	mov	r0, fp
 8008f0a:	f7ff f99d 	bl	8008248 <quorem>
 8008f0e:	9a03      	ldr	r2, [sp, #12]
 8008f10:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008f14:	f807 3b01 	strb.w	r3, [r7], #1
 8008f18:	1aba      	subs	r2, r7, r2
 8008f1a:	4591      	cmp	r9, r2
 8008f1c:	ddba      	ble.n	8008e94 <_dtoa_r+0xb34>
 8008f1e:	4659      	mov	r1, fp
 8008f20:	2300      	movs	r3, #0
 8008f22:	220a      	movs	r2, #10
 8008f24:	4628      	mov	r0, r5
 8008f26:	f000 fbfd 	bl	8009724 <__multadd>
 8008f2a:	4683      	mov	fp, r0
 8008f2c:	e7eb      	b.n	8008f06 <_dtoa_r+0xba6>
 8008f2e:	bf00      	nop
 8008f30:	0800b2b8 	.word	0x0800b2b8
 8008f34:	0800b0b8 	.word	0x0800b0b8
 8008f38:	0800b239 	.word	0x0800b239

08008f3c <rshift>:
 8008f3c:	6903      	ldr	r3, [r0, #16]
 8008f3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f42:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008f46:	f100 0414 	add.w	r4, r0, #20
 8008f4a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f4e:	dd46      	ble.n	8008fde <rshift+0xa2>
 8008f50:	f011 011f 	ands.w	r1, r1, #31
 8008f54:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f58:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f5c:	d10c      	bne.n	8008f78 <rshift+0x3c>
 8008f5e:	4629      	mov	r1, r5
 8008f60:	f100 0710 	add.w	r7, r0, #16
 8008f64:	42b1      	cmp	r1, r6
 8008f66:	d335      	bcc.n	8008fd4 <rshift+0x98>
 8008f68:	1a9b      	subs	r3, r3, r2
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	1eea      	subs	r2, r5, #3
 8008f6e:	4296      	cmp	r6, r2
 8008f70:	bf38      	it	cc
 8008f72:	2300      	movcc	r3, #0
 8008f74:	4423      	add	r3, r4
 8008f76:	e015      	b.n	8008fa4 <rshift+0x68>
 8008f78:	46a1      	mov	r9, r4
 8008f7a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008f7e:	f1c1 0820 	rsb	r8, r1, #32
 8008f82:	40cf      	lsrs	r7, r1
 8008f84:	f105 0e04 	add.w	lr, r5, #4
 8008f88:	4576      	cmp	r6, lr
 8008f8a:	46f4      	mov	ip, lr
 8008f8c:	d816      	bhi.n	8008fbc <rshift+0x80>
 8008f8e:	1a9a      	subs	r2, r3, r2
 8008f90:	0092      	lsls	r2, r2, #2
 8008f92:	3a04      	subs	r2, #4
 8008f94:	3501      	adds	r5, #1
 8008f96:	42ae      	cmp	r6, r5
 8008f98:	bf38      	it	cc
 8008f9a:	2200      	movcc	r2, #0
 8008f9c:	18a3      	adds	r3, r4, r2
 8008f9e:	50a7      	str	r7, [r4, r2]
 8008fa0:	b107      	cbz	r7, 8008fa4 <rshift+0x68>
 8008fa2:	3304      	adds	r3, #4
 8008fa4:	42a3      	cmp	r3, r4
 8008fa6:	eba3 0204 	sub.w	r2, r3, r4
 8008faa:	bf08      	it	eq
 8008fac:	2300      	moveq	r3, #0
 8008fae:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008fb2:	6102      	str	r2, [r0, #16]
 8008fb4:	bf08      	it	eq
 8008fb6:	6143      	streq	r3, [r0, #20]
 8008fb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fbc:	f8dc c000 	ldr.w	ip, [ip]
 8008fc0:	fa0c fc08 	lsl.w	ip, ip, r8
 8008fc4:	ea4c 0707 	orr.w	r7, ip, r7
 8008fc8:	f849 7b04 	str.w	r7, [r9], #4
 8008fcc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008fd0:	40cf      	lsrs	r7, r1
 8008fd2:	e7d9      	b.n	8008f88 <rshift+0x4c>
 8008fd4:	f851 cb04 	ldr.w	ip, [r1], #4
 8008fd8:	f847 cf04 	str.w	ip, [r7, #4]!
 8008fdc:	e7c2      	b.n	8008f64 <rshift+0x28>
 8008fde:	4623      	mov	r3, r4
 8008fe0:	e7e0      	b.n	8008fa4 <rshift+0x68>

08008fe2 <__hexdig_fun>:
 8008fe2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008fe6:	2b09      	cmp	r3, #9
 8008fe8:	d802      	bhi.n	8008ff0 <__hexdig_fun+0xe>
 8008fea:	3820      	subs	r0, #32
 8008fec:	b2c0      	uxtb	r0, r0
 8008fee:	4770      	bx	lr
 8008ff0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008ff4:	2b05      	cmp	r3, #5
 8008ff6:	d801      	bhi.n	8008ffc <__hexdig_fun+0x1a>
 8008ff8:	3847      	subs	r0, #71	; 0x47
 8008ffa:	e7f7      	b.n	8008fec <__hexdig_fun+0xa>
 8008ffc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009000:	2b05      	cmp	r3, #5
 8009002:	d801      	bhi.n	8009008 <__hexdig_fun+0x26>
 8009004:	3827      	subs	r0, #39	; 0x27
 8009006:	e7f1      	b.n	8008fec <__hexdig_fun+0xa>
 8009008:	2000      	movs	r0, #0
 800900a:	4770      	bx	lr

0800900c <__gethex>:
 800900c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009010:	b08b      	sub	sp, #44	; 0x2c
 8009012:	9305      	str	r3, [sp, #20]
 8009014:	4bb2      	ldr	r3, [pc, #712]	; (80092e0 <__gethex+0x2d4>)
 8009016:	9002      	str	r0, [sp, #8]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	468b      	mov	fp, r1
 800901c:	4618      	mov	r0, r3
 800901e:	4690      	mov	r8, r2
 8009020:	9303      	str	r3, [sp, #12]
 8009022:	f7f7 f901 	bl	8000228 <strlen>
 8009026:	4682      	mov	sl, r0
 8009028:	9b03      	ldr	r3, [sp, #12]
 800902a:	f8db 2000 	ldr.w	r2, [fp]
 800902e:	4403      	add	r3, r0
 8009030:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009034:	9306      	str	r3, [sp, #24]
 8009036:	1c93      	adds	r3, r2, #2
 8009038:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800903c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009040:	32fe      	adds	r2, #254	; 0xfe
 8009042:	18d1      	adds	r1, r2, r3
 8009044:	461f      	mov	r7, r3
 8009046:	f813 0b01 	ldrb.w	r0, [r3], #1
 800904a:	9101      	str	r1, [sp, #4]
 800904c:	2830      	cmp	r0, #48	; 0x30
 800904e:	d0f8      	beq.n	8009042 <__gethex+0x36>
 8009050:	f7ff ffc7 	bl	8008fe2 <__hexdig_fun>
 8009054:	4604      	mov	r4, r0
 8009056:	2800      	cmp	r0, #0
 8009058:	d13a      	bne.n	80090d0 <__gethex+0xc4>
 800905a:	4652      	mov	r2, sl
 800905c:	4638      	mov	r0, r7
 800905e:	9903      	ldr	r1, [sp, #12]
 8009060:	f001 fa18 	bl	800a494 <strncmp>
 8009064:	4605      	mov	r5, r0
 8009066:	2800      	cmp	r0, #0
 8009068:	d166      	bne.n	8009138 <__gethex+0x12c>
 800906a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800906e:	eb07 060a 	add.w	r6, r7, sl
 8009072:	f7ff ffb6 	bl	8008fe2 <__hexdig_fun>
 8009076:	2800      	cmp	r0, #0
 8009078:	d060      	beq.n	800913c <__gethex+0x130>
 800907a:	4633      	mov	r3, r6
 800907c:	7818      	ldrb	r0, [r3, #0]
 800907e:	461f      	mov	r7, r3
 8009080:	2830      	cmp	r0, #48	; 0x30
 8009082:	f103 0301 	add.w	r3, r3, #1
 8009086:	d0f9      	beq.n	800907c <__gethex+0x70>
 8009088:	f7ff ffab 	bl	8008fe2 <__hexdig_fun>
 800908c:	2301      	movs	r3, #1
 800908e:	fab0 f480 	clz	r4, r0
 8009092:	4635      	mov	r5, r6
 8009094:	0964      	lsrs	r4, r4, #5
 8009096:	9301      	str	r3, [sp, #4]
 8009098:	463a      	mov	r2, r7
 800909a:	4616      	mov	r6, r2
 800909c:	7830      	ldrb	r0, [r6, #0]
 800909e:	3201      	adds	r2, #1
 80090a0:	f7ff ff9f 	bl	8008fe2 <__hexdig_fun>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d1f8      	bne.n	800909a <__gethex+0x8e>
 80090a8:	4652      	mov	r2, sl
 80090aa:	4630      	mov	r0, r6
 80090ac:	9903      	ldr	r1, [sp, #12]
 80090ae:	f001 f9f1 	bl	800a494 <strncmp>
 80090b2:	b980      	cbnz	r0, 80090d6 <__gethex+0xca>
 80090b4:	b94d      	cbnz	r5, 80090ca <__gethex+0xbe>
 80090b6:	eb06 050a 	add.w	r5, r6, sl
 80090ba:	462a      	mov	r2, r5
 80090bc:	4616      	mov	r6, r2
 80090be:	7830      	ldrb	r0, [r6, #0]
 80090c0:	3201      	adds	r2, #1
 80090c2:	f7ff ff8e 	bl	8008fe2 <__hexdig_fun>
 80090c6:	2800      	cmp	r0, #0
 80090c8:	d1f8      	bne.n	80090bc <__gethex+0xb0>
 80090ca:	1bad      	subs	r5, r5, r6
 80090cc:	00ad      	lsls	r5, r5, #2
 80090ce:	e004      	b.n	80090da <__gethex+0xce>
 80090d0:	2400      	movs	r4, #0
 80090d2:	4625      	mov	r5, r4
 80090d4:	e7e0      	b.n	8009098 <__gethex+0x8c>
 80090d6:	2d00      	cmp	r5, #0
 80090d8:	d1f7      	bne.n	80090ca <__gethex+0xbe>
 80090da:	7833      	ldrb	r3, [r6, #0]
 80090dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80090e0:	2b50      	cmp	r3, #80	; 0x50
 80090e2:	d139      	bne.n	8009158 <__gethex+0x14c>
 80090e4:	7873      	ldrb	r3, [r6, #1]
 80090e6:	2b2b      	cmp	r3, #43	; 0x2b
 80090e8:	d02a      	beq.n	8009140 <__gethex+0x134>
 80090ea:	2b2d      	cmp	r3, #45	; 0x2d
 80090ec:	d02c      	beq.n	8009148 <__gethex+0x13c>
 80090ee:	f04f 0900 	mov.w	r9, #0
 80090f2:	1c71      	adds	r1, r6, #1
 80090f4:	7808      	ldrb	r0, [r1, #0]
 80090f6:	f7ff ff74 	bl	8008fe2 <__hexdig_fun>
 80090fa:	1e43      	subs	r3, r0, #1
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b18      	cmp	r3, #24
 8009100:	d82a      	bhi.n	8009158 <__gethex+0x14c>
 8009102:	f1a0 0210 	sub.w	r2, r0, #16
 8009106:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800910a:	f7ff ff6a 	bl	8008fe2 <__hexdig_fun>
 800910e:	1e43      	subs	r3, r0, #1
 8009110:	b2db      	uxtb	r3, r3
 8009112:	2b18      	cmp	r3, #24
 8009114:	d91b      	bls.n	800914e <__gethex+0x142>
 8009116:	f1b9 0f00 	cmp.w	r9, #0
 800911a:	d000      	beq.n	800911e <__gethex+0x112>
 800911c:	4252      	negs	r2, r2
 800911e:	4415      	add	r5, r2
 8009120:	f8cb 1000 	str.w	r1, [fp]
 8009124:	b1d4      	cbz	r4, 800915c <__gethex+0x150>
 8009126:	9b01      	ldr	r3, [sp, #4]
 8009128:	2b00      	cmp	r3, #0
 800912a:	bf14      	ite	ne
 800912c:	2700      	movne	r7, #0
 800912e:	2706      	moveq	r7, #6
 8009130:	4638      	mov	r0, r7
 8009132:	b00b      	add	sp, #44	; 0x2c
 8009134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009138:	463e      	mov	r6, r7
 800913a:	4625      	mov	r5, r4
 800913c:	2401      	movs	r4, #1
 800913e:	e7cc      	b.n	80090da <__gethex+0xce>
 8009140:	f04f 0900 	mov.w	r9, #0
 8009144:	1cb1      	adds	r1, r6, #2
 8009146:	e7d5      	b.n	80090f4 <__gethex+0xe8>
 8009148:	f04f 0901 	mov.w	r9, #1
 800914c:	e7fa      	b.n	8009144 <__gethex+0x138>
 800914e:	230a      	movs	r3, #10
 8009150:	fb03 0202 	mla	r2, r3, r2, r0
 8009154:	3a10      	subs	r2, #16
 8009156:	e7d6      	b.n	8009106 <__gethex+0xfa>
 8009158:	4631      	mov	r1, r6
 800915a:	e7e1      	b.n	8009120 <__gethex+0x114>
 800915c:	4621      	mov	r1, r4
 800915e:	1bf3      	subs	r3, r6, r7
 8009160:	3b01      	subs	r3, #1
 8009162:	2b07      	cmp	r3, #7
 8009164:	dc0a      	bgt.n	800917c <__gethex+0x170>
 8009166:	9802      	ldr	r0, [sp, #8]
 8009168:	f000 fa7a 	bl	8009660 <_Balloc>
 800916c:	4604      	mov	r4, r0
 800916e:	b940      	cbnz	r0, 8009182 <__gethex+0x176>
 8009170:	4602      	mov	r2, r0
 8009172:	21de      	movs	r1, #222	; 0xde
 8009174:	4b5b      	ldr	r3, [pc, #364]	; (80092e4 <__gethex+0x2d8>)
 8009176:	485c      	ldr	r0, [pc, #368]	; (80092e8 <__gethex+0x2dc>)
 8009178:	f001 f9ae 	bl	800a4d8 <__assert_func>
 800917c:	3101      	adds	r1, #1
 800917e:	105b      	asrs	r3, r3, #1
 8009180:	e7ef      	b.n	8009162 <__gethex+0x156>
 8009182:	f04f 0b00 	mov.w	fp, #0
 8009186:	f100 0914 	add.w	r9, r0, #20
 800918a:	f1ca 0301 	rsb	r3, sl, #1
 800918e:	f8cd 9010 	str.w	r9, [sp, #16]
 8009192:	f8cd b004 	str.w	fp, [sp, #4]
 8009196:	9308      	str	r3, [sp, #32]
 8009198:	42b7      	cmp	r7, r6
 800919a:	d33f      	bcc.n	800921c <__gethex+0x210>
 800919c:	9f04      	ldr	r7, [sp, #16]
 800919e:	9b01      	ldr	r3, [sp, #4]
 80091a0:	f847 3b04 	str.w	r3, [r7], #4
 80091a4:	eba7 0709 	sub.w	r7, r7, r9
 80091a8:	10bf      	asrs	r7, r7, #2
 80091aa:	6127      	str	r7, [r4, #16]
 80091ac:	4618      	mov	r0, r3
 80091ae:	f000 fb49 	bl	8009844 <__hi0bits>
 80091b2:	017f      	lsls	r7, r7, #5
 80091b4:	f8d8 6000 	ldr.w	r6, [r8]
 80091b8:	1a3f      	subs	r7, r7, r0
 80091ba:	42b7      	cmp	r7, r6
 80091bc:	dd62      	ble.n	8009284 <__gethex+0x278>
 80091be:	1bbf      	subs	r7, r7, r6
 80091c0:	4639      	mov	r1, r7
 80091c2:	4620      	mov	r0, r4
 80091c4:	f000 fee3 	bl	8009f8e <__any_on>
 80091c8:	4682      	mov	sl, r0
 80091ca:	b1a8      	cbz	r0, 80091f8 <__gethex+0x1ec>
 80091cc:	f04f 0a01 	mov.w	sl, #1
 80091d0:	1e7b      	subs	r3, r7, #1
 80091d2:	1159      	asrs	r1, r3, #5
 80091d4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80091d8:	f003 021f 	and.w	r2, r3, #31
 80091dc:	fa0a f202 	lsl.w	r2, sl, r2
 80091e0:	420a      	tst	r2, r1
 80091e2:	d009      	beq.n	80091f8 <__gethex+0x1ec>
 80091e4:	4553      	cmp	r3, sl
 80091e6:	dd05      	ble.n	80091f4 <__gethex+0x1e8>
 80091e8:	4620      	mov	r0, r4
 80091ea:	1eb9      	subs	r1, r7, #2
 80091ec:	f000 fecf 	bl	8009f8e <__any_on>
 80091f0:	2800      	cmp	r0, #0
 80091f2:	d144      	bne.n	800927e <__gethex+0x272>
 80091f4:	f04f 0a02 	mov.w	sl, #2
 80091f8:	4639      	mov	r1, r7
 80091fa:	4620      	mov	r0, r4
 80091fc:	f7ff fe9e 	bl	8008f3c <rshift>
 8009200:	443d      	add	r5, r7
 8009202:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009206:	42ab      	cmp	r3, r5
 8009208:	da4a      	bge.n	80092a0 <__gethex+0x294>
 800920a:	4621      	mov	r1, r4
 800920c:	9802      	ldr	r0, [sp, #8]
 800920e:	f000 fa67 	bl	80096e0 <_Bfree>
 8009212:	2300      	movs	r3, #0
 8009214:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009216:	27a3      	movs	r7, #163	; 0xa3
 8009218:	6013      	str	r3, [r2, #0]
 800921a:	e789      	b.n	8009130 <__gethex+0x124>
 800921c:	1e73      	subs	r3, r6, #1
 800921e:	9a06      	ldr	r2, [sp, #24]
 8009220:	9307      	str	r3, [sp, #28]
 8009222:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009226:	4293      	cmp	r3, r2
 8009228:	d019      	beq.n	800925e <__gethex+0x252>
 800922a:	f1bb 0f20 	cmp.w	fp, #32
 800922e:	d107      	bne.n	8009240 <__gethex+0x234>
 8009230:	9b04      	ldr	r3, [sp, #16]
 8009232:	9a01      	ldr	r2, [sp, #4]
 8009234:	f843 2b04 	str.w	r2, [r3], #4
 8009238:	9304      	str	r3, [sp, #16]
 800923a:	2300      	movs	r3, #0
 800923c:	469b      	mov	fp, r3
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009244:	f7ff fecd 	bl	8008fe2 <__hexdig_fun>
 8009248:	9b01      	ldr	r3, [sp, #4]
 800924a:	f000 000f 	and.w	r0, r0, #15
 800924e:	fa00 f00b 	lsl.w	r0, r0, fp
 8009252:	4303      	orrs	r3, r0
 8009254:	9301      	str	r3, [sp, #4]
 8009256:	f10b 0b04 	add.w	fp, fp, #4
 800925a:	9b07      	ldr	r3, [sp, #28]
 800925c:	e00d      	b.n	800927a <__gethex+0x26e>
 800925e:	9a08      	ldr	r2, [sp, #32]
 8009260:	1e73      	subs	r3, r6, #1
 8009262:	4413      	add	r3, r2
 8009264:	42bb      	cmp	r3, r7
 8009266:	d3e0      	bcc.n	800922a <__gethex+0x21e>
 8009268:	4618      	mov	r0, r3
 800926a:	4652      	mov	r2, sl
 800926c:	9903      	ldr	r1, [sp, #12]
 800926e:	9309      	str	r3, [sp, #36]	; 0x24
 8009270:	f001 f910 	bl	800a494 <strncmp>
 8009274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009276:	2800      	cmp	r0, #0
 8009278:	d1d7      	bne.n	800922a <__gethex+0x21e>
 800927a:	461e      	mov	r6, r3
 800927c:	e78c      	b.n	8009198 <__gethex+0x18c>
 800927e:	f04f 0a03 	mov.w	sl, #3
 8009282:	e7b9      	b.n	80091f8 <__gethex+0x1ec>
 8009284:	da09      	bge.n	800929a <__gethex+0x28e>
 8009286:	1bf7      	subs	r7, r6, r7
 8009288:	4621      	mov	r1, r4
 800928a:	463a      	mov	r2, r7
 800928c:	9802      	ldr	r0, [sp, #8]
 800928e:	f000 fc3f 	bl	8009b10 <__lshift>
 8009292:	4604      	mov	r4, r0
 8009294:	1bed      	subs	r5, r5, r7
 8009296:	f100 0914 	add.w	r9, r0, #20
 800929a:	f04f 0a00 	mov.w	sl, #0
 800929e:	e7b0      	b.n	8009202 <__gethex+0x1f6>
 80092a0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80092a4:	42a8      	cmp	r0, r5
 80092a6:	dd72      	ble.n	800938e <__gethex+0x382>
 80092a8:	1b45      	subs	r5, r0, r5
 80092aa:	42ae      	cmp	r6, r5
 80092ac:	dc35      	bgt.n	800931a <__gethex+0x30e>
 80092ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092b2:	2b02      	cmp	r3, #2
 80092b4:	d029      	beq.n	800930a <__gethex+0x2fe>
 80092b6:	2b03      	cmp	r3, #3
 80092b8:	d02b      	beq.n	8009312 <__gethex+0x306>
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d11c      	bne.n	80092f8 <__gethex+0x2ec>
 80092be:	42ae      	cmp	r6, r5
 80092c0:	d11a      	bne.n	80092f8 <__gethex+0x2ec>
 80092c2:	2e01      	cmp	r6, #1
 80092c4:	d112      	bne.n	80092ec <__gethex+0x2e0>
 80092c6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80092ca:	9a05      	ldr	r2, [sp, #20]
 80092cc:	2762      	movs	r7, #98	; 0x62
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	2301      	movs	r3, #1
 80092d2:	6123      	str	r3, [r4, #16]
 80092d4:	f8c9 3000 	str.w	r3, [r9]
 80092d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092da:	601c      	str	r4, [r3, #0]
 80092dc:	e728      	b.n	8009130 <__gethex+0x124>
 80092de:	bf00      	nop
 80092e0:	0800b330 	.word	0x0800b330
 80092e4:	0800b2b8 	.word	0x0800b2b8
 80092e8:	0800b2c9 	.word	0x0800b2c9
 80092ec:	4620      	mov	r0, r4
 80092ee:	1e71      	subs	r1, r6, #1
 80092f0:	f000 fe4d 	bl	8009f8e <__any_on>
 80092f4:	2800      	cmp	r0, #0
 80092f6:	d1e6      	bne.n	80092c6 <__gethex+0x2ba>
 80092f8:	4621      	mov	r1, r4
 80092fa:	9802      	ldr	r0, [sp, #8]
 80092fc:	f000 f9f0 	bl	80096e0 <_Bfree>
 8009300:	2300      	movs	r3, #0
 8009302:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009304:	2750      	movs	r7, #80	; 0x50
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	e712      	b.n	8009130 <__gethex+0x124>
 800930a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800930c:	2b00      	cmp	r3, #0
 800930e:	d1f3      	bne.n	80092f8 <__gethex+0x2ec>
 8009310:	e7d9      	b.n	80092c6 <__gethex+0x2ba>
 8009312:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009314:	2b00      	cmp	r3, #0
 8009316:	d1d6      	bne.n	80092c6 <__gethex+0x2ba>
 8009318:	e7ee      	b.n	80092f8 <__gethex+0x2ec>
 800931a:	1e6f      	subs	r7, r5, #1
 800931c:	f1ba 0f00 	cmp.w	sl, #0
 8009320:	d132      	bne.n	8009388 <__gethex+0x37c>
 8009322:	b127      	cbz	r7, 800932e <__gethex+0x322>
 8009324:	4639      	mov	r1, r7
 8009326:	4620      	mov	r0, r4
 8009328:	f000 fe31 	bl	8009f8e <__any_on>
 800932c:	4682      	mov	sl, r0
 800932e:	2101      	movs	r1, #1
 8009330:	117b      	asrs	r3, r7, #5
 8009332:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009336:	f007 071f 	and.w	r7, r7, #31
 800933a:	fa01 f707 	lsl.w	r7, r1, r7
 800933e:	421f      	tst	r7, r3
 8009340:	f04f 0702 	mov.w	r7, #2
 8009344:	4629      	mov	r1, r5
 8009346:	4620      	mov	r0, r4
 8009348:	bf18      	it	ne
 800934a:	f04a 0a02 	orrne.w	sl, sl, #2
 800934e:	1b76      	subs	r6, r6, r5
 8009350:	f7ff fdf4 	bl	8008f3c <rshift>
 8009354:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009358:	f1ba 0f00 	cmp.w	sl, #0
 800935c:	d048      	beq.n	80093f0 <__gethex+0x3e4>
 800935e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009362:	2b02      	cmp	r3, #2
 8009364:	d015      	beq.n	8009392 <__gethex+0x386>
 8009366:	2b03      	cmp	r3, #3
 8009368:	d017      	beq.n	800939a <__gethex+0x38e>
 800936a:	2b01      	cmp	r3, #1
 800936c:	d109      	bne.n	8009382 <__gethex+0x376>
 800936e:	f01a 0f02 	tst.w	sl, #2
 8009372:	d006      	beq.n	8009382 <__gethex+0x376>
 8009374:	f8d9 0000 	ldr.w	r0, [r9]
 8009378:	ea4a 0a00 	orr.w	sl, sl, r0
 800937c:	f01a 0f01 	tst.w	sl, #1
 8009380:	d10e      	bne.n	80093a0 <__gethex+0x394>
 8009382:	f047 0710 	orr.w	r7, r7, #16
 8009386:	e033      	b.n	80093f0 <__gethex+0x3e4>
 8009388:	f04f 0a01 	mov.w	sl, #1
 800938c:	e7cf      	b.n	800932e <__gethex+0x322>
 800938e:	2701      	movs	r7, #1
 8009390:	e7e2      	b.n	8009358 <__gethex+0x34c>
 8009392:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009394:	f1c3 0301 	rsb	r3, r3, #1
 8009398:	9315      	str	r3, [sp, #84]	; 0x54
 800939a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800939c:	2b00      	cmp	r3, #0
 800939e:	d0f0      	beq.n	8009382 <__gethex+0x376>
 80093a0:	f04f 0c00 	mov.w	ip, #0
 80093a4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80093a8:	f104 0314 	add.w	r3, r4, #20
 80093ac:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80093b0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80093b4:	4618      	mov	r0, r3
 80093b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ba:	f1b2 3fff 	cmp.w	r2, #4294967295
 80093be:	d01c      	beq.n	80093fa <__gethex+0x3ee>
 80093c0:	3201      	adds	r2, #1
 80093c2:	6002      	str	r2, [r0, #0]
 80093c4:	2f02      	cmp	r7, #2
 80093c6:	f104 0314 	add.w	r3, r4, #20
 80093ca:	d13d      	bne.n	8009448 <__gethex+0x43c>
 80093cc:	f8d8 2000 	ldr.w	r2, [r8]
 80093d0:	3a01      	subs	r2, #1
 80093d2:	42b2      	cmp	r2, r6
 80093d4:	d10a      	bne.n	80093ec <__gethex+0x3e0>
 80093d6:	2201      	movs	r2, #1
 80093d8:	1171      	asrs	r1, r6, #5
 80093da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80093de:	f006 061f 	and.w	r6, r6, #31
 80093e2:	fa02 f606 	lsl.w	r6, r2, r6
 80093e6:	421e      	tst	r6, r3
 80093e8:	bf18      	it	ne
 80093ea:	4617      	movne	r7, r2
 80093ec:	f047 0720 	orr.w	r7, r7, #32
 80093f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093f2:	601c      	str	r4, [r3, #0]
 80093f4:	9b05      	ldr	r3, [sp, #20]
 80093f6:	601d      	str	r5, [r3, #0]
 80093f8:	e69a      	b.n	8009130 <__gethex+0x124>
 80093fa:	4299      	cmp	r1, r3
 80093fc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009400:	d8d8      	bhi.n	80093b4 <__gethex+0x3a8>
 8009402:	68a3      	ldr	r3, [r4, #8]
 8009404:	459b      	cmp	fp, r3
 8009406:	db17      	blt.n	8009438 <__gethex+0x42c>
 8009408:	6861      	ldr	r1, [r4, #4]
 800940a:	9802      	ldr	r0, [sp, #8]
 800940c:	3101      	adds	r1, #1
 800940e:	f000 f927 	bl	8009660 <_Balloc>
 8009412:	4681      	mov	r9, r0
 8009414:	b918      	cbnz	r0, 800941e <__gethex+0x412>
 8009416:	4602      	mov	r2, r0
 8009418:	2184      	movs	r1, #132	; 0x84
 800941a:	4b19      	ldr	r3, [pc, #100]	; (8009480 <__gethex+0x474>)
 800941c:	e6ab      	b.n	8009176 <__gethex+0x16a>
 800941e:	6922      	ldr	r2, [r4, #16]
 8009420:	f104 010c 	add.w	r1, r4, #12
 8009424:	3202      	adds	r2, #2
 8009426:	0092      	lsls	r2, r2, #2
 8009428:	300c      	adds	r0, #12
 800942a:	f7fd f9b5 	bl	8006798 <memcpy>
 800942e:	4621      	mov	r1, r4
 8009430:	9802      	ldr	r0, [sp, #8]
 8009432:	f000 f955 	bl	80096e0 <_Bfree>
 8009436:	464c      	mov	r4, r9
 8009438:	6923      	ldr	r3, [r4, #16]
 800943a:	1c5a      	adds	r2, r3, #1
 800943c:	6122      	str	r2, [r4, #16]
 800943e:	2201      	movs	r2, #1
 8009440:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009444:	615a      	str	r2, [r3, #20]
 8009446:	e7bd      	b.n	80093c4 <__gethex+0x3b8>
 8009448:	6922      	ldr	r2, [r4, #16]
 800944a:	455a      	cmp	r2, fp
 800944c:	dd0b      	ble.n	8009466 <__gethex+0x45a>
 800944e:	2101      	movs	r1, #1
 8009450:	4620      	mov	r0, r4
 8009452:	f7ff fd73 	bl	8008f3c <rshift>
 8009456:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800945a:	3501      	adds	r5, #1
 800945c:	42ab      	cmp	r3, r5
 800945e:	f6ff aed4 	blt.w	800920a <__gethex+0x1fe>
 8009462:	2701      	movs	r7, #1
 8009464:	e7c2      	b.n	80093ec <__gethex+0x3e0>
 8009466:	f016 061f 	ands.w	r6, r6, #31
 800946a:	d0fa      	beq.n	8009462 <__gethex+0x456>
 800946c:	4453      	add	r3, sl
 800946e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009472:	f000 f9e7 	bl	8009844 <__hi0bits>
 8009476:	f1c6 0620 	rsb	r6, r6, #32
 800947a:	42b0      	cmp	r0, r6
 800947c:	dbe7      	blt.n	800944e <__gethex+0x442>
 800947e:	e7f0      	b.n	8009462 <__gethex+0x456>
 8009480:	0800b2b8 	.word	0x0800b2b8

08009484 <L_shift>:
 8009484:	f1c2 0208 	rsb	r2, r2, #8
 8009488:	0092      	lsls	r2, r2, #2
 800948a:	b570      	push	{r4, r5, r6, lr}
 800948c:	f1c2 0620 	rsb	r6, r2, #32
 8009490:	6843      	ldr	r3, [r0, #4]
 8009492:	6804      	ldr	r4, [r0, #0]
 8009494:	fa03 f506 	lsl.w	r5, r3, r6
 8009498:	432c      	orrs	r4, r5
 800949a:	40d3      	lsrs	r3, r2
 800949c:	6004      	str	r4, [r0, #0]
 800949e:	f840 3f04 	str.w	r3, [r0, #4]!
 80094a2:	4288      	cmp	r0, r1
 80094a4:	d3f4      	bcc.n	8009490 <L_shift+0xc>
 80094a6:	bd70      	pop	{r4, r5, r6, pc}

080094a8 <__match>:
 80094a8:	b530      	push	{r4, r5, lr}
 80094aa:	6803      	ldr	r3, [r0, #0]
 80094ac:	3301      	adds	r3, #1
 80094ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094b2:	b914      	cbnz	r4, 80094ba <__match+0x12>
 80094b4:	6003      	str	r3, [r0, #0]
 80094b6:	2001      	movs	r0, #1
 80094b8:	bd30      	pop	{r4, r5, pc}
 80094ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80094c2:	2d19      	cmp	r5, #25
 80094c4:	bf98      	it	ls
 80094c6:	3220      	addls	r2, #32
 80094c8:	42a2      	cmp	r2, r4
 80094ca:	d0f0      	beq.n	80094ae <__match+0x6>
 80094cc:	2000      	movs	r0, #0
 80094ce:	e7f3      	b.n	80094b8 <__match+0x10>

080094d0 <__hexnan>:
 80094d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d4:	2500      	movs	r5, #0
 80094d6:	680b      	ldr	r3, [r1, #0]
 80094d8:	4682      	mov	sl, r0
 80094da:	115e      	asrs	r6, r3, #5
 80094dc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80094e0:	f013 031f 	ands.w	r3, r3, #31
 80094e4:	bf18      	it	ne
 80094e6:	3604      	addne	r6, #4
 80094e8:	1f37      	subs	r7, r6, #4
 80094ea:	46b9      	mov	r9, r7
 80094ec:	463c      	mov	r4, r7
 80094ee:	46ab      	mov	fp, r5
 80094f0:	b087      	sub	sp, #28
 80094f2:	4690      	mov	r8, r2
 80094f4:	6802      	ldr	r2, [r0, #0]
 80094f6:	9301      	str	r3, [sp, #4]
 80094f8:	f846 5c04 	str.w	r5, [r6, #-4]
 80094fc:	9502      	str	r5, [sp, #8]
 80094fe:	7851      	ldrb	r1, [r2, #1]
 8009500:	1c53      	adds	r3, r2, #1
 8009502:	9303      	str	r3, [sp, #12]
 8009504:	b341      	cbz	r1, 8009558 <__hexnan+0x88>
 8009506:	4608      	mov	r0, r1
 8009508:	9205      	str	r2, [sp, #20]
 800950a:	9104      	str	r1, [sp, #16]
 800950c:	f7ff fd69 	bl	8008fe2 <__hexdig_fun>
 8009510:	2800      	cmp	r0, #0
 8009512:	d14f      	bne.n	80095b4 <__hexnan+0xe4>
 8009514:	9904      	ldr	r1, [sp, #16]
 8009516:	9a05      	ldr	r2, [sp, #20]
 8009518:	2920      	cmp	r1, #32
 800951a:	d818      	bhi.n	800954e <__hexnan+0x7e>
 800951c:	9b02      	ldr	r3, [sp, #8]
 800951e:	459b      	cmp	fp, r3
 8009520:	dd13      	ble.n	800954a <__hexnan+0x7a>
 8009522:	454c      	cmp	r4, r9
 8009524:	d206      	bcs.n	8009534 <__hexnan+0x64>
 8009526:	2d07      	cmp	r5, #7
 8009528:	dc04      	bgt.n	8009534 <__hexnan+0x64>
 800952a:	462a      	mov	r2, r5
 800952c:	4649      	mov	r1, r9
 800952e:	4620      	mov	r0, r4
 8009530:	f7ff ffa8 	bl	8009484 <L_shift>
 8009534:	4544      	cmp	r4, r8
 8009536:	d950      	bls.n	80095da <__hexnan+0x10a>
 8009538:	2300      	movs	r3, #0
 800953a:	f1a4 0904 	sub.w	r9, r4, #4
 800953e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009542:	461d      	mov	r5, r3
 8009544:	464c      	mov	r4, r9
 8009546:	f8cd b008 	str.w	fp, [sp, #8]
 800954a:	9a03      	ldr	r2, [sp, #12]
 800954c:	e7d7      	b.n	80094fe <__hexnan+0x2e>
 800954e:	2929      	cmp	r1, #41	; 0x29
 8009550:	d156      	bne.n	8009600 <__hexnan+0x130>
 8009552:	3202      	adds	r2, #2
 8009554:	f8ca 2000 	str.w	r2, [sl]
 8009558:	f1bb 0f00 	cmp.w	fp, #0
 800955c:	d050      	beq.n	8009600 <__hexnan+0x130>
 800955e:	454c      	cmp	r4, r9
 8009560:	d206      	bcs.n	8009570 <__hexnan+0xa0>
 8009562:	2d07      	cmp	r5, #7
 8009564:	dc04      	bgt.n	8009570 <__hexnan+0xa0>
 8009566:	462a      	mov	r2, r5
 8009568:	4649      	mov	r1, r9
 800956a:	4620      	mov	r0, r4
 800956c:	f7ff ff8a 	bl	8009484 <L_shift>
 8009570:	4544      	cmp	r4, r8
 8009572:	d934      	bls.n	80095de <__hexnan+0x10e>
 8009574:	4623      	mov	r3, r4
 8009576:	f1a8 0204 	sub.w	r2, r8, #4
 800957a:	f853 1b04 	ldr.w	r1, [r3], #4
 800957e:	429f      	cmp	r7, r3
 8009580:	f842 1f04 	str.w	r1, [r2, #4]!
 8009584:	d2f9      	bcs.n	800957a <__hexnan+0xaa>
 8009586:	1b3b      	subs	r3, r7, r4
 8009588:	f023 0303 	bic.w	r3, r3, #3
 800958c:	3304      	adds	r3, #4
 800958e:	3401      	adds	r4, #1
 8009590:	3e03      	subs	r6, #3
 8009592:	42b4      	cmp	r4, r6
 8009594:	bf88      	it	hi
 8009596:	2304      	movhi	r3, #4
 8009598:	2200      	movs	r2, #0
 800959a:	4443      	add	r3, r8
 800959c:	f843 2b04 	str.w	r2, [r3], #4
 80095a0:	429f      	cmp	r7, r3
 80095a2:	d2fb      	bcs.n	800959c <__hexnan+0xcc>
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	b91b      	cbnz	r3, 80095b0 <__hexnan+0xe0>
 80095a8:	4547      	cmp	r7, r8
 80095aa:	d127      	bne.n	80095fc <__hexnan+0x12c>
 80095ac:	2301      	movs	r3, #1
 80095ae:	603b      	str	r3, [r7, #0]
 80095b0:	2005      	movs	r0, #5
 80095b2:	e026      	b.n	8009602 <__hexnan+0x132>
 80095b4:	3501      	adds	r5, #1
 80095b6:	2d08      	cmp	r5, #8
 80095b8:	f10b 0b01 	add.w	fp, fp, #1
 80095bc:	dd06      	ble.n	80095cc <__hexnan+0xfc>
 80095be:	4544      	cmp	r4, r8
 80095c0:	d9c3      	bls.n	800954a <__hexnan+0x7a>
 80095c2:	2300      	movs	r3, #0
 80095c4:	2501      	movs	r5, #1
 80095c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80095ca:	3c04      	subs	r4, #4
 80095cc:	6822      	ldr	r2, [r4, #0]
 80095ce:	f000 000f 	and.w	r0, r0, #15
 80095d2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80095d6:	6022      	str	r2, [r4, #0]
 80095d8:	e7b7      	b.n	800954a <__hexnan+0x7a>
 80095da:	2508      	movs	r5, #8
 80095dc:	e7b5      	b.n	800954a <__hexnan+0x7a>
 80095de:	9b01      	ldr	r3, [sp, #4]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0df      	beq.n	80095a4 <__hexnan+0xd4>
 80095e4:	f04f 32ff 	mov.w	r2, #4294967295
 80095e8:	f1c3 0320 	rsb	r3, r3, #32
 80095ec:	fa22 f303 	lsr.w	r3, r2, r3
 80095f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80095f4:	401a      	ands	r2, r3
 80095f6:	f846 2c04 	str.w	r2, [r6, #-4]
 80095fa:	e7d3      	b.n	80095a4 <__hexnan+0xd4>
 80095fc:	3f04      	subs	r7, #4
 80095fe:	e7d1      	b.n	80095a4 <__hexnan+0xd4>
 8009600:	2004      	movs	r0, #4
 8009602:	b007      	add	sp, #28
 8009604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009608 <_localeconv_r>:
 8009608:	4800      	ldr	r0, [pc, #0]	; (800960c <_localeconv_r+0x4>)
 800960a:	4770      	bx	lr
 800960c:	2000018c 	.word	0x2000018c

08009610 <malloc>:
 8009610:	4b02      	ldr	r3, [pc, #8]	; (800961c <malloc+0xc>)
 8009612:	4601      	mov	r1, r0
 8009614:	6818      	ldr	r0, [r3, #0]
 8009616:	f000 bd57 	b.w	800a0c8 <_malloc_r>
 800961a:	bf00      	nop
 800961c:	20000034 	.word	0x20000034

08009620 <__ascii_mbtowc>:
 8009620:	b082      	sub	sp, #8
 8009622:	b901      	cbnz	r1, 8009626 <__ascii_mbtowc+0x6>
 8009624:	a901      	add	r1, sp, #4
 8009626:	b142      	cbz	r2, 800963a <__ascii_mbtowc+0x1a>
 8009628:	b14b      	cbz	r3, 800963e <__ascii_mbtowc+0x1e>
 800962a:	7813      	ldrb	r3, [r2, #0]
 800962c:	600b      	str	r3, [r1, #0]
 800962e:	7812      	ldrb	r2, [r2, #0]
 8009630:	1e10      	subs	r0, r2, #0
 8009632:	bf18      	it	ne
 8009634:	2001      	movne	r0, #1
 8009636:	b002      	add	sp, #8
 8009638:	4770      	bx	lr
 800963a:	4610      	mov	r0, r2
 800963c:	e7fb      	b.n	8009636 <__ascii_mbtowc+0x16>
 800963e:	f06f 0001 	mvn.w	r0, #1
 8009642:	e7f8      	b.n	8009636 <__ascii_mbtowc+0x16>

08009644 <memchr>:
 8009644:	4603      	mov	r3, r0
 8009646:	b510      	push	{r4, lr}
 8009648:	b2c9      	uxtb	r1, r1
 800964a:	4402      	add	r2, r0
 800964c:	4293      	cmp	r3, r2
 800964e:	4618      	mov	r0, r3
 8009650:	d101      	bne.n	8009656 <memchr+0x12>
 8009652:	2000      	movs	r0, #0
 8009654:	e003      	b.n	800965e <memchr+0x1a>
 8009656:	7804      	ldrb	r4, [r0, #0]
 8009658:	3301      	adds	r3, #1
 800965a:	428c      	cmp	r4, r1
 800965c:	d1f6      	bne.n	800964c <memchr+0x8>
 800965e:	bd10      	pop	{r4, pc}

08009660 <_Balloc>:
 8009660:	b570      	push	{r4, r5, r6, lr}
 8009662:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009664:	4604      	mov	r4, r0
 8009666:	460d      	mov	r5, r1
 8009668:	b976      	cbnz	r6, 8009688 <_Balloc+0x28>
 800966a:	2010      	movs	r0, #16
 800966c:	f7ff ffd0 	bl	8009610 <malloc>
 8009670:	4602      	mov	r2, r0
 8009672:	6260      	str	r0, [r4, #36]	; 0x24
 8009674:	b920      	cbnz	r0, 8009680 <_Balloc+0x20>
 8009676:	2166      	movs	r1, #102	; 0x66
 8009678:	4b17      	ldr	r3, [pc, #92]	; (80096d8 <_Balloc+0x78>)
 800967a:	4818      	ldr	r0, [pc, #96]	; (80096dc <_Balloc+0x7c>)
 800967c:	f000 ff2c 	bl	800a4d8 <__assert_func>
 8009680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009684:	6006      	str	r6, [r0, #0]
 8009686:	60c6      	str	r6, [r0, #12]
 8009688:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800968a:	68f3      	ldr	r3, [r6, #12]
 800968c:	b183      	cbz	r3, 80096b0 <_Balloc+0x50>
 800968e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009696:	b9b8      	cbnz	r0, 80096c8 <_Balloc+0x68>
 8009698:	2101      	movs	r1, #1
 800969a:	fa01 f605 	lsl.w	r6, r1, r5
 800969e:	1d72      	adds	r2, r6, #5
 80096a0:	4620      	mov	r0, r4
 80096a2:	0092      	lsls	r2, r2, #2
 80096a4:	f000 fc94 	bl	8009fd0 <_calloc_r>
 80096a8:	b160      	cbz	r0, 80096c4 <_Balloc+0x64>
 80096aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096ae:	e00e      	b.n	80096ce <_Balloc+0x6e>
 80096b0:	2221      	movs	r2, #33	; 0x21
 80096b2:	2104      	movs	r1, #4
 80096b4:	4620      	mov	r0, r4
 80096b6:	f000 fc8b 	bl	8009fd0 <_calloc_r>
 80096ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096bc:	60f0      	str	r0, [r6, #12]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1e4      	bne.n	800968e <_Balloc+0x2e>
 80096c4:	2000      	movs	r0, #0
 80096c6:	bd70      	pop	{r4, r5, r6, pc}
 80096c8:	6802      	ldr	r2, [r0, #0]
 80096ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096ce:	2300      	movs	r3, #0
 80096d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096d4:	e7f7      	b.n	80096c6 <_Balloc+0x66>
 80096d6:	bf00      	nop
 80096d8:	0800b246 	.word	0x0800b246
 80096dc:	0800b344 	.word	0x0800b344

080096e0 <_Bfree>:
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096e4:	4605      	mov	r5, r0
 80096e6:	460c      	mov	r4, r1
 80096e8:	b976      	cbnz	r6, 8009708 <_Bfree+0x28>
 80096ea:	2010      	movs	r0, #16
 80096ec:	f7ff ff90 	bl	8009610 <malloc>
 80096f0:	4602      	mov	r2, r0
 80096f2:	6268      	str	r0, [r5, #36]	; 0x24
 80096f4:	b920      	cbnz	r0, 8009700 <_Bfree+0x20>
 80096f6:	218a      	movs	r1, #138	; 0x8a
 80096f8:	4b08      	ldr	r3, [pc, #32]	; (800971c <_Bfree+0x3c>)
 80096fa:	4809      	ldr	r0, [pc, #36]	; (8009720 <_Bfree+0x40>)
 80096fc:	f000 feec 	bl	800a4d8 <__assert_func>
 8009700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009704:	6006      	str	r6, [r0, #0]
 8009706:	60c6      	str	r6, [r0, #12]
 8009708:	b13c      	cbz	r4, 800971a <_Bfree+0x3a>
 800970a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800970c:	6862      	ldr	r2, [r4, #4]
 800970e:	68db      	ldr	r3, [r3, #12]
 8009710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009714:	6021      	str	r1, [r4, #0]
 8009716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800971a:	bd70      	pop	{r4, r5, r6, pc}
 800971c:	0800b246 	.word	0x0800b246
 8009720:	0800b344 	.word	0x0800b344

08009724 <__multadd>:
 8009724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009728:	4607      	mov	r7, r0
 800972a:	460c      	mov	r4, r1
 800972c:	461e      	mov	r6, r3
 800972e:	2000      	movs	r0, #0
 8009730:	690d      	ldr	r5, [r1, #16]
 8009732:	f101 0c14 	add.w	ip, r1, #20
 8009736:	f8dc 3000 	ldr.w	r3, [ip]
 800973a:	3001      	adds	r0, #1
 800973c:	b299      	uxth	r1, r3
 800973e:	fb02 6101 	mla	r1, r2, r1, r6
 8009742:	0c1e      	lsrs	r6, r3, #16
 8009744:	0c0b      	lsrs	r3, r1, #16
 8009746:	fb02 3306 	mla	r3, r2, r6, r3
 800974a:	b289      	uxth	r1, r1
 800974c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009750:	4285      	cmp	r5, r0
 8009752:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009756:	f84c 1b04 	str.w	r1, [ip], #4
 800975a:	dcec      	bgt.n	8009736 <__multadd+0x12>
 800975c:	b30e      	cbz	r6, 80097a2 <__multadd+0x7e>
 800975e:	68a3      	ldr	r3, [r4, #8]
 8009760:	42ab      	cmp	r3, r5
 8009762:	dc19      	bgt.n	8009798 <__multadd+0x74>
 8009764:	6861      	ldr	r1, [r4, #4]
 8009766:	4638      	mov	r0, r7
 8009768:	3101      	adds	r1, #1
 800976a:	f7ff ff79 	bl	8009660 <_Balloc>
 800976e:	4680      	mov	r8, r0
 8009770:	b928      	cbnz	r0, 800977e <__multadd+0x5a>
 8009772:	4602      	mov	r2, r0
 8009774:	21b5      	movs	r1, #181	; 0xb5
 8009776:	4b0c      	ldr	r3, [pc, #48]	; (80097a8 <__multadd+0x84>)
 8009778:	480c      	ldr	r0, [pc, #48]	; (80097ac <__multadd+0x88>)
 800977a:	f000 fead 	bl	800a4d8 <__assert_func>
 800977e:	6922      	ldr	r2, [r4, #16]
 8009780:	f104 010c 	add.w	r1, r4, #12
 8009784:	3202      	adds	r2, #2
 8009786:	0092      	lsls	r2, r2, #2
 8009788:	300c      	adds	r0, #12
 800978a:	f7fd f805 	bl	8006798 <memcpy>
 800978e:	4621      	mov	r1, r4
 8009790:	4638      	mov	r0, r7
 8009792:	f7ff ffa5 	bl	80096e0 <_Bfree>
 8009796:	4644      	mov	r4, r8
 8009798:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800979c:	3501      	adds	r5, #1
 800979e:	615e      	str	r6, [r3, #20]
 80097a0:	6125      	str	r5, [r4, #16]
 80097a2:	4620      	mov	r0, r4
 80097a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097a8:	0800b2b8 	.word	0x0800b2b8
 80097ac:	0800b344 	.word	0x0800b344

080097b0 <__s2b>:
 80097b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097b4:	4615      	mov	r5, r2
 80097b6:	2209      	movs	r2, #9
 80097b8:	461f      	mov	r7, r3
 80097ba:	3308      	adds	r3, #8
 80097bc:	460c      	mov	r4, r1
 80097be:	fb93 f3f2 	sdiv	r3, r3, r2
 80097c2:	4606      	mov	r6, r0
 80097c4:	2201      	movs	r2, #1
 80097c6:	2100      	movs	r1, #0
 80097c8:	429a      	cmp	r2, r3
 80097ca:	db09      	blt.n	80097e0 <__s2b+0x30>
 80097cc:	4630      	mov	r0, r6
 80097ce:	f7ff ff47 	bl	8009660 <_Balloc>
 80097d2:	b940      	cbnz	r0, 80097e6 <__s2b+0x36>
 80097d4:	4602      	mov	r2, r0
 80097d6:	21ce      	movs	r1, #206	; 0xce
 80097d8:	4b18      	ldr	r3, [pc, #96]	; (800983c <__s2b+0x8c>)
 80097da:	4819      	ldr	r0, [pc, #100]	; (8009840 <__s2b+0x90>)
 80097dc:	f000 fe7c 	bl	800a4d8 <__assert_func>
 80097e0:	0052      	lsls	r2, r2, #1
 80097e2:	3101      	adds	r1, #1
 80097e4:	e7f0      	b.n	80097c8 <__s2b+0x18>
 80097e6:	9b08      	ldr	r3, [sp, #32]
 80097e8:	2d09      	cmp	r5, #9
 80097ea:	6143      	str	r3, [r0, #20]
 80097ec:	f04f 0301 	mov.w	r3, #1
 80097f0:	6103      	str	r3, [r0, #16]
 80097f2:	dd16      	ble.n	8009822 <__s2b+0x72>
 80097f4:	f104 0909 	add.w	r9, r4, #9
 80097f8:	46c8      	mov	r8, r9
 80097fa:	442c      	add	r4, r5
 80097fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009800:	4601      	mov	r1, r0
 8009802:	220a      	movs	r2, #10
 8009804:	4630      	mov	r0, r6
 8009806:	3b30      	subs	r3, #48	; 0x30
 8009808:	f7ff ff8c 	bl	8009724 <__multadd>
 800980c:	45a0      	cmp	r8, r4
 800980e:	d1f5      	bne.n	80097fc <__s2b+0x4c>
 8009810:	f1a5 0408 	sub.w	r4, r5, #8
 8009814:	444c      	add	r4, r9
 8009816:	1b2d      	subs	r5, r5, r4
 8009818:	1963      	adds	r3, r4, r5
 800981a:	42bb      	cmp	r3, r7
 800981c:	db04      	blt.n	8009828 <__s2b+0x78>
 800981e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009822:	2509      	movs	r5, #9
 8009824:	340a      	adds	r4, #10
 8009826:	e7f6      	b.n	8009816 <__s2b+0x66>
 8009828:	f814 3b01 	ldrb.w	r3, [r4], #1
 800982c:	4601      	mov	r1, r0
 800982e:	220a      	movs	r2, #10
 8009830:	4630      	mov	r0, r6
 8009832:	3b30      	subs	r3, #48	; 0x30
 8009834:	f7ff ff76 	bl	8009724 <__multadd>
 8009838:	e7ee      	b.n	8009818 <__s2b+0x68>
 800983a:	bf00      	nop
 800983c:	0800b2b8 	.word	0x0800b2b8
 8009840:	0800b344 	.word	0x0800b344

08009844 <__hi0bits>:
 8009844:	0c02      	lsrs	r2, r0, #16
 8009846:	0412      	lsls	r2, r2, #16
 8009848:	4603      	mov	r3, r0
 800984a:	b9ca      	cbnz	r2, 8009880 <__hi0bits+0x3c>
 800984c:	0403      	lsls	r3, r0, #16
 800984e:	2010      	movs	r0, #16
 8009850:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009854:	bf04      	itt	eq
 8009856:	021b      	lsleq	r3, r3, #8
 8009858:	3008      	addeq	r0, #8
 800985a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800985e:	bf04      	itt	eq
 8009860:	011b      	lsleq	r3, r3, #4
 8009862:	3004      	addeq	r0, #4
 8009864:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009868:	bf04      	itt	eq
 800986a:	009b      	lsleq	r3, r3, #2
 800986c:	3002      	addeq	r0, #2
 800986e:	2b00      	cmp	r3, #0
 8009870:	db05      	blt.n	800987e <__hi0bits+0x3a>
 8009872:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009876:	f100 0001 	add.w	r0, r0, #1
 800987a:	bf08      	it	eq
 800987c:	2020      	moveq	r0, #32
 800987e:	4770      	bx	lr
 8009880:	2000      	movs	r0, #0
 8009882:	e7e5      	b.n	8009850 <__hi0bits+0xc>

08009884 <__lo0bits>:
 8009884:	6803      	ldr	r3, [r0, #0]
 8009886:	4602      	mov	r2, r0
 8009888:	f013 0007 	ands.w	r0, r3, #7
 800988c:	d00b      	beq.n	80098a6 <__lo0bits+0x22>
 800988e:	07d9      	lsls	r1, r3, #31
 8009890:	d421      	bmi.n	80098d6 <__lo0bits+0x52>
 8009892:	0798      	lsls	r0, r3, #30
 8009894:	bf49      	itett	mi
 8009896:	085b      	lsrmi	r3, r3, #1
 8009898:	089b      	lsrpl	r3, r3, #2
 800989a:	2001      	movmi	r0, #1
 800989c:	6013      	strmi	r3, [r2, #0]
 800989e:	bf5c      	itt	pl
 80098a0:	2002      	movpl	r0, #2
 80098a2:	6013      	strpl	r3, [r2, #0]
 80098a4:	4770      	bx	lr
 80098a6:	b299      	uxth	r1, r3
 80098a8:	b909      	cbnz	r1, 80098ae <__lo0bits+0x2a>
 80098aa:	2010      	movs	r0, #16
 80098ac:	0c1b      	lsrs	r3, r3, #16
 80098ae:	b2d9      	uxtb	r1, r3
 80098b0:	b909      	cbnz	r1, 80098b6 <__lo0bits+0x32>
 80098b2:	3008      	adds	r0, #8
 80098b4:	0a1b      	lsrs	r3, r3, #8
 80098b6:	0719      	lsls	r1, r3, #28
 80098b8:	bf04      	itt	eq
 80098ba:	091b      	lsreq	r3, r3, #4
 80098bc:	3004      	addeq	r0, #4
 80098be:	0799      	lsls	r1, r3, #30
 80098c0:	bf04      	itt	eq
 80098c2:	089b      	lsreq	r3, r3, #2
 80098c4:	3002      	addeq	r0, #2
 80098c6:	07d9      	lsls	r1, r3, #31
 80098c8:	d403      	bmi.n	80098d2 <__lo0bits+0x4e>
 80098ca:	085b      	lsrs	r3, r3, #1
 80098cc:	f100 0001 	add.w	r0, r0, #1
 80098d0:	d003      	beq.n	80098da <__lo0bits+0x56>
 80098d2:	6013      	str	r3, [r2, #0]
 80098d4:	4770      	bx	lr
 80098d6:	2000      	movs	r0, #0
 80098d8:	4770      	bx	lr
 80098da:	2020      	movs	r0, #32
 80098dc:	4770      	bx	lr
	...

080098e0 <__i2b>:
 80098e0:	b510      	push	{r4, lr}
 80098e2:	460c      	mov	r4, r1
 80098e4:	2101      	movs	r1, #1
 80098e6:	f7ff febb 	bl	8009660 <_Balloc>
 80098ea:	4602      	mov	r2, r0
 80098ec:	b928      	cbnz	r0, 80098fa <__i2b+0x1a>
 80098ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80098f2:	4b04      	ldr	r3, [pc, #16]	; (8009904 <__i2b+0x24>)
 80098f4:	4804      	ldr	r0, [pc, #16]	; (8009908 <__i2b+0x28>)
 80098f6:	f000 fdef 	bl	800a4d8 <__assert_func>
 80098fa:	2301      	movs	r3, #1
 80098fc:	6144      	str	r4, [r0, #20]
 80098fe:	6103      	str	r3, [r0, #16]
 8009900:	bd10      	pop	{r4, pc}
 8009902:	bf00      	nop
 8009904:	0800b2b8 	.word	0x0800b2b8
 8009908:	0800b344 	.word	0x0800b344

0800990c <__multiply>:
 800990c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009910:	4691      	mov	r9, r2
 8009912:	690a      	ldr	r2, [r1, #16]
 8009914:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009918:	460c      	mov	r4, r1
 800991a:	429a      	cmp	r2, r3
 800991c:	bfbe      	ittt	lt
 800991e:	460b      	movlt	r3, r1
 8009920:	464c      	movlt	r4, r9
 8009922:	4699      	movlt	r9, r3
 8009924:	6927      	ldr	r7, [r4, #16]
 8009926:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800992a:	68a3      	ldr	r3, [r4, #8]
 800992c:	6861      	ldr	r1, [r4, #4]
 800992e:	eb07 060a 	add.w	r6, r7, sl
 8009932:	42b3      	cmp	r3, r6
 8009934:	b085      	sub	sp, #20
 8009936:	bfb8      	it	lt
 8009938:	3101      	addlt	r1, #1
 800993a:	f7ff fe91 	bl	8009660 <_Balloc>
 800993e:	b930      	cbnz	r0, 800994e <__multiply+0x42>
 8009940:	4602      	mov	r2, r0
 8009942:	f240 115d 	movw	r1, #349	; 0x15d
 8009946:	4b43      	ldr	r3, [pc, #268]	; (8009a54 <__multiply+0x148>)
 8009948:	4843      	ldr	r0, [pc, #268]	; (8009a58 <__multiply+0x14c>)
 800994a:	f000 fdc5 	bl	800a4d8 <__assert_func>
 800994e:	f100 0514 	add.w	r5, r0, #20
 8009952:	462b      	mov	r3, r5
 8009954:	2200      	movs	r2, #0
 8009956:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800995a:	4543      	cmp	r3, r8
 800995c:	d321      	bcc.n	80099a2 <__multiply+0x96>
 800995e:	f104 0314 	add.w	r3, r4, #20
 8009962:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009966:	f109 0314 	add.w	r3, r9, #20
 800996a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800996e:	9202      	str	r2, [sp, #8]
 8009970:	1b3a      	subs	r2, r7, r4
 8009972:	3a15      	subs	r2, #21
 8009974:	f022 0203 	bic.w	r2, r2, #3
 8009978:	3204      	adds	r2, #4
 800997a:	f104 0115 	add.w	r1, r4, #21
 800997e:	428f      	cmp	r7, r1
 8009980:	bf38      	it	cc
 8009982:	2204      	movcc	r2, #4
 8009984:	9201      	str	r2, [sp, #4]
 8009986:	9a02      	ldr	r2, [sp, #8]
 8009988:	9303      	str	r3, [sp, #12]
 800998a:	429a      	cmp	r2, r3
 800998c:	d80c      	bhi.n	80099a8 <__multiply+0x9c>
 800998e:	2e00      	cmp	r6, #0
 8009990:	dd03      	ble.n	800999a <__multiply+0x8e>
 8009992:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009996:	2b00      	cmp	r3, #0
 8009998:	d059      	beq.n	8009a4e <__multiply+0x142>
 800999a:	6106      	str	r6, [r0, #16]
 800999c:	b005      	add	sp, #20
 800999e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a2:	f843 2b04 	str.w	r2, [r3], #4
 80099a6:	e7d8      	b.n	800995a <__multiply+0x4e>
 80099a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80099ac:	f1ba 0f00 	cmp.w	sl, #0
 80099b0:	d023      	beq.n	80099fa <__multiply+0xee>
 80099b2:	46a9      	mov	r9, r5
 80099b4:	f04f 0c00 	mov.w	ip, #0
 80099b8:	f104 0e14 	add.w	lr, r4, #20
 80099bc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80099c0:	f8d9 1000 	ldr.w	r1, [r9]
 80099c4:	fa1f fb82 	uxth.w	fp, r2
 80099c8:	b289      	uxth	r1, r1
 80099ca:	fb0a 110b 	mla	r1, sl, fp, r1
 80099ce:	4461      	add	r1, ip
 80099d0:	f8d9 c000 	ldr.w	ip, [r9]
 80099d4:	0c12      	lsrs	r2, r2, #16
 80099d6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80099da:	fb0a c202 	mla	r2, sl, r2, ip
 80099de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80099e2:	b289      	uxth	r1, r1
 80099e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80099e8:	4577      	cmp	r7, lr
 80099ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099ee:	f849 1b04 	str.w	r1, [r9], #4
 80099f2:	d8e3      	bhi.n	80099bc <__multiply+0xb0>
 80099f4:	9a01      	ldr	r2, [sp, #4]
 80099f6:	f845 c002 	str.w	ip, [r5, r2]
 80099fa:	9a03      	ldr	r2, [sp, #12]
 80099fc:	3304      	adds	r3, #4
 80099fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a02:	f1b9 0f00 	cmp.w	r9, #0
 8009a06:	d020      	beq.n	8009a4a <__multiply+0x13e>
 8009a08:	46ae      	mov	lr, r5
 8009a0a:	f04f 0a00 	mov.w	sl, #0
 8009a0e:	6829      	ldr	r1, [r5, #0]
 8009a10:	f104 0c14 	add.w	ip, r4, #20
 8009a14:	f8bc b000 	ldrh.w	fp, [ip]
 8009a18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a1c:	b289      	uxth	r1, r1
 8009a1e:	fb09 220b 	mla	r2, r9, fp, r2
 8009a22:	4492      	add	sl, r2
 8009a24:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009a28:	f84e 1b04 	str.w	r1, [lr], #4
 8009a2c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009a30:	f8be 1000 	ldrh.w	r1, [lr]
 8009a34:	0c12      	lsrs	r2, r2, #16
 8009a36:	fb09 1102 	mla	r1, r9, r2, r1
 8009a3a:	4567      	cmp	r7, ip
 8009a3c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009a40:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a44:	d8e6      	bhi.n	8009a14 <__multiply+0x108>
 8009a46:	9a01      	ldr	r2, [sp, #4]
 8009a48:	50a9      	str	r1, [r5, r2]
 8009a4a:	3504      	adds	r5, #4
 8009a4c:	e79b      	b.n	8009986 <__multiply+0x7a>
 8009a4e:	3e01      	subs	r6, #1
 8009a50:	e79d      	b.n	800998e <__multiply+0x82>
 8009a52:	bf00      	nop
 8009a54:	0800b2b8 	.word	0x0800b2b8
 8009a58:	0800b344 	.word	0x0800b344

08009a5c <__pow5mult>:
 8009a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a60:	4615      	mov	r5, r2
 8009a62:	f012 0203 	ands.w	r2, r2, #3
 8009a66:	4606      	mov	r6, r0
 8009a68:	460f      	mov	r7, r1
 8009a6a:	d007      	beq.n	8009a7c <__pow5mult+0x20>
 8009a6c:	4c25      	ldr	r4, [pc, #148]	; (8009b04 <__pow5mult+0xa8>)
 8009a6e:	3a01      	subs	r2, #1
 8009a70:	2300      	movs	r3, #0
 8009a72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a76:	f7ff fe55 	bl	8009724 <__multadd>
 8009a7a:	4607      	mov	r7, r0
 8009a7c:	10ad      	asrs	r5, r5, #2
 8009a7e:	d03d      	beq.n	8009afc <__pow5mult+0xa0>
 8009a80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009a82:	b97c      	cbnz	r4, 8009aa4 <__pow5mult+0x48>
 8009a84:	2010      	movs	r0, #16
 8009a86:	f7ff fdc3 	bl	8009610 <malloc>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	6270      	str	r0, [r6, #36]	; 0x24
 8009a8e:	b928      	cbnz	r0, 8009a9c <__pow5mult+0x40>
 8009a90:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009a94:	4b1c      	ldr	r3, [pc, #112]	; (8009b08 <__pow5mult+0xac>)
 8009a96:	481d      	ldr	r0, [pc, #116]	; (8009b0c <__pow5mult+0xb0>)
 8009a98:	f000 fd1e 	bl	800a4d8 <__assert_func>
 8009a9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009aa0:	6004      	str	r4, [r0, #0]
 8009aa2:	60c4      	str	r4, [r0, #12]
 8009aa4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009aa8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009aac:	b94c      	cbnz	r4, 8009ac2 <__pow5mult+0x66>
 8009aae:	f240 2171 	movw	r1, #625	; 0x271
 8009ab2:	4630      	mov	r0, r6
 8009ab4:	f7ff ff14 	bl	80098e0 <__i2b>
 8009ab8:	2300      	movs	r3, #0
 8009aba:	4604      	mov	r4, r0
 8009abc:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ac0:	6003      	str	r3, [r0, #0]
 8009ac2:	f04f 0900 	mov.w	r9, #0
 8009ac6:	07eb      	lsls	r3, r5, #31
 8009ac8:	d50a      	bpl.n	8009ae0 <__pow5mult+0x84>
 8009aca:	4639      	mov	r1, r7
 8009acc:	4622      	mov	r2, r4
 8009ace:	4630      	mov	r0, r6
 8009ad0:	f7ff ff1c 	bl	800990c <__multiply>
 8009ad4:	4680      	mov	r8, r0
 8009ad6:	4639      	mov	r1, r7
 8009ad8:	4630      	mov	r0, r6
 8009ada:	f7ff fe01 	bl	80096e0 <_Bfree>
 8009ade:	4647      	mov	r7, r8
 8009ae0:	106d      	asrs	r5, r5, #1
 8009ae2:	d00b      	beq.n	8009afc <__pow5mult+0xa0>
 8009ae4:	6820      	ldr	r0, [r4, #0]
 8009ae6:	b938      	cbnz	r0, 8009af8 <__pow5mult+0x9c>
 8009ae8:	4622      	mov	r2, r4
 8009aea:	4621      	mov	r1, r4
 8009aec:	4630      	mov	r0, r6
 8009aee:	f7ff ff0d 	bl	800990c <__multiply>
 8009af2:	6020      	str	r0, [r4, #0]
 8009af4:	f8c0 9000 	str.w	r9, [r0]
 8009af8:	4604      	mov	r4, r0
 8009afa:	e7e4      	b.n	8009ac6 <__pow5mult+0x6a>
 8009afc:	4638      	mov	r0, r7
 8009afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b02:	bf00      	nop
 8009b04:	0800b490 	.word	0x0800b490
 8009b08:	0800b246 	.word	0x0800b246
 8009b0c:	0800b344 	.word	0x0800b344

08009b10 <__lshift>:
 8009b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b14:	460c      	mov	r4, r1
 8009b16:	4607      	mov	r7, r0
 8009b18:	4691      	mov	r9, r2
 8009b1a:	6923      	ldr	r3, [r4, #16]
 8009b1c:	6849      	ldr	r1, [r1, #4]
 8009b1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b22:	68a3      	ldr	r3, [r4, #8]
 8009b24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b28:	f108 0601 	add.w	r6, r8, #1
 8009b2c:	42b3      	cmp	r3, r6
 8009b2e:	db0b      	blt.n	8009b48 <__lshift+0x38>
 8009b30:	4638      	mov	r0, r7
 8009b32:	f7ff fd95 	bl	8009660 <_Balloc>
 8009b36:	4605      	mov	r5, r0
 8009b38:	b948      	cbnz	r0, 8009b4e <__lshift+0x3e>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b40:	4b29      	ldr	r3, [pc, #164]	; (8009be8 <__lshift+0xd8>)
 8009b42:	482a      	ldr	r0, [pc, #168]	; (8009bec <__lshift+0xdc>)
 8009b44:	f000 fcc8 	bl	800a4d8 <__assert_func>
 8009b48:	3101      	adds	r1, #1
 8009b4a:	005b      	lsls	r3, r3, #1
 8009b4c:	e7ee      	b.n	8009b2c <__lshift+0x1c>
 8009b4e:	2300      	movs	r3, #0
 8009b50:	f100 0114 	add.w	r1, r0, #20
 8009b54:	f100 0210 	add.w	r2, r0, #16
 8009b58:	4618      	mov	r0, r3
 8009b5a:	4553      	cmp	r3, sl
 8009b5c:	db37      	blt.n	8009bce <__lshift+0xbe>
 8009b5e:	6920      	ldr	r0, [r4, #16]
 8009b60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b64:	f104 0314 	add.w	r3, r4, #20
 8009b68:	f019 091f 	ands.w	r9, r9, #31
 8009b6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009b74:	d02f      	beq.n	8009bd6 <__lshift+0xc6>
 8009b76:	468a      	mov	sl, r1
 8009b78:	f04f 0c00 	mov.w	ip, #0
 8009b7c:	f1c9 0e20 	rsb	lr, r9, #32
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	fa02 f209 	lsl.w	r2, r2, r9
 8009b86:	ea42 020c 	orr.w	r2, r2, ip
 8009b8a:	f84a 2b04 	str.w	r2, [sl], #4
 8009b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b92:	4298      	cmp	r0, r3
 8009b94:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009b98:	d8f2      	bhi.n	8009b80 <__lshift+0x70>
 8009b9a:	1b03      	subs	r3, r0, r4
 8009b9c:	3b15      	subs	r3, #21
 8009b9e:	f023 0303 	bic.w	r3, r3, #3
 8009ba2:	3304      	adds	r3, #4
 8009ba4:	f104 0215 	add.w	r2, r4, #21
 8009ba8:	4290      	cmp	r0, r2
 8009baa:	bf38      	it	cc
 8009bac:	2304      	movcc	r3, #4
 8009bae:	f841 c003 	str.w	ip, [r1, r3]
 8009bb2:	f1bc 0f00 	cmp.w	ip, #0
 8009bb6:	d001      	beq.n	8009bbc <__lshift+0xac>
 8009bb8:	f108 0602 	add.w	r6, r8, #2
 8009bbc:	3e01      	subs	r6, #1
 8009bbe:	4638      	mov	r0, r7
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	612e      	str	r6, [r5, #16]
 8009bc4:	f7ff fd8c 	bl	80096e0 <_Bfree>
 8009bc8:	4628      	mov	r0, r5
 8009bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bce:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	e7c1      	b.n	8009b5a <__lshift+0x4a>
 8009bd6:	3904      	subs	r1, #4
 8009bd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bdc:	4298      	cmp	r0, r3
 8009bde:	f841 2f04 	str.w	r2, [r1, #4]!
 8009be2:	d8f9      	bhi.n	8009bd8 <__lshift+0xc8>
 8009be4:	e7ea      	b.n	8009bbc <__lshift+0xac>
 8009be6:	bf00      	nop
 8009be8:	0800b2b8 	.word	0x0800b2b8
 8009bec:	0800b344 	.word	0x0800b344

08009bf0 <__mcmp>:
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	690a      	ldr	r2, [r1, #16]
 8009bf4:	6900      	ldr	r0, [r0, #16]
 8009bf6:	b530      	push	{r4, r5, lr}
 8009bf8:	1a80      	subs	r0, r0, r2
 8009bfa:	d10d      	bne.n	8009c18 <__mcmp+0x28>
 8009bfc:	3314      	adds	r3, #20
 8009bfe:	3114      	adds	r1, #20
 8009c00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c10:	4295      	cmp	r5, r2
 8009c12:	d002      	beq.n	8009c1a <__mcmp+0x2a>
 8009c14:	d304      	bcc.n	8009c20 <__mcmp+0x30>
 8009c16:	2001      	movs	r0, #1
 8009c18:	bd30      	pop	{r4, r5, pc}
 8009c1a:	42a3      	cmp	r3, r4
 8009c1c:	d3f4      	bcc.n	8009c08 <__mcmp+0x18>
 8009c1e:	e7fb      	b.n	8009c18 <__mcmp+0x28>
 8009c20:	f04f 30ff 	mov.w	r0, #4294967295
 8009c24:	e7f8      	b.n	8009c18 <__mcmp+0x28>
	...

08009c28 <__mdiff>:
 8009c28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2c:	460d      	mov	r5, r1
 8009c2e:	4607      	mov	r7, r0
 8009c30:	4611      	mov	r1, r2
 8009c32:	4628      	mov	r0, r5
 8009c34:	4614      	mov	r4, r2
 8009c36:	f7ff ffdb 	bl	8009bf0 <__mcmp>
 8009c3a:	1e06      	subs	r6, r0, #0
 8009c3c:	d111      	bne.n	8009c62 <__mdiff+0x3a>
 8009c3e:	4631      	mov	r1, r6
 8009c40:	4638      	mov	r0, r7
 8009c42:	f7ff fd0d 	bl	8009660 <_Balloc>
 8009c46:	4602      	mov	r2, r0
 8009c48:	b928      	cbnz	r0, 8009c56 <__mdiff+0x2e>
 8009c4a:	f240 2132 	movw	r1, #562	; 0x232
 8009c4e:	4b3a      	ldr	r3, [pc, #232]	; (8009d38 <__mdiff+0x110>)
 8009c50:	483a      	ldr	r0, [pc, #232]	; (8009d3c <__mdiff+0x114>)
 8009c52:	f000 fc41 	bl	800a4d8 <__assert_func>
 8009c56:	2301      	movs	r3, #1
 8009c58:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009c5c:	4610      	mov	r0, r2
 8009c5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c62:	bfa4      	itt	ge
 8009c64:	4623      	movge	r3, r4
 8009c66:	462c      	movge	r4, r5
 8009c68:	4638      	mov	r0, r7
 8009c6a:	6861      	ldr	r1, [r4, #4]
 8009c6c:	bfa6      	itte	ge
 8009c6e:	461d      	movge	r5, r3
 8009c70:	2600      	movge	r6, #0
 8009c72:	2601      	movlt	r6, #1
 8009c74:	f7ff fcf4 	bl	8009660 <_Balloc>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	b918      	cbnz	r0, 8009c84 <__mdiff+0x5c>
 8009c7c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009c80:	4b2d      	ldr	r3, [pc, #180]	; (8009d38 <__mdiff+0x110>)
 8009c82:	e7e5      	b.n	8009c50 <__mdiff+0x28>
 8009c84:	f102 0814 	add.w	r8, r2, #20
 8009c88:	46c2      	mov	sl, r8
 8009c8a:	f04f 0c00 	mov.w	ip, #0
 8009c8e:	6927      	ldr	r7, [r4, #16]
 8009c90:	60c6      	str	r6, [r0, #12]
 8009c92:	692e      	ldr	r6, [r5, #16]
 8009c94:	f104 0014 	add.w	r0, r4, #20
 8009c98:	f105 0914 	add.w	r9, r5, #20
 8009c9c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009ca0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009ca4:	3410      	adds	r4, #16
 8009ca6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009caa:	f859 3b04 	ldr.w	r3, [r9], #4
 8009cae:	fa1f f18b 	uxth.w	r1, fp
 8009cb2:	448c      	add	ip, r1
 8009cb4:	b299      	uxth	r1, r3
 8009cb6:	0c1b      	lsrs	r3, r3, #16
 8009cb8:	ebac 0101 	sub.w	r1, ip, r1
 8009cbc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009cc0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009cc4:	b289      	uxth	r1, r1
 8009cc6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009cca:	454e      	cmp	r6, r9
 8009ccc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009cd0:	f84a 3b04 	str.w	r3, [sl], #4
 8009cd4:	d8e7      	bhi.n	8009ca6 <__mdiff+0x7e>
 8009cd6:	1b73      	subs	r3, r6, r5
 8009cd8:	3b15      	subs	r3, #21
 8009cda:	f023 0303 	bic.w	r3, r3, #3
 8009cde:	3515      	adds	r5, #21
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	42ae      	cmp	r6, r5
 8009ce4:	bf38      	it	cc
 8009ce6:	2304      	movcc	r3, #4
 8009ce8:	4418      	add	r0, r3
 8009cea:	4443      	add	r3, r8
 8009cec:	461e      	mov	r6, r3
 8009cee:	4605      	mov	r5, r0
 8009cf0:	4575      	cmp	r5, lr
 8009cf2:	d30e      	bcc.n	8009d12 <__mdiff+0xea>
 8009cf4:	f10e 0103 	add.w	r1, lr, #3
 8009cf8:	1a09      	subs	r1, r1, r0
 8009cfa:	f021 0103 	bic.w	r1, r1, #3
 8009cfe:	3803      	subs	r0, #3
 8009d00:	4586      	cmp	lr, r0
 8009d02:	bf38      	it	cc
 8009d04:	2100      	movcc	r1, #0
 8009d06:	4419      	add	r1, r3
 8009d08:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009d0c:	b18b      	cbz	r3, 8009d32 <__mdiff+0x10a>
 8009d0e:	6117      	str	r7, [r2, #16]
 8009d10:	e7a4      	b.n	8009c5c <__mdiff+0x34>
 8009d12:	f855 8b04 	ldr.w	r8, [r5], #4
 8009d16:	fa1f f188 	uxth.w	r1, r8
 8009d1a:	4461      	add	r1, ip
 8009d1c:	140c      	asrs	r4, r1, #16
 8009d1e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d22:	b289      	uxth	r1, r1
 8009d24:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009d28:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009d2c:	f846 1b04 	str.w	r1, [r6], #4
 8009d30:	e7de      	b.n	8009cf0 <__mdiff+0xc8>
 8009d32:	3f01      	subs	r7, #1
 8009d34:	e7e8      	b.n	8009d08 <__mdiff+0xe0>
 8009d36:	bf00      	nop
 8009d38:	0800b2b8 	.word	0x0800b2b8
 8009d3c:	0800b344 	.word	0x0800b344

08009d40 <__ulp>:
 8009d40:	4b11      	ldr	r3, [pc, #68]	; (8009d88 <__ulp+0x48>)
 8009d42:	400b      	ands	r3, r1
 8009d44:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	dd02      	ble.n	8009d52 <__ulp+0x12>
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	4619      	mov	r1, r3
 8009d50:	4770      	bx	lr
 8009d52:	425b      	negs	r3, r3
 8009d54:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009d58:	f04f 0000 	mov.w	r0, #0
 8009d5c:	f04f 0100 	mov.w	r1, #0
 8009d60:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d64:	da04      	bge.n	8009d70 <__ulp+0x30>
 8009d66:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d6a:	fa43 f102 	asr.w	r1, r3, r2
 8009d6e:	4770      	bx	lr
 8009d70:	f1a2 0314 	sub.w	r3, r2, #20
 8009d74:	2b1e      	cmp	r3, #30
 8009d76:	bfd6      	itet	le
 8009d78:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009d7c:	2301      	movgt	r3, #1
 8009d7e:	fa22 f303 	lsrle.w	r3, r2, r3
 8009d82:	4618      	mov	r0, r3
 8009d84:	4770      	bx	lr
 8009d86:	bf00      	nop
 8009d88:	7ff00000 	.word	0x7ff00000

08009d8c <__b2d>:
 8009d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d90:	6907      	ldr	r7, [r0, #16]
 8009d92:	f100 0914 	add.w	r9, r0, #20
 8009d96:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009d9a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009d9e:	f1a7 0804 	sub.w	r8, r7, #4
 8009da2:	4630      	mov	r0, r6
 8009da4:	f7ff fd4e 	bl	8009844 <__hi0bits>
 8009da8:	f1c0 0320 	rsb	r3, r0, #32
 8009dac:	280a      	cmp	r0, #10
 8009dae:	600b      	str	r3, [r1, #0]
 8009db0:	491f      	ldr	r1, [pc, #124]	; (8009e30 <__b2d+0xa4>)
 8009db2:	dc17      	bgt.n	8009de4 <__b2d+0x58>
 8009db4:	45c1      	cmp	r9, r8
 8009db6:	bf28      	it	cs
 8009db8:	2200      	movcs	r2, #0
 8009dba:	f1c0 0c0b 	rsb	ip, r0, #11
 8009dbe:	fa26 f30c 	lsr.w	r3, r6, ip
 8009dc2:	bf38      	it	cc
 8009dc4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009dc8:	ea43 0501 	orr.w	r5, r3, r1
 8009dcc:	f100 0315 	add.w	r3, r0, #21
 8009dd0:	fa06 f303 	lsl.w	r3, r6, r3
 8009dd4:	fa22 f20c 	lsr.w	r2, r2, ip
 8009dd8:	ea43 0402 	orr.w	r4, r3, r2
 8009ddc:	4620      	mov	r0, r4
 8009dde:	4629      	mov	r1, r5
 8009de0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009de4:	45c1      	cmp	r9, r8
 8009de6:	bf2e      	itee	cs
 8009de8:	2200      	movcs	r2, #0
 8009dea:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009dee:	f1a7 0808 	subcc.w	r8, r7, #8
 8009df2:	f1b0 030b 	subs.w	r3, r0, #11
 8009df6:	d016      	beq.n	8009e26 <__b2d+0x9a>
 8009df8:	f1c3 0720 	rsb	r7, r3, #32
 8009dfc:	fa22 f107 	lsr.w	r1, r2, r7
 8009e00:	45c8      	cmp	r8, r9
 8009e02:	fa06 f603 	lsl.w	r6, r6, r3
 8009e06:	ea46 0601 	orr.w	r6, r6, r1
 8009e0a:	bf94      	ite	ls
 8009e0c:	2100      	movls	r1, #0
 8009e0e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009e12:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009e16:	fa02 f003 	lsl.w	r0, r2, r3
 8009e1a:	40f9      	lsrs	r1, r7
 8009e1c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009e20:	ea40 0401 	orr.w	r4, r0, r1
 8009e24:	e7da      	b.n	8009ddc <__b2d+0x50>
 8009e26:	4614      	mov	r4, r2
 8009e28:	ea46 0501 	orr.w	r5, r6, r1
 8009e2c:	e7d6      	b.n	8009ddc <__b2d+0x50>
 8009e2e:	bf00      	nop
 8009e30:	3ff00000 	.word	0x3ff00000

08009e34 <__d2b>:
 8009e34:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009e38:	2101      	movs	r1, #1
 8009e3a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009e3e:	4690      	mov	r8, r2
 8009e40:	461d      	mov	r5, r3
 8009e42:	f7ff fc0d 	bl	8009660 <_Balloc>
 8009e46:	4604      	mov	r4, r0
 8009e48:	b930      	cbnz	r0, 8009e58 <__d2b+0x24>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	f240 310a 	movw	r1, #778	; 0x30a
 8009e50:	4b24      	ldr	r3, [pc, #144]	; (8009ee4 <__d2b+0xb0>)
 8009e52:	4825      	ldr	r0, [pc, #148]	; (8009ee8 <__d2b+0xb4>)
 8009e54:	f000 fb40 	bl	800a4d8 <__assert_func>
 8009e58:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009e5c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009e60:	bb2d      	cbnz	r5, 8009eae <__d2b+0x7a>
 8009e62:	9301      	str	r3, [sp, #4]
 8009e64:	f1b8 0300 	subs.w	r3, r8, #0
 8009e68:	d026      	beq.n	8009eb8 <__d2b+0x84>
 8009e6a:	4668      	mov	r0, sp
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	f7ff fd09 	bl	8009884 <__lo0bits>
 8009e72:	9900      	ldr	r1, [sp, #0]
 8009e74:	b1f0      	cbz	r0, 8009eb4 <__d2b+0x80>
 8009e76:	9a01      	ldr	r2, [sp, #4]
 8009e78:	f1c0 0320 	rsb	r3, r0, #32
 8009e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e80:	430b      	orrs	r3, r1
 8009e82:	40c2      	lsrs	r2, r0
 8009e84:	6163      	str	r3, [r4, #20]
 8009e86:	9201      	str	r2, [sp, #4]
 8009e88:	9b01      	ldr	r3, [sp, #4]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	bf14      	ite	ne
 8009e8e:	2102      	movne	r1, #2
 8009e90:	2101      	moveq	r1, #1
 8009e92:	61a3      	str	r3, [r4, #24]
 8009e94:	6121      	str	r1, [r4, #16]
 8009e96:	b1c5      	cbz	r5, 8009eca <__d2b+0x96>
 8009e98:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e9c:	4405      	add	r5, r0
 8009e9e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ea2:	603d      	str	r5, [r7, #0]
 8009ea4:	6030      	str	r0, [r6, #0]
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	b002      	add	sp, #8
 8009eaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009eb2:	e7d6      	b.n	8009e62 <__d2b+0x2e>
 8009eb4:	6161      	str	r1, [r4, #20]
 8009eb6:	e7e7      	b.n	8009e88 <__d2b+0x54>
 8009eb8:	a801      	add	r0, sp, #4
 8009eba:	f7ff fce3 	bl	8009884 <__lo0bits>
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	9b01      	ldr	r3, [sp, #4]
 8009ec2:	6121      	str	r1, [r4, #16]
 8009ec4:	6163      	str	r3, [r4, #20]
 8009ec6:	3020      	adds	r0, #32
 8009ec8:	e7e5      	b.n	8009e96 <__d2b+0x62>
 8009eca:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009ece:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ed2:	6038      	str	r0, [r7, #0]
 8009ed4:	6918      	ldr	r0, [r3, #16]
 8009ed6:	f7ff fcb5 	bl	8009844 <__hi0bits>
 8009eda:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009ede:	6031      	str	r1, [r6, #0]
 8009ee0:	e7e1      	b.n	8009ea6 <__d2b+0x72>
 8009ee2:	bf00      	nop
 8009ee4:	0800b2b8 	.word	0x0800b2b8
 8009ee8:	0800b344 	.word	0x0800b344

08009eec <__ratio>:
 8009eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ef0:	4688      	mov	r8, r1
 8009ef2:	4669      	mov	r1, sp
 8009ef4:	4681      	mov	r9, r0
 8009ef6:	f7ff ff49 	bl	8009d8c <__b2d>
 8009efa:	460f      	mov	r7, r1
 8009efc:	4604      	mov	r4, r0
 8009efe:	460d      	mov	r5, r1
 8009f00:	4640      	mov	r0, r8
 8009f02:	a901      	add	r1, sp, #4
 8009f04:	f7ff ff42 	bl	8009d8c <__b2d>
 8009f08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f0c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f10:	468b      	mov	fp, r1
 8009f12:	eba3 0c02 	sub.w	ip, r3, r2
 8009f16:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f1a:	1a9b      	subs	r3, r3, r2
 8009f1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	bfd5      	itete	le
 8009f24:	460a      	movle	r2, r1
 8009f26:	462a      	movgt	r2, r5
 8009f28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f2c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f30:	bfd8      	it	le
 8009f32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f36:	465b      	mov	r3, fp
 8009f38:	4602      	mov	r2, r0
 8009f3a:	4639      	mov	r1, r7
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	f7f6 fc61 	bl	8000804 <__aeabi_ddiv>
 8009f42:	b003      	add	sp, #12
 8009f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f48 <__copybits>:
 8009f48:	3901      	subs	r1, #1
 8009f4a:	b570      	push	{r4, r5, r6, lr}
 8009f4c:	1149      	asrs	r1, r1, #5
 8009f4e:	6914      	ldr	r4, [r2, #16]
 8009f50:	3101      	adds	r1, #1
 8009f52:	f102 0314 	add.w	r3, r2, #20
 8009f56:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f5a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f5e:	1f05      	subs	r5, r0, #4
 8009f60:	42a3      	cmp	r3, r4
 8009f62:	d30c      	bcc.n	8009f7e <__copybits+0x36>
 8009f64:	1aa3      	subs	r3, r4, r2
 8009f66:	3b11      	subs	r3, #17
 8009f68:	f023 0303 	bic.w	r3, r3, #3
 8009f6c:	3211      	adds	r2, #17
 8009f6e:	42a2      	cmp	r2, r4
 8009f70:	bf88      	it	hi
 8009f72:	2300      	movhi	r3, #0
 8009f74:	4418      	add	r0, r3
 8009f76:	2300      	movs	r3, #0
 8009f78:	4288      	cmp	r0, r1
 8009f7a:	d305      	bcc.n	8009f88 <__copybits+0x40>
 8009f7c:	bd70      	pop	{r4, r5, r6, pc}
 8009f7e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f82:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f86:	e7eb      	b.n	8009f60 <__copybits+0x18>
 8009f88:	f840 3b04 	str.w	r3, [r0], #4
 8009f8c:	e7f4      	b.n	8009f78 <__copybits+0x30>

08009f8e <__any_on>:
 8009f8e:	f100 0214 	add.w	r2, r0, #20
 8009f92:	6900      	ldr	r0, [r0, #16]
 8009f94:	114b      	asrs	r3, r1, #5
 8009f96:	4298      	cmp	r0, r3
 8009f98:	b510      	push	{r4, lr}
 8009f9a:	db11      	blt.n	8009fc0 <__any_on+0x32>
 8009f9c:	dd0a      	ble.n	8009fb4 <__any_on+0x26>
 8009f9e:	f011 011f 	ands.w	r1, r1, #31
 8009fa2:	d007      	beq.n	8009fb4 <__any_on+0x26>
 8009fa4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009fa8:	fa24 f001 	lsr.w	r0, r4, r1
 8009fac:	fa00 f101 	lsl.w	r1, r0, r1
 8009fb0:	428c      	cmp	r4, r1
 8009fb2:	d10b      	bne.n	8009fcc <__any_on+0x3e>
 8009fb4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d803      	bhi.n	8009fc4 <__any_on+0x36>
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	bd10      	pop	{r4, pc}
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	e7f7      	b.n	8009fb4 <__any_on+0x26>
 8009fc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fc8:	2900      	cmp	r1, #0
 8009fca:	d0f5      	beq.n	8009fb8 <__any_on+0x2a>
 8009fcc:	2001      	movs	r0, #1
 8009fce:	e7f6      	b.n	8009fbe <__any_on+0x30>

08009fd0 <_calloc_r>:
 8009fd0:	b570      	push	{r4, r5, r6, lr}
 8009fd2:	fba1 5402 	umull	r5, r4, r1, r2
 8009fd6:	b934      	cbnz	r4, 8009fe6 <_calloc_r+0x16>
 8009fd8:	4629      	mov	r1, r5
 8009fda:	f000 f875 	bl	800a0c8 <_malloc_r>
 8009fde:	4606      	mov	r6, r0
 8009fe0:	b928      	cbnz	r0, 8009fee <_calloc_r+0x1e>
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	bd70      	pop	{r4, r5, r6, pc}
 8009fe6:	220c      	movs	r2, #12
 8009fe8:	2600      	movs	r6, #0
 8009fea:	6002      	str	r2, [r0, #0]
 8009fec:	e7f9      	b.n	8009fe2 <_calloc_r+0x12>
 8009fee:	462a      	mov	r2, r5
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	f7fc fbdf 	bl	80067b4 <memset>
 8009ff6:	e7f4      	b.n	8009fe2 <_calloc_r+0x12>

08009ff8 <_free_r>:
 8009ff8:	b538      	push	{r3, r4, r5, lr}
 8009ffa:	4605      	mov	r5, r0
 8009ffc:	2900      	cmp	r1, #0
 8009ffe:	d040      	beq.n	800a082 <_free_r+0x8a>
 800a000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a004:	1f0c      	subs	r4, r1, #4
 800a006:	2b00      	cmp	r3, #0
 800a008:	bfb8      	it	lt
 800a00a:	18e4      	addlt	r4, r4, r3
 800a00c:	f000 faae 	bl	800a56c <__malloc_lock>
 800a010:	4a1c      	ldr	r2, [pc, #112]	; (800a084 <_free_r+0x8c>)
 800a012:	6813      	ldr	r3, [r2, #0]
 800a014:	b933      	cbnz	r3, 800a024 <_free_r+0x2c>
 800a016:	6063      	str	r3, [r4, #4]
 800a018:	6014      	str	r4, [r2, #0]
 800a01a:	4628      	mov	r0, r5
 800a01c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a020:	f000 baaa 	b.w	800a578 <__malloc_unlock>
 800a024:	42a3      	cmp	r3, r4
 800a026:	d908      	bls.n	800a03a <_free_r+0x42>
 800a028:	6820      	ldr	r0, [r4, #0]
 800a02a:	1821      	adds	r1, r4, r0
 800a02c:	428b      	cmp	r3, r1
 800a02e:	bf01      	itttt	eq
 800a030:	6819      	ldreq	r1, [r3, #0]
 800a032:	685b      	ldreq	r3, [r3, #4]
 800a034:	1809      	addeq	r1, r1, r0
 800a036:	6021      	streq	r1, [r4, #0]
 800a038:	e7ed      	b.n	800a016 <_free_r+0x1e>
 800a03a:	461a      	mov	r2, r3
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	b10b      	cbz	r3, 800a044 <_free_r+0x4c>
 800a040:	42a3      	cmp	r3, r4
 800a042:	d9fa      	bls.n	800a03a <_free_r+0x42>
 800a044:	6811      	ldr	r1, [r2, #0]
 800a046:	1850      	adds	r0, r2, r1
 800a048:	42a0      	cmp	r0, r4
 800a04a:	d10b      	bne.n	800a064 <_free_r+0x6c>
 800a04c:	6820      	ldr	r0, [r4, #0]
 800a04e:	4401      	add	r1, r0
 800a050:	1850      	adds	r0, r2, r1
 800a052:	4283      	cmp	r3, r0
 800a054:	6011      	str	r1, [r2, #0]
 800a056:	d1e0      	bne.n	800a01a <_free_r+0x22>
 800a058:	6818      	ldr	r0, [r3, #0]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	4401      	add	r1, r0
 800a05e:	6011      	str	r1, [r2, #0]
 800a060:	6053      	str	r3, [r2, #4]
 800a062:	e7da      	b.n	800a01a <_free_r+0x22>
 800a064:	d902      	bls.n	800a06c <_free_r+0x74>
 800a066:	230c      	movs	r3, #12
 800a068:	602b      	str	r3, [r5, #0]
 800a06a:	e7d6      	b.n	800a01a <_free_r+0x22>
 800a06c:	6820      	ldr	r0, [r4, #0]
 800a06e:	1821      	adds	r1, r4, r0
 800a070:	428b      	cmp	r3, r1
 800a072:	bf01      	itttt	eq
 800a074:	6819      	ldreq	r1, [r3, #0]
 800a076:	685b      	ldreq	r3, [r3, #4]
 800a078:	1809      	addeq	r1, r1, r0
 800a07a:	6021      	streq	r1, [r4, #0]
 800a07c:	6063      	str	r3, [r4, #4]
 800a07e:	6054      	str	r4, [r2, #4]
 800a080:	e7cb      	b.n	800a01a <_free_r+0x22>
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	200007f0 	.word	0x200007f0

0800a088 <sbrk_aligned>:
 800a088:	b570      	push	{r4, r5, r6, lr}
 800a08a:	4e0e      	ldr	r6, [pc, #56]	; (800a0c4 <sbrk_aligned+0x3c>)
 800a08c:	460c      	mov	r4, r1
 800a08e:	6831      	ldr	r1, [r6, #0]
 800a090:	4605      	mov	r5, r0
 800a092:	b911      	cbnz	r1, 800a09a <sbrk_aligned+0x12>
 800a094:	f000 f9ee 	bl	800a474 <_sbrk_r>
 800a098:	6030      	str	r0, [r6, #0]
 800a09a:	4621      	mov	r1, r4
 800a09c:	4628      	mov	r0, r5
 800a09e:	f000 f9e9 	bl	800a474 <_sbrk_r>
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	d00a      	beq.n	800a0bc <sbrk_aligned+0x34>
 800a0a6:	1cc4      	adds	r4, r0, #3
 800a0a8:	f024 0403 	bic.w	r4, r4, #3
 800a0ac:	42a0      	cmp	r0, r4
 800a0ae:	d007      	beq.n	800a0c0 <sbrk_aligned+0x38>
 800a0b0:	1a21      	subs	r1, r4, r0
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	f000 f9de 	bl	800a474 <_sbrk_r>
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	d101      	bne.n	800a0c0 <sbrk_aligned+0x38>
 800a0bc:	f04f 34ff 	mov.w	r4, #4294967295
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	bd70      	pop	{r4, r5, r6, pc}
 800a0c4:	200007f4 	.word	0x200007f4

0800a0c8 <_malloc_r>:
 800a0c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0cc:	1ccd      	adds	r5, r1, #3
 800a0ce:	f025 0503 	bic.w	r5, r5, #3
 800a0d2:	3508      	adds	r5, #8
 800a0d4:	2d0c      	cmp	r5, #12
 800a0d6:	bf38      	it	cc
 800a0d8:	250c      	movcc	r5, #12
 800a0da:	2d00      	cmp	r5, #0
 800a0dc:	4607      	mov	r7, r0
 800a0de:	db01      	blt.n	800a0e4 <_malloc_r+0x1c>
 800a0e0:	42a9      	cmp	r1, r5
 800a0e2:	d905      	bls.n	800a0f0 <_malloc_r+0x28>
 800a0e4:	230c      	movs	r3, #12
 800a0e6:	2600      	movs	r6, #0
 800a0e8:	603b      	str	r3, [r7, #0]
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0f0:	4e2e      	ldr	r6, [pc, #184]	; (800a1ac <_malloc_r+0xe4>)
 800a0f2:	f000 fa3b 	bl	800a56c <__malloc_lock>
 800a0f6:	6833      	ldr	r3, [r6, #0]
 800a0f8:	461c      	mov	r4, r3
 800a0fa:	bb34      	cbnz	r4, 800a14a <_malloc_r+0x82>
 800a0fc:	4629      	mov	r1, r5
 800a0fe:	4638      	mov	r0, r7
 800a100:	f7ff ffc2 	bl	800a088 <sbrk_aligned>
 800a104:	1c43      	adds	r3, r0, #1
 800a106:	4604      	mov	r4, r0
 800a108:	d14d      	bne.n	800a1a6 <_malloc_r+0xde>
 800a10a:	6834      	ldr	r4, [r6, #0]
 800a10c:	4626      	mov	r6, r4
 800a10e:	2e00      	cmp	r6, #0
 800a110:	d140      	bne.n	800a194 <_malloc_r+0xcc>
 800a112:	6823      	ldr	r3, [r4, #0]
 800a114:	4631      	mov	r1, r6
 800a116:	4638      	mov	r0, r7
 800a118:	eb04 0803 	add.w	r8, r4, r3
 800a11c:	f000 f9aa 	bl	800a474 <_sbrk_r>
 800a120:	4580      	cmp	r8, r0
 800a122:	d13a      	bne.n	800a19a <_malloc_r+0xd2>
 800a124:	6821      	ldr	r1, [r4, #0]
 800a126:	3503      	adds	r5, #3
 800a128:	1a6d      	subs	r5, r5, r1
 800a12a:	f025 0503 	bic.w	r5, r5, #3
 800a12e:	3508      	adds	r5, #8
 800a130:	2d0c      	cmp	r5, #12
 800a132:	bf38      	it	cc
 800a134:	250c      	movcc	r5, #12
 800a136:	4638      	mov	r0, r7
 800a138:	4629      	mov	r1, r5
 800a13a:	f7ff ffa5 	bl	800a088 <sbrk_aligned>
 800a13e:	3001      	adds	r0, #1
 800a140:	d02b      	beq.n	800a19a <_malloc_r+0xd2>
 800a142:	6823      	ldr	r3, [r4, #0]
 800a144:	442b      	add	r3, r5
 800a146:	6023      	str	r3, [r4, #0]
 800a148:	e00e      	b.n	800a168 <_malloc_r+0xa0>
 800a14a:	6822      	ldr	r2, [r4, #0]
 800a14c:	1b52      	subs	r2, r2, r5
 800a14e:	d41e      	bmi.n	800a18e <_malloc_r+0xc6>
 800a150:	2a0b      	cmp	r2, #11
 800a152:	d916      	bls.n	800a182 <_malloc_r+0xba>
 800a154:	1961      	adds	r1, r4, r5
 800a156:	42a3      	cmp	r3, r4
 800a158:	6025      	str	r5, [r4, #0]
 800a15a:	bf18      	it	ne
 800a15c:	6059      	strne	r1, [r3, #4]
 800a15e:	6863      	ldr	r3, [r4, #4]
 800a160:	bf08      	it	eq
 800a162:	6031      	streq	r1, [r6, #0]
 800a164:	5162      	str	r2, [r4, r5]
 800a166:	604b      	str	r3, [r1, #4]
 800a168:	4638      	mov	r0, r7
 800a16a:	f104 060b 	add.w	r6, r4, #11
 800a16e:	f000 fa03 	bl	800a578 <__malloc_unlock>
 800a172:	f026 0607 	bic.w	r6, r6, #7
 800a176:	1d23      	adds	r3, r4, #4
 800a178:	1af2      	subs	r2, r6, r3
 800a17a:	d0b6      	beq.n	800a0ea <_malloc_r+0x22>
 800a17c:	1b9b      	subs	r3, r3, r6
 800a17e:	50a3      	str	r3, [r4, r2]
 800a180:	e7b3      	b.n	800a0ea <_malloc_r+0x22>
 800a182:	6862      	ldr	r2, [r4, #4]
 800a184:	42a3      	cmp	r3, r4
 800a186:	bf0c      	ite	eq
 800a188:	6032      	streq	r2, [r6, #0]
 800a18a:	605a      	strne	r2, [r3, #4]
 800a18c:	e7ec      	b.n	800a168 <_malloc_r+0xa0>
 800a18e:	4623      	mov	r3, r4
 800a190:	6864      	ldr	r4, [r4, #4]
 800a192:	e7b2      	b.n	800a0fa <_malloc_r+0x32>
 800a194:	4634      	mov	r4, r6
 800a196:	6876      	ldr	r6, [r6, #4]
 800a198:	e7b9      	b.n	800a10e <_malloc_r+0x46>
 800a19a:	230c      	movs	r3, #12
 800a19c:	4638      	mov	r0, r7
 800a19e:	603b      	str	r3, [r7, #0]
 800a1a0:	f000 f9ea 	bl	800a578 <__malloc_unlock>
 800a1a4:	e7a1      	b.n	800a0ea <_malloc_r+0x22>
 800a1a6:	6025      	str	r5, [r4, #0]
 800a1a8:	e7de      	b.n	800a168 <_malloc_r+0xa0>
 800a1aa:	bf00      	nop
 800a1ac:	200007f0 	.word	0x200007f0

0800a1b0 <__ssputs_r>:
 800a1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b4:	688e      	ldr	r6, [r1, #8]
 800a1b6:	4682      	mov	sl, r0
 800a1b8:	429e      	cmp	r6, r3
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	4690      	mov	r8, r2
 800a1be:	461f      	mov	r7, r3
 800a1c0:	d838      	bhi.n	800a234 <__ssputs_r+0x84>
 800a1c2:	898a      	ldrh	r2, [r1, #12]
 800a1c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1c8:	d032      	beq.n	800a230 <__ssputs_r+0x80>
 800a1ca:	6825      	ldr	r5, [r4, #0]
 800a1cc:	6909      	ldr	r1, [r1, #16]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	eba5 0901 	sub.w	r9, r5, r1
 800a1d4:	6965      	ldr	r5, [r4, #20]
 800a1d6:	444b      	add	r3, r9
 800a1d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1e0:	106d      	asrs	r5, r5, #1
 800a1e2:	429d      	cmp	r5, r3
 800a1e4:	bf38      	it	cc
 800a1e6:	461d      	movcc	r5, r3
 800a1e8:	0553      	lsls	r3, r2, #21
 800a1ea:	d531      	bpl.n	800a250 <__ssputs_r+0xa0>
 800a1ec:	4629      	mov	r1, r5
 800a1ee:	f7ff ff6b 	bl	800a0c8 <_malloc_r>
 800a1f2:	4606      	mov	r6, r0
 800a1f4:	b950      	cbnz	r0, 800a20c <__ssputs_r+0x5c>
 800a1f6:	230c      	movs	r3, #12
 800a1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1fc:	f8ca 3000 	str.w	r3, [sl]
 800a200:	89a3      	ldrh	r3, [r4, #12]
 800a202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a206:	81a3      	strh	r3, [r4, #12]
 800a208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a20c:	464a      	mov	r2, r9
 800a20e:	6921      	ldr	r1, [r4, #16]
 800a210:	f7fc fac2 	bl	8006798 <memcpy>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a21a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	6126      	str	r6, [r4, #16]
 800a222:	444e      	add	r6, r9
 800a224:	6026      	str	r6, [r4, #0]
 800a226:	463e      	mov	r6, r7
 800a228:	6165      	str	r5, [r4, #20]
 800a22a:	eba5 0509 	sub.w	r5, r5, r9
 800a22e:	60a5      	str	r5, [r4, #8]
 800a230:	42be      	cmp	r6, r7
 800a232:	d900      	bls.n	800a236 <__ssputs_r+0x86>
 800a234:	463e      	mov	r6, r7
 800a236:	4632      	mov	r2, r6
 800a238:	4641      	mov	r1, r8
 800a23a:	6820      	ldr	r0, [r4, #0]
 800a23c:	f000 f97c 	bl	800a538 <memmove>
 800a240:	68a3      	ldr	r3, [r4, #8]
 800a242:	2000      	movs	r0, #0
 800a244:	1b9b      	subs	r3, r3, r6
 800a246:	60a3      	str	r3, [r4, #8]
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	4433      	add	r3, r6
 800a24c:	6023      	str	r3, [r4, #0]
 800a24e:	e7db      	b.n	800a208 <__ssputs_r+0x58>
 800a250:	462a      	mov	r2, r5
 800a252:	f000 f997 	bl	800a584 <_realloc_r>
 800a256:	4606      	mov	r6, r0
 800a258:	2800      	cmp	r0, #0
 800a25a:	d1e1      	bne.n	800a220 <__ssputs_r+0x70>
 800a25c:	4650      	mov	r0, sl
 800a25e:	6921      	ldr	r1, [r4, #16]
 800a260:	f7ff feca 	bl	8009ff8 <_free_r>
 800a264:	e7c7      	b.n	800a1f6 <__ssputs_r+0x46>
	...

0800a268 <_svfiprintf_r>:
 800a268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a26c:	4698      	mov	r8, r3
 800a26e:	898b      	ldrh	r3, [r1, #12]
 800a270:	4607      	mov	r7, r0
 800a272:	061b      	lsls	r3, r3, #24
 800a274:	460d      	mov	r5, r1
 800a276:	4614      	mov	r4, r2
 800a278:	b09d      	sub	sp, #116	; 0x74
 800a27a:	d50e      	bpl.n	800a29a <_svfiprintf_r+0x32>
 800a27c:	690b      	ldr	r3, [r1, #16]
 800a27e:	b963      	cbnz	r3, 800a29a <_svfiprintf_r+0x32>
 800a280:	2140      	movs	r1, #64	; 0x40
 800a282:	f7ff ff21 	bl	800a0c8 <_malloc_r>
 800a286:	6028      	str	r0, [r5, #0]
 800a288:	6128      	str	r0, [r5, #16]
 800a28a:	b920      	cbnz	r0, 800a296 <_svfiprintf_r+0x2e>
 800a28c:	230c      	movs	r3, #12
 800a28e:	603b      	str	r3, [r7, #0]
 800a290:	f04f 30ff 	mov.w	r0, #4294967295
 800a294:	e0d1      	b.n	800a43a <_svfiprintf_r+0x1d2>
 800a296:	2340      	movs	r3, #64	; 0x40
 800a298:	616b      	str	r3, [r5, #20]
 800a29a:	2300      	movs	r3, #0
 800a29c:	9309      	str	r3, [sp, #36]	; 0x24
 800a29e:	2320      	movs	r3, #32
 800a2a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2a4:	2330      	movs	r3, #48	; 0x30
 800a2a6:	f04f 0901 	mov.w	r9, #1
 800a2aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2ae:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a454 <_svfiprintf_r+0x1ec>
 800a2b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2b6:	4623      	mov	r3, r4
 800a2b8:	469a      	mov	sl, r3
 800a2ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2be:	b10a      	cbz	r2, 800a2c4 <_svfiprintf_r+0x5c>
 800a2c0:	2a25      	cmp	r2, #37	; 0x25
 800a2c2:	d1f9      	bne.n	800a2b8 <_svfiprintf_r+0x50>
 800a2c4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2c8:	d00b      	beq.n	800a2e2 <_svfiprintf_r+0x7a>
 800a2ca:	465b      	mov	r3, fp
 800a2cc:	4622      	mov	r2, r4
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	4638      	mov	r0, r7
 800a2d2:	f7ff ff6d 	bl	800a1b0 <__ssputs_r>
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	f000 80aa 	beq.w	800a430 <_svfiprintf_r+0x1c8>
 800a2dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2de:	445a      	add	r2, fp
 800a2e0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	f000 80a2 	beq.w	800a430 <_svfiprintf_r+0x1c8>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a2f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2f6:	f10a 0a01 	add.w	sl, sl, #1
 800a2fa:	9304      	str	r3, [sp, #16]
 800a2fc:	9307      	str	r3, [sp, #28]
 800a2fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a302:	931a      	str	r3, [sp, #104]	; 0x68
 800a304:	4654      	mov	r4, sl
 800a306:	2205      	movs	r2, #5
 800a308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a30c:	4851      	ldr	r0, [pc, #324]	; (800a454 <_svfiprintf_r+0x1ec>)
 800a30e:	f7ff f999 	bl	8009644 <memchr>
 800a312:	9a04      	ldr	r2, [sp, #16]
 800a314:	b9d8      	cbnz	r0, 800a34e <_svfiprintf_r+0xe6>
 800a316:	06d0      	lsls	r0, r2, #27
 800a318:	bf44      	itt	mi
 800a31a:	2320      	movmi	r3, #32
 800a31c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a320:	0711      	lsls	r1, r2, #28
 800a322:	bf44      	itt	mi
 800a324:	232b      	movmi	r3, #43	; 0x2b
 800a326:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a32a:	f89a 3000 	ldrb.w	r3, [sl]
 800a32e:	2b2a      	cmp	r3, #42	; 0x2a
 800a330:	d015      	beq.n	800a35e <_svfiprintf_r+0xf6>
 800a332:	4654      	mov	r4, sl
 800a334:	2000      	movs	r0, #0
 800a336:	f04f 0c0a 	mov.w	ip, #10
 800a33a:	9a07      	ldr	r2, [sp, #28]
 800a33c:	4621      	mov	r1, r4
 800a33e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a342:	3b30      	subs	r3, #48	; 0x30
 800a344:	2b09      	cmp	r3, #9
 800a346:	d94e      	bls.n	800a3e6 <_svfiprintf_r+0x17e>
 800a348:	b1b0      	cbz	r0, 800a378 <_svfiprintf_r+0x110>
 800a34a:	9207      	str	r2, [sp, #28]
 800a34c:	e014      	b.n	800a378 <_svfiprintf_r+0x110>
 800a34e:	eba0 0308 	sub.w	r3, r0, r8
 800a352:	fa09 f303 	lsl.w	r3, r9, r3
 800a356:	4313      	orrs	r3, r2
 800a358:	46a2      	mov	sl, r4
 800a35a:	9304      	str	r3, [sp, #16]
 800a35c:	e7d2      	b.n	800a304 <_svfiprintf_r+0x9c>
 800a35e:	9b03      	ldr	r3, [sp, #12]
 800a360:	1d19      	adds	r1, r3, #4
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	9103      	str	r1, [sp, #12]
 800a366:	2b00      	cmp	r3, #0
 800a368:	bfbb      	ittet	lt
 800a36a:	425b      	neglt	r3, r3
 800a36c:	f042 0202 	orrlt.w	r2, r2, #2
 800a370:	9307      	strge	r3, [sp, #28]
 800a372:	9307      	strlt	r3, [sp, #28]
 800a374:	bfb8      	it	lt
 800a376:	9204      	strlt	r2, [sp, #16]
 800a378:	7823      	ldrb	r3, [r4, #0]
 800a37a:	2b2e      	cmp	r3, #46	; 0x2e
 800a37c:	d10c      	bne.n	800a398 <_svfiprintf_r+0x130>
 800a37e:	7863      	ldrb	r3, [r4, #1]
 800a380:	2b2a      	cmp	r3, #42	; 0x2a
 800a382:	d135      	bne.n	800a3f0 <_svfiprintf_r+0x188>
 800a384:	9b03      	ldr	r3, [sp, #12]
 800a386:	3402      	adds	r4, #2
 800a388:	1d1a      	adds	r2, r3, #4
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	9203      	str	r2, [sp, #12]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	bfb8      	it	lt
 800a392:	f04f 33ff 	movlt.w	r3, #4294967295
 800a396:	9305      	str	r3, [sp, #20]
 800a398:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a458 <_svfiprintf_r+0x1f0>
 800a39c:	2203      	movs	r2, #3
 800a39e:	4650      	mov	r0, sl
 800a3a0:	7821      	ldrb	r1, [r4, #0]
 800a3a2:	f7ff f94f 	bl	8009644 <memchr>
 800a3a6:	b140      	cbz	r0, 800a3ba <_svfiprintf_r+0x152>
 800a3a8:	2340      	movs	r3, #64	; 0x40
 800a3aa:	eba0 000a 	sub.w	r0, r0, sl
 800a3ae:	fa03 f000 	lsl.w	r0, r3, r0
 800a3b2:	9b04      	ldr	r3, [sp, #16]
 800a3b4:	3401      	adds	r4, #1
 800a3b6:	4303      	orrs	r3, r0
 800a3b8:	9304      	str	r3, [sp, #16]
 800a3ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3be:	2206      	movs	r2, #6
 800a3c0:	4826      	ldr	r0, [pc, #152]	; (800a45c <_svfiprintf_r+0x1f4>)
 800a3c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3c6:	f7ff f93d 	bl	8009644 <memchr>
 800a3ca:	2800      	cmp	r0, #0
 800a3cc:	d038      	beq.n	800a440 <_svfiprintf_r+0x1d8>
 800a3ce:	4b24      	ldr	r3, [pc, #144]	; (800a460 <_svfiprintf_r+0x1f8>)
 800a3d0:	bb1b      	cbnz	r3, 800a41a <_svfiprintf_r+0x1b2>
 800a3d2:	9b03      	ldr	r3, [sp, #12]
 800a3d4:	3307      	adds	r3, #7
 800a3d6:	f023 0307 	bic.w	r3, r3, #7
 800a3da:	3308      	adds	r3, #8
 800a3dc:	9303      	str	r3, [sp, #12]
 800a3de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3e0:	4433      	add	r3, r6
 800a3e2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3e4:	e767      	b.n	800a2b6 <_svfiprintf_r+0x4e>
 800a3e6:	460c      	mov	r4, r1
 800a3e8:	2001      	movs	r0, #1
 800a3ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ee:	e7a5      	b.n	800a33c <_svfiprintf_r+0xd4>
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	f04f 0c0a 	mov.w	ip, #10
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	3401      	adds	r4, #1
 800a3fa:	9305      	str	r3, [sp, #20]
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a402:	3a30      	subs	r2, #48	; 0x30
 800a404:	2a09      	cmp	r2, #9
 800a406:	d903      	bls.n	800a410 <_svfiprintf_r+0x1a8>
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d0c5      	beq.n	800a398 <_svfiprintf_r+0x130>
 800a40c:	9105      	str	r1, [sp, #20]
 800a40e:	e7c3      	b.n	800a398 <_svfiprintf_r+0x130>
 800a410:	4604      	mov	r4, r0
 800a412:	2301      	movs	r3, #1
 800a414:	fb0c 2101 	mla	r1, ip, r1, r2
 800a418:	e7f0      	b.n	800a3fc <_svfiprintf_r+0x194>
 800a41a:	ab03      	add	r3, sp, #12
 800a41c:	9300      	str	r3, [sp, #0]
 800a41e:	462a      	mov	r2, r5
 800a420:	4638      	mov	r0, r7
 800a422:	4b10      	ldr	r3, [pc, #64]	; (800a464 <_svfiprintf_r+0x1fc>)
 800a424:	a904      	add	r1, sp, #16
 800a426:	f7fc fa6b 	bl	8006900 <_printf_float>
 800a42a:	1c42      	adds	r2, r0, #1
 800a42c:	4606      	mov	r6, r0
 800a42e:	d1d6      	bne.n	800a3de <_svfiprintf_r+0x176>
 800a430:	89ab      	ldrh	r3, [r5, #12]
 800a432:	065b      	lsls	r3, r3, #25
 800a434:	f53f af2c 	bmi.w	800a290 <_svfiprintf_r+0x28>
 800a438:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a43a:	b01d      	add	sp, #116	; 0x74
 800a43c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a440:	ab03      	add	r3, sp, #12
 800a442:	9300      	str	r3, [sp, #0]
 800a444:	462a      	mov	r2, r5
 800a446:	4638      	mov	r0, r7
 800a448:	4b06      	ldr	r3, [pc, #24]	; (800a464 <_svfiprintf_r+0x1fc>)
 800a44a:	a904      	add	r1, sp, #16
 800a44c:	f7fc fcf4 	bl	8006e38 <_printf_i>
 800a450:	e7eb      	b.n	800a42a <_svfiprintf_r+0x1c2>
 800a452:	bf00      	nop
 800a454:	0800b49c 	.word	0x0800b49c
 800a458:	0800b4a2 	.word	0x0800b4a2
 800a45c:	0800b4a6 	.word	0x0800b4a6
 800a460:	08006901 	.word	0x08006901
 800a464:	0800a1b1 	.word	0x0800a1b1

0800a468 <nan>:
 800a468:	2000      	movs	r0, #0
 800a46a:	4901      	ldr	r1, [pc, #4]	; (800a470 <nan+0x8>)
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	7ff80000 	.word	0x7ff80000

0800a474 <_sbrk_r>:
 800a474:	b538      	push	{r3, r4, r5, lr}
 800a476:	2300      	movs	r3, #0
 800a478:	4d05      	ldr	r5, [pc, #20]	; (800a490 <_sbrk_r+0x1c>)
 800a47a:	4604      	mov	r4, r0
 800a47c:	4608      	mov	r0, r1
 800a47e:	602b      	str	r3, [r5, #0]
 800a480:	f7f7 fd20 	bl	8001ec4 <_sbrk>
 800a484:	1c43      	adds	r3, r0, #1
 800a486:	d102      	bne.n	800a48e <_sbrk_r+0x1a>
 800a488:	682b      	ldr	r3, [r5, #0]
 800a48a:	b103      	cbz	r3, 800a48e <_sbrk_r+0x1a>
 800a48c:	6023      	str	r3, [r4, #0]
 800a48e:	bd38      	pop	{r3, r4, r5, pc}
 800a490:	200007f8 	.word	0x200007f8

0800a494 <strncmp>:
 800a494:	4603      	mov	r3, r0
 800a496:	b510      	push	{r4, lr}
 800a498:	b172      	cbz	r2, 800a4b8 <strncmp+0x24>
 800a49a:	3901      	subs	r1, #1
 800a49c:	1884      	adds	r4, r0, r2
 800a49e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a4a2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a4a6:	4290      	cmp	r0, r2
 800a4a8:	d101      	bne.n	800a4ae <strncmp+0x1a>
 800a4aa:	42a3      	cmp	r3, r4
 800a4ac:	d101      	bne.n	800a4b2 <strncmp+0x1e>
 800a4ae:	1a80      	subs	r0, r0, r2
 800a4b0:	bd10      	pop	{r4, pc}
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	d1f3      	bne.n	800a49e <strncmp+0xa>
 800a4b6:	e7fa      	b.n	800a4ae <strncmp+0x1a>
 800a4b8:	4610      	mov	r0, r2
 800a4ba:	e7f9      	b.n	800a4b0 <strncmp+0x1c>

0800a4bc <__ascii_wctomb>:
 800a4bc:	4603      	mov	r3, r0
 800a4be:	4608      	mov	r0, r1
 800a4c0:	b141      	cbz	r1, 800a4d4 <__ascii_wctomb+0x18>
 800a4c2:	2aff      	cmp	r2, #255	; 0xff
 800a4c4:	d904      	bls.n	800a4d0 <__ascii_wctomb+0x14>
 800a4c6:	228a      	movs	r2, #138	; 0x8a
 800a4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4cc:	601a      	str	r2, [r3, #0]
 800a4ce:	4770      	bx	lr
 800a4d0:	2001      	movs	r0, #1
 800a4d2:	700a      	strb	r2, [r1, #0]
 800a4d4:	4770      	bx	lr
	...

0800a4d8 <__assert_func>:
 800a4d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4da:	4614      	mov	r4, r2
 800a4dc:	461a      	mov	r2, r3
 800a4de:	4b09      	ldr	r3, [pc, #36]	; (800a504 <__assert_func+0x2c>)
 800a4e0:	4605      	mov	r5, r0
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	68d8      	ldr	r0, [r3, #12]
 800a4e6:	b14c      	cbz	r4, 800a4fc <__assert_func+0x24>
 800a4e8:	4b07      	ldr	r3, [pc, #28]	; (800a508 <__assert_func+0x30>)
 800a4ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4ee:	9100      	str	r1, [sp, #0]
 800a4f0:	462b      	mov	r3, r5
 800a4f2:	4906      	ldr	r1, [pc, #24]	; (800a50c <__assert_func+0x34>)
 800a4f4:	f000 f80e 	bl	800a514 <fiprintf>
 800a4f8:	f000 fa8a 	bl	800aa10 <abort>
 800a4fc:	4b04      	ldr	r3, [pc, #16]	; (800a510 <__assert_func+0x38>)
 800a4fe:	461c      	mov	r4, r3
 800a500:	e7f3      	b.n	800a4ea <__assert_func+0x12>
 800a502:	bf00      	nop
 800a504:	20000034 	.word	0x20000034
 800a508:	0800b4ad 	.word	0x0800b4ad
 800a50c:	0800b4ba 	.word	0x0800b4ba
 800a510:	0800b4e8 	.word	0x0800b4e8

0800a514 <fiprintf>:
 800a514:	b40e      	push	{r1, r2, r3}
 800a516:	b503      	push	{r0, r1, lr}
 800a518:	4601      	mov	r1, r0
 800a51a:	ab03      	add	r3, sp, #12
 800a51c:	4805      	ldr	r0, [pc, #20]	; (800a534 <fiprintf+0x20>)
 800a51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a522:	6800      	ldr	r0, [r0, #0]
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	f000 f883 	bl	800a630 <_vfiprintf_r>
 800a52a:	b002      	add	sp, #8
 800a52c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a530:	b003      	add	sp, #12
 800a532:	4770      	bx	lr
 800a534:	20000034 	.word	0x20000034

0800a538 <memmove>:
 800a538:	4288      	cmp	r0, r1
 800a53a:	b510      	push	{r4, lr}
 800a53c:	eb01 0402 	add.w	r4, r1, r2
 800a540:	d902      	bls.n	800a548 <memmove+0x10>
 800a542:	4284      	cmp	r4, r0
 800a544:	4623      	mov	r3, r4
 800a546:	d807      	bhi.n	800a558 <memmove+0x20>
 800a548:	1e43      	subs	r3, r0, #1
 800a54a:	42a1      	cmp	r1, r4
 800a54c:	d008      	beq.n	800a560 <memmove+0x28>
 800a54e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a552:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a556:	e7f8      	b.n	800a54a <memmove+0x12>
 800a558:	4601      	mov	r1, r0
 800a55a:	4402      	add	r2, r0
 800a55c:	428a      	cmp	r2, r1
 800a55e:	d100      	bne.n	800a562 <memmove+0x2a>
 800a560:	bd10      	pop	{r4, pc}
 800a562:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a566:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a56a:	e7f7      	b.n	800a55c <memmove+0x24>

0800a56c <__malloc_lock>:
 800a56c:	4801      	ldr	r0, [pc, #4]	; (800a574 <__malloc_lock+0x8>)
 800a56e:	f000 bc0b 	b.w	800ad88 <__retarget_lock_acquire_recursive>
 800a572:	bf00      	nop
 800a574:	200007fc 	.word	0x200007fc

0800a578 <__malloc_unlock>:
 800a578:	4801      	ldr	r0, [pc, #4]	; (800a580 <__malloc_unlock+0x8>)
 800a57a:	f000 bc06 	b.w	800ad8a <__retarget_lock_release_recursive>
 800a57e:	bf00      	nop
 800a580:	200007fc 	.word	0x200007fc

0800a584 <_realloc_r>:
 800a584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a588:	4680      	mov	r8, r0
 800a58a:	4614      	mov	r4, r2
 800a58c:	460e      	mov	r6, r1
 800a58e:	b921      	cbnz	r1, 800a59a <_realloc_r+0x16>
 800a590:	4611      	mov	r1, r2
 800a592:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a596:	f7ff bd97 	b.w	800a0c8 <_malloc_r>
 800a59a:	b92a      	cbnz	r2, 800a5a8 <_realloc_r+0x24>
 800a59c:	f7ff fd2c 	bl	8009ff8 <_free_r>
 800a5a0:	4625      	mov	r5, r4
 800a5a2:	4628      	mov	r0, r5
 800a5a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5a8:	f000 fc56 	bl	800ae58 <_malloc_usable_size_r>
 800a5ac:	4284      	cmp	r4, r0
 800a5ae:	4607      	mov	r7, r0
 800a5b0:	d802      	bhi.n	800a5b8 <_realloc_r+0x34>
 800a5b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a5b6:	d812      	bhi.n	800a5de <_realloc_r+0x5a>
 800a5b8:	4621      	mov	r1, r4
 800a5ba:	4640      	mov	r0, r8
 800a5bc:	f7ff fd84 	bl	800a0c8 <_malloc_r>
 800a5c0:	4605      	mov	r5, r0
 800a5c2:	2800      	cmp	r0, #0
 800a5c4:	d0ed      	beq.n	800a5a2 <_realloc_r+0x1e>
 800a5c6:	42bc      	cmp	r4, r7
 800a5c8:	4622      	mov	r2, r4
 800a5ca:	4631      	mov	r1, r6
 800a5cc:	bf28      	it	cs
 800a5ce:	463a      	movcs	r2, r7
 800a5d0:	f7fc f8e2 	bl	8006798 <memcpy>
 800a5d4:	4631      	mov	r1, r6
 800a5d6:	4640      	mov	r0, r8
 800a5d8:	f7ff fd0e 	bl	8009ff8 <_free_r>
 800a5dc:	e7e1      	b.n	800a5a2 <_realloc_r+0x1e>
 800a5de:	4635      	mov	r5, r6
 800a5e0:	e7df      	b.n	800a5a2 <_realloc_r+0x1e>

0800a5e2 <__sfputc_r>:
 800a5e2:	6893      	ldr	r3, [r2, #8]
 800a5e4:	b410      	push	{r4}
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	6093      	str	r3, [r2, #8]
 800a5ec:	da07      	bge.n	800a5fe <__sfputc_r+0x1c>
 800a5ee:	6994      	ldr	r4, [r2, #24]
 800a5f0:	42a3      	cmp	r3, r4
 800a5f2:	db01      	blt.n	800a5f8 <__sfputc_r+0x16>
 800a5f4:	290a      	cmp	r1, #10
 800a5f6:	d102      	bne.n	800a5fe <__sfputc_r+0x1c>
 800a5f8:	bc10      	pop	{r4}
 800a5fa:	f000 b949 	b.w	800a890 <__swbuf_r>
 800a5fe:	6813      	ldr	r3, [r2, #0]
 800a600:	1c58      	adds	r0, r3, #1
 800a602:	6010      	str	r0, [r2, #0]
 800a604:	7019      	strb	r1, [r3, #0]
 800a606:	4608      	mov	r0, r1
 800a608:	bc10      	pop	{r4}
 800a60a:	4770      	bx	lr

0800a60c <__sfputs_r>:
 800a60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a60e:	4606      	mov	r6, r0
 800a610:	460f      	mov	r7, r1
 800a612:	4614      	mov	r4, r2
 800a614:	18d5      	adds	r5, r2, r3
 800a616:	42ac      	cmp	r4, r5
 800a618:	d101      	bne.n	800a61e <__sfputs_r+0x12>
 800a61a:	2000      	movs	r0, #0
 800a61c:	e007      	b.n	800a62e <__sfputs_r+0x22>
 800a61e:	463a      	mov	r2, r7
 800a620:	4630      	mov	r0, r6
 800a622:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a626:	f7ff ffdc 	bl	800a5e2 <__sfputc_r>
 800a62a:	1c43      	adds	r3, r0, #1
 800a62c:	d1f3      	bne.n	800a616 <__sfputs_r+0xa>
 800a62e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a630 <_vfiprintf_r>:
 800a630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a634:	460d      	mov	r5, r1
 800a636:	4614      	mov	r4, r2
 800a638:	4698      	mov	r8, r3
 800a63a:	4606      	mov	r6, r0
 800a63c:	b09d      	sub	sp, #116	; 0x74
 800a63e:	b118      	cbz	r0, 800a648 <_vfiprintf_r+0x18>
 800a640:	6983      	ldr	r3, [r0, #24]
 800a642:	b90b      	cbnz	r3, 800a648 <_vfiprintf_r+0x18>
 800a644:	f000 fb02 	bl	800ac4c <__sinit>
 800a648:	4b89      	ldr	r3, [pc, #548]	; (800a870 <_vfiprintf_r+0x240>)
 800a64a:	429d      	cmp	r5, r3
 800a64c:	d11b      	bne.n	800a686 <_vfiprintf_r+0x56>
 800a64e:	6875      	ldr	r5, [r6, #4]
 800a650:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a652:	07d9      	lsls	r1, r3, #31
 800a654:	d405      	bmi.n	800a662 <_vfiprintf_r+0x32>
 800a656:	89ab      	ldrh	r3, [r5, #12]
 800a658:	059a      	lsls	r2, r3, #22
 800a65a:	d402      	bmi.n	800a662 <_vfiprintf_r+0x32>
 800a65c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a65e:	f000 fb93 	bl	800ad88 <__retarget_lock_acquire_recursive>
 800a662:	89ab      	ldrh	r3, [r5, #12]
 800a664:	071b      	lsls	r3, r3, #28
 800a666:	d501      	bpl.n	800a66c <_vfiprintf_r+0x3c>
 800a668:	692b      	ldr	r3, [r5, #16]
 800a66a:	b9eb      	cbnz	r3, 800a6a8 <_vfiprintf_r+0x78>
 800a66c:	4629      	mov	r1, r5
 800a66e:	4630      	mov	r0, r6
 800a670:	f000 f960 	bl	800a934 <__swsetup_r>
 800a674:	b1c0      	cbz	r0, 800a6a8 <_vfiprintf_r+0x78>
 800a676:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a678:	07dc      	lsls	r4, r3, #31
 800a67a:	d50e      	bpl.n	800a69a <_vfiprintf_r+0x6a>
 800a67c:	f04f 30ff 	mov.w	r0, #4294967295
 800a680:	b01d      	add	sp, #116	; 0x74
 800a682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a686:	4b7b      	ldr	r3, [pc, #492]	; (800a874 <_vfiprintf_r+0x244>)
 800a688:	429d      	cmp	r5, r3
 800a68a:	d101      	bne.n	800a690 <_vfiprintf_r+0x60>
 800a68c:	68b5      	ldr	r5, [r6, #8]
 800a68e:	e7df      	b.n	800a650 <_vfiprintf_r+0x20>
 800a690:	4b79      	ldr	r3, [pc, #484]	; (800a878 <_vfiprintf_r+0x248>)
 800a692:	429d      	cmp	r5, r3
 800a694:	bf08      	it	eq
 800a696:	68f5      	ldreq	r5, [r6, #12]
 800a698:	e7da      	b.n	800a650 <_vfiprintf_r+0x20>
 800a69a:	89ab      	ldrh	r3, [r5, #12]
 800a69c:	0598      	lsls	r0, r3, #22
 800a69e:	d4ed      	bmi.n	800a67c <_vfiprintf_r+0x4c>
 800a6a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6a2:	f000 fb72 	bl	800ad8a <__retarget_lock_release_recursive>
 800a6a6:	e7e9      	b.n	800a67c <_vfiprintf_r+0x4c>
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ac:	2320      	movs	r3, #32
 800a6ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6b2:	2330      	movs	r3, #48	; 0x30
 800a6b4:	f04f 0901 	mov.w	r9, #1
 800a6b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6bc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a87c <_vfiprintf_r+0x24c>
 800a6c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6c4:	4623      	mov	r3, r4
 800a6c6:	469a      	mov	sl, r3
 800a6c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6cc:	b10a      	cbz	r2, 800a6d2 <_vfiprintf_r+0xa2>
 800a6ce:	2a25      	cmp	r2, #37	; 0x25
 800a6d0:	d1f9      	bne.n	800a6c6 <_vfiprintf_r+0x96>
 800a6d2:	ebba 0b04 	subs.w	fp, sl, r4
 800a6d6:	d00b      	beq.n	800a6f0 <_vfiprintf_r+0xc0>
 800a6d8:	465b      	mov	r3, fp
 800a6da:	4622      	mov	r2, r4
 800a6dc:	4629      	mov	r1, r5
 800a6de:	4630      	mov	r0, r6
 800a6e0:	f7ff ff94 	bl	800a60c <__sfputs_r>
 800a6e4:	3001      	adds	r0, #1
 800a6e6:	f000 80aa 	beq.w	800a83e <_vfiprintf_r+0x20e>
 800a6ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6ec:	445a      	add	r2, fp
 800a6ee:	9209      	str	r2, [sp, #36]	; 0x24
 800a6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	f000 80a2 	beq.w	800a83e <_vfiprintf_r+0x20e>
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800a700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a704:	f10a 0a01 	add.w	sl, sl, #1
 800a708:	9304      	str	r3, [sp, #16]
 800a70a:	9307      	str	r3, [sp, #28]
 800a70c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a710:	931a      	str	r3, [sp, #104]	; 0x68
 800a712:	4654      	mov	r4, sl
 800a714:	2205      	movs	r2, #5
 800a716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a71a:	4858      	ldr	r0, [pc, #352]	; (800a87c <_vfiprintf_r+0x24c>)
 800a71c:	f7fe ff92 	bl	8009644 <memchr>
 800a720:	9a04      	ldr	r2, [sp, #16]
 800a722:	b9d8      	cbnz	r0, 800a75c <_vfiprintf_r+0x12c>
 800a724:	06d1      	lsls	r1, r2, #27
 800a726:	bf44      	itt	mi
 800a728:	2320      	movmi	r3, #32
 800a72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a72e:	0713      	lsls	r3, r2, #28
 800a730:	bf44      	itt	mi
 800a732:	232b      	movmi	r3, #43	; 0x2b
 800a734:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a738:	f89a 3000 	ldrb.w	r3, [sl]
 800a73c:	2b2a      	cmp	r3, #42	; 0x2a
 800a73e:	d015      	beq.n	800a76c <_vfiprintf_r+0x13c>
 800a740:	4654      	mov	r4, sl
 800a742:	2000      	movs	r0, #0
 800a744:	f04f 0c0a 	mov.w	ip, #10
 800a748:	9a07      	ldr	r2, [sp, #28]
 800a74a:	4621      	mov	r1, r4
 800a74c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a750:	3b30      	subs	r3, #48	; 0x30
 800a752:	2b09      	cmp	r3, #9
 800a754:	d94e      	bls.n	800a7f4 <_vfiprintf_r+0x1c4>
 800a756:	b1b0      	cbz	r0, 800a786 <_vfiprintf_r+0x156>
 800a758:	9207      	str	r2, [sp, #28]
 800a75a:	e014      	b.n	800a786 <_vfiprintf_r+0x156>
 800a75c:	eba0 0308 	sub.w	r3, r0, r8
 800a760:	fa09 f303 	lsl.w	r3, r9, r3
 800a764:	4313      	orrs	r3, r2
 800a766:	46a2      	mov	sl, r4
 800a768:	9304      	str	r3, [sp, #16]
 800a76a:	e7d2      	b.n	800a712 <_vfiprintf_r+0xe2>
 800a76c:	9b03      	ldr	r3, [sp, #12]
 800a76e:	1d19      	adds	r1, r3, #4
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	9103      	str	r1, [sp, #12]
 800a774:	2b00      	cmp	r3, #0
 800a776:	bfbb      	ittet	lt
 800a778:	425b      	neglt	r3, r3
 800a77a:	f042 0202 	orrlt.w	r2, r2, #2
 800a77e:	9307      	strge	r3, [sp, #28]
 800a780:	9307      	strlt	r3, [sp, #28]
 800a782:	bfb8      	it	lt
 800a784:	9204      	strlt	r2, [sp, #16]
 800a786:	7823      	ldrb	r3, [r4, #0]
 800a788:	2b2e      	cmp	r3, #46	; 0x2e
 800a78a:	d10c      	bne.n	800a7a6 <_vfiprintf_r+0x176>
 800a78c:	7863      	ldrb	r3, [r4, #1]
 800a78e:	2b2a      	cmp	r3, #42	; 0x2a
 800a790:	d135      	bne.n	800a7fe <_vfiprintf_r+0x1ce>
 800a792:	9b03      	ldr	r3, [sp, #12]
 800a794:	3402      	adds	r4, #2
 800a796:	1d1a      	adds	r2, r3, #4
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	9203      	str	r2, [sp, #12]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	bfb8      	it	lt
 800a7a0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7a4:	9305      	str	r3, [sp, #20]
 800a7a6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a880 <_vfiprintf_r+0x250>
 800a7aa:	2203      	movs	r2, #3
 800a7ac:	4650      	mov	r0, sl
 800a7ae:	7821      	ldrb	r1, [r4, #0]
 800a7b0:	f7fe ff48 	bl	8009644 <memchr>
 800a7b4:	b140      	cbz	r0, 800a7c8 <_vfiprintf_r+0x198>
 800a7b6:	2340      	movs	r3, #64	; 0x40
 800a7b8:	eba0 000a 	sub.w	r0, r0, sl
 800a7bc:	fa03 f000 	lsl.w	r0, r3, r0
 800a7c0:	9b04      	ldr	r3, [sp, #16]
 800a7c2:	3401      	adds	r4, #1
 800a7c4:	4303      	orrs	r3, r0
 800a7c6:	9304      	str	r3, [sp, #16]
 800a7c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7cc:	2206      	movs	r2, #6
 800a7ce:	482d      	ldr	r0, [pc, #180]	; (800a884 <_vfiprintf_r+0x254>)
 800a7d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7d4:	f7fe ff36 	bl	8009644 <memchr>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d03f      	beq.n	800a85c <_vfiprintf_r+0x22c>
 800a7dc:	4b2a      	ldr	r3, [pc, #168]	; (800a888 <_vfiprintf_r+0x258>)
 800a7de:	bb1b      	cbnz	r3, 800a828 <_vfiprintf_r+0x1f8>
 800a7e0:	9b03      	ldr	r3, [sp, #12]
 800a7e2:	3307      	adds	r3, #7
 800a7e4:	f023 0307 	bic.w	r3, r3, #7
 800a7e8:	3308      	adds	r3, #8
 800a7ea:	9303      	str	r3, [sp, #12]
 800a7ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ee:	443b      	add	r3, r7
 800a7f0:	9309      	str	r3, [sp, #36]	; 0x24
 800a7f2:	e767      	b.n	800a6c4 <_vfiprintf_r+0x94>
 800a7f4:	460c      	mov	r4, r1
 800a7f6:	2001      	movs	r0, #1
 800a7f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7fc:	e7a5      	b.n	800a74a <_vfiprintf_r+0x11a>
 800a7fe:	2300      	movs	r3, #0
 800a800:	f04f 0c0a 	mov.w	ip, #10
 800a804:	4619      	mov	r1, r3
 800a806:	3401      	adds	r4, #1
 800a808:	9305      	str	r3, [sp, #20]
 800a80a:	4620      	mov	r0, r4
 800a80c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a810:	3a30      	subs	r2, #48	; 0x30
 800a812:	2a09      	cmp	r2, #9
 800a814:	d903      	bls.n	800a81e <_vfiprintf_r+0x1ee>
 800a816:	2b00      	cmp	r3, #0
 800a818:	d0c5      	beq.n	800a7a6 <_vfiprintf_r+0x176>
 800a81a:	9105      	str	r1, [sp, #20]
 800a81c:	e7c3      	b.n	800a7a6 <_vfiprintf_r+0x176>
 800a81e:	4604      	mov	r4, r0
 800a820:	2301      	movs	r3, #1
 800a822:	fb0c 2101 	mla	r1, ip, r1, r2
 800a826:	e7f0      	b.n	800a80a <_vfiprintf_r+0x1da>
 800a828:	ab03      	add	r3, sp, #12
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	462a      	mov	r2, r5
 800a82e:	4630      	mov	r0, r6
 800a830:	4b16      	ldr	r3, [pc, #88]	; (800a88c <_vfiprintf_r+0x25c>)
 800a832:	a904      	add	r1, sp, #16
 800a834:	f7fc f864 	bl	8006900 <_printf_float>
 800a838:	4607      	mov	r7, r0
 800a83a:	1c78      	adds	r0, r7, #1
 800a83c:	d1d6      	bne.n	800a7ec <_vfiprintf_r+0x1bc>
 800a83e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a840:	07d9      	lsls	r1, r3, #31
 800a842:	d405      	bmi.n	800a850 <_vfiprintf_r+0x220>
 800a844:	89ab      	ldrh	r3, [r5, #12]
 800a846:	059a      	lsls	r2, r3, #22
 800a848:	d402      	bmi.n	800a850 <_vfiprintf_r+0x220>
 800a84a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a84c:	f000 fa9d 	bl	800ad8a <__retarget_lock_release_recursive>
 800a850:	89ab      	ldrh	r3, [r5, #12]
 800a852:	065b      	lsls	r3, r3, #25
 800a854:	f53f af12 	bmi.w	800a67c <_vfiprintf_r+0x4c>
 800a858:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a85a:	e711      	b.n	800a680 <_vfiprintf_r+0x50>
 800a85c:	ab03      	add	r3, sp, #12
 800a85e:	9300      	str	r3, [sp, #0]
 800a860:	462a      	mov	r2, r5
 800a862:	4630      	mov	r0, r6
 800a864:	4b09      	ldr	r3, [pc, #36]	; (800a88c <_vfiprintf_r+0x25c>)
 800a866:	a904      	add	r1, sp, #16
 800a868:	f7fc fae6 	bl	8006e38 <_printf_i>
 800a86c:	e7e4      	b.n	800a838 <_vfiprintf_r+0x208>
 800a86e:	bf00      	nop
 800a870:	0800b50c 	.word	0x0800b50c
 800a874:	0800b52c 	.word	0x0800b52c
 800a878:	0800b4ec 	.word	0x0800b4ec
 800a87c:	0800b49c 	.word	0x0800b49c
 800a880:	0800b4a2 	.word	0x0800b4a2
 800a884:	0800b4a6 	.word	0x0800b4a6
 800a888:	08006901 	.word	0x08006901
 800a88c:	0800a60d 	.word	0x0800a60d

0800a890 <__swbuf_r>:
 800a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a892:	460e      	mov	r6, r1
 800a894:	4614      	mov	r4, r2
 800a896:	4605      	mov	r5, r0
 800a898:	b118      	cbz	r0, 800a8a2 <__swbuf_r+0x12>
 800a89a:	6983      	ldr	r3, [r0, #24]
 800a89c:	b90b      	cbnz	r3, 800a8a2 <__swbuf_r+0x12>
 800a89e:	f000 f9d5 	bl	800ac4c <__sinit>
 800a8a2:	4b21      	ldr	r3, [pc, #132]	; (800a928 <__swbuf_r+0x98>)
 800a8a4:	429c      	cmp	r4, r3
 800a8a6:	d12b      	bne.n	800a900 <__swbuf_r+0x70>
 800a8a8:	686c      	ldr	r4, [r5, #4]
 800a8aa:	69a3      	ldr	r3, [r4, #24]
 800a8ac:	60a3      	str	r3, [r4, #8]
 800a8ae:	89a3      	ldrh	r3, [r4, #12]
 800a8b0:	071a      	lsls	r2, r3, #28
 800a8b2:	d52f      	bpl.n	800a914 <__swbuf_r+0x84>
 800a8b4:	6923      	ldr	r3, [r4, #16]
 800a8b6:	b36b      	cbz	r3, 800a914 <__swbuf_r+0x84>
 800a8b8:	6923      	ldr	r3, [r4, #16]
 800a8ba:	6820      	ldr	r0, [r4, #0]
 800a8bc:	b2f6      	uxtb	r6, r6
 800a8be:	1ac0      	subs	r0, r0, r3
 800a8c0:	6963      	ldr	r3, [r4, #20]
 800a8c2:	4637      	mov	r7, r6
 800a8c4:	4283      	cmp	r3, r0
 800a8c6:	dc04      	bgt.n	800a8d2 <__swbuf_r+0x42>
 800a8c8:	4621      	mov	r1, r4
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	f000 f92a 	bl	800ab24 <_fflush_r>
 800a8d0:	bb30      	cbnz	r0, 800a920 <__swbuf_r+0x90>
 800a8d2:	68a3      	ldr	r3, [r4, #8]
 800a8d4:	3001      	adds	r0, #1
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	60a3      	str	r3, [r4, #8]
 800a8da:	6823      	ldr	r3, [r4, #0]
 800a8dc:	1c5a      	adds	r2, r3, #1
 800a8de:	6022      	str	r2, [r4, #0]
 800a8e0:	701e      	strb	r6, [r3, #0]
 800a8e2:	6963      	ldr	r3, [r4, #20]
 800a8e4:	4283      	cmp	r3, r0
 800a8e6:	d004      	beq.n	800a8f2 <__swbuf_r+0x62>
 800a8e8:	89a3      	ldrh	r3, [r4, #12]
 800a8ea:	07db      	lsls	r3, r3, #31
 800a8ec:	d506      	bpl.n	800a8fc <__swbuf_r+0x6c>
 800a8ee:	2e0a      	cmp	r6, #10
 800a8f0:	d104      	bne.n	800a8fc <__swbuf_r+0x6c>
 800a8f2:	4621      	mov	r1, r4
 800a8f4:	4628      	mov	r0, r5
 800a8f6:	f000 f915 	bl	800ab24 <_fflush_r>
 800a8fa:	b988      	cbnz	r0, 800a920 <__swbuf_r+0x90>
 800a8fc:	4638      	mov	r0, r7
 800a8fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a900:	4b0a      	ldr	r3, [pc, #40]	; (800a92c <__swbuf_r+0x9c>)
 800a902:	429c      	cmp	r4, r3
 800a904:	d101      	bne.n	800a90a <__swbuf_r+0x7a>
 800a906:	68ac      	ldr	r4, [r5, #8]
 800a908:	e7cf      	b.n	800a8aa <__swbuf_r+0x1a>
 800a90a:	4b09      	ldr	r3, [pc, #36]	; (800a930 <__swbuf_r+0xa0>)
 800a90c:	429c      	cmp	r4, r3
 800a90e:	bf08      	it	eq
 800a910:	68ec      	ldreq	r4, [r5, #12]
 800a912:	e7ca      	b.n	800a8aa <__swbuf_r+0x1a>
 800a914:	4621      	mov	r1, r4
 800a916:	4628      	mov	r0, r5
 800a918:	f000 f80c 	bl	800a934 <__swsetup_r>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	d0cb      	beq.n	800a8b8 <__swbuf_r+0x28>
 800a920:	f04f 37ff 	mov.w	r7, #4294967295
 800a924:	e7ea      	b.n	800a8fc <__swbuf_r+0x6c>
 800a926:	bf00      	nop
 800a928:	0800b50c 	.word	0x0800b50c
 800a92c:	0800b52c 	.word	0x0800b52c
 800a930:	0800b4ec 	.word	0x0800b4ec

0800a934 <__swsetup_r>:
 800a934:	4b32      	ldr	r3, [pc, #200]	; (800aa00 <__swsetup_r+0xcc>)
 800a936:	b570      	push	{r4, r5, r6, lr}
 800a938:	681d      	ldr	r5, [r3, #0]
 800a93a:	4606      	mov	r6, r0
 800a93c:	460c      	mov	r4, r1
 800a93e:	b125      	cbz	r5, 800a94a <__swsetup_r+0x16>
 800a940:	69ab      	ldr	r3, [r5, #24]
 800a942:	b913      	cbnz	r3, 800a94a <__swsetup_r+0x16>
 800a944:	4628      	mov	r0, r5
 800a946:	f000 f981 	bl	800ac4c <__sinit>
 800a94a:	4b2e      	ldr	r3, [pc, #184]	; (800aa04 <__swsetup_r+0xd0>)
 800a94c:	429c      	cmp	r4, r3
 800a94e:	d10f      	bne.n	800a970 <__swsetup_r+0x3c>
 800a950:	686c      	ldr	r4, [r5, #4]
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a958:	0719      	lsls	r1, r3, #28
 800a95a:	d42c      	bmi.n	800a9b6 <__swsetup_r+0x82>
 800a95c:	06dd      	lsls	r5, r3, #27
 800a95e:	d411      	bmi.n	800a984 <__swsetup_r+0x50>
 800a960:	2309      	movs	r3, #9
 800a962:	6033      	str	r3, [r6, #0]
 800a964:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a968:	f04f 30ff 	mov.w	r0, #4294967295
 800a96c:	81a3      	strh	r3, [r4, #12]
 800a96e:	e03e      	b.n	800a9ee <__swsetup_r+0xba>
 800a970:	4b25      	ldr	r3, [pc, #148]	; (800aa08 <__swsetup_r+0xd4>)
 800a972:	429c      	cmp	r4, r3
 800a974:	d101      	bne.n	800a97a <__swsetup_r+0x46>
 800a976:	68ac      	ldr	r4, [r5, #8]
 800a978:	e7eb      	b.n	800a952 <__swsetup_r+0x1e>
 800a97a:	4b24      	ldr	r3, [pc, #144]	; (800aa0c <__swsetup_r+0xd8>)
 800a97c:	429c      	cmp	r4, r3
 800a97e:	bf08      	it	eq
 800a980:	68ec      	ldreq	r4, [r5, #12]
 800a982:	e7e6      	b.n	800a952 <__swsetup_r+0x1e>
 800a984:	0758      	lsls	r0, r3, #29
 800a986:	d512      	bpl.n	800a9ae <__swsetup_r+0x7a>
 800a988:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a98a:	b141      	cbz	r1, 800a99e <__swsetup_r+0x6a>
 800a98c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a990:	4299      	cmp	r1, r3
 800a992:	d002      	beq.n	800a99a <__swsetup_r+0x66>
 800a994:	4630      	mov	r0, r6
 800a996:	f7ff fb2f 	bl	8009ff8 <_free_r>
 800a99a:	2300      	movs	r3, #0
 800a99c:	6363      	str	r3, [r4, #52]	; 0x34
 800a99e:	89a3      	ldrh	r3, [r4, #12]
 800a9a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a9a4:	81a3      	strh	r3, [r4, #12]
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	6063      	str	r3, [r4, #4]
 800a9aa:	6923      	ldr	r3, [r4, #16]
 800a9ac:	6023      	str	r3, [r4, #0]
 800a9ae:	89a3      	ldrh	r3, [r4, #12]
 800a9b0:	f043 0308 	orr.w	r3, r3, #8
 800a9b4:	81a3      	strh	r3, [r4, #12]
 800a9b6:	6923      	ldr	r3, [r4, #16]
 800a9b8:	b94b      	cbnz	r3, 800a9ce <__swsetup_r+0x9a>
 800a9ba:	89a3      	ldrh	r3, [r4, #12]
 800a9bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a9c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9c4:	d003      	beq.n	800a9ce <__swsetup_r+0x9a>
 800a9c6:	4621      	mov	r1, r4
 800a9c8:	4630      	mov	r0, r6
 800a9ca:	f000 fa05 	bl	800add8 <__smakebuf_r>
 800a9ce:	89a0      	ldrh	r0, [r4, #12]
 800a9d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9d4:	f010 0301 	ands.w	r3, r0, #1
 800a9d8:	d00a      	beq.n	800a9f0 <__swsetup_r+0xbc>
 800a9da:	2300      	movs	r3, #0
 800a9dc:	60a3      	str	r3, [r4, #8]
 800a9de:	6963      	ldr	r3, [r4, #20]
 800a9e0:	425b      	negs	r3, r3
 800a9e2:	61a3      	str	r3, [r4, #24]
 800a9e4:	6923      	ldr	r3, [r4, #16]
 800a9e6:	b943      	cbnz	r3, 800a9fa <__swsetup_r+0xc6>
 800a9e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a9ec:	d1ba      	bne.n	800a964 <__swsetup_r+0x30>
 800a9ee:	bd70      	pop	{r4, r5, r6, pc}
 800a9f0:	0781      	lsls	r1, r0, #30
 800a9f2:	bf58      	it	pl
 800a9f4:	6963      	ldrpl	r3, [r4, #20]
 800a9f6:	60a3      	str	r3, [r4, #8]
 800a9f8:	e7f4      	b.n	800a9e4 <__swsetup_r+0xb0>
 800a9fa:	2000      	movs	r0, #0
 800a9fc:	e7f7      	b.n	800a9ee <__swsetup_r+0xba>
 800a9fe:	bf00      	nop
 800aa00:	20000034 	.word	0x20000034
 800aa04:	0800b50c 	.word	0x0800b50c
 800aa08:	0800b52c 	.word	0x0800b52c
 800aa0c:	0800b4ec 	.word	0x0800b4ec

0800aa10 <abort>:
 800aa10:	2006      	movs	r0, #6
 800aa12:	b508      	push	{r3, lr}
 800aa14:	f000 fa50 	bl	800aeb8 <raise>
 800aa18:	2001      	movs	r0, #1
 800aa1a:	f7f7 f9e0 	bl	8001dde <_exit>
	...

0800aa20 <__sflush_r>:
 800aa20:	898a      	ldrh	r2, [r1, #12]
 800aa22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa24:	4605      	mov	r5, r0
 800aa26:	0710      	lsls	r0, r2, #28
 800aa28:	460c      	mov	r4, r1
 800aa2a:	d457      	bmi.n	800aadc <__sflush_r+0xbc>
 800aa2c:	684b      	ldr	r3, [r1, #4]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	dc04      	bgt.n	800aa3c <__sflush_r+0x1c>
 800aa32:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	dc01      	bgt.n	800aa3c <__sflush_r+0x1c>
 800aa38:	2000      	movs	r0, #0
 800aa3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa3e:	2e00      	cmp	r6, #0
 800aa40:	d0fa      	beq.n	800aa38 <__sflush_r+0x18>
 800aa42:	2300      	movs	r3, #0
 800aa44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa48:	682f      	ldr	r7, [r5, #0]
 800aa4a:	602b      	str	r3, [r5, #0]
 800aa4c:	d032      	beq.n	800aab4 <__sflush_r+0x94>
 800aa4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa50:	89a3      	ldrh	r3, [r4, #12]
 800aa52:	075a      	lsls	r2, r3, #29
 800aa54:	d505      	bpl.n	800aa62 <__sflush_r+0x42>
 800aa56:	6863      	ldr	r3, [r4, #4]
 800aa58:	1ac0      	subs	r0, r0, r3
 800aa5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa5c:	b10b      	cbz	r3, 800aa62 <__sflush_r+0x42>
 800aa5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa60:	1ac0      	subs	r0, r0, r3
 800aa62:	2300      	movs	r3, #0
 800aa64:	4602      	mov	r2, r0
 800aa66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa68:	4628      	mov	r0, r5
 800aa6a:	6a21      	ldr	r1, [r4, #32]
 800aa6c:	47b0      	blx	r6
 800aa6e:	1c43      	adds	r3, r0, #1
 800aa70:	89a3      	ldrh	r3, [r4, #12]
 800aa72:	d106      	bne.n	800aa82 <__sflush_r+0x62>
 800aa74:	6829      	ldr	r1, [r5, #0]
 800aa76:	291d      	cmp	r1, #29
 800aa78:	d82c      	bhi.n	800aad4 <__sflush_r+0xb4>
 800aa7a:	4a29      	ldr	r2, [pc, #164]	; (800ab20 <__sflush_r+0x100>)
 800aa7c:	40ca      	lsrs	r2, r1
 800aa7e:	07d6      	lsls	r6, r2, #31
 800aa80:	d528      	bpl.n	800aad4 <__sflush_r+0xb4>
 800aa82:	2200      	movs	r2, #0
 800aa84:	6062      	str	r2, [r4, #4]
 800aa86:	6922      	ldr	r2, [r4, #16]
 800aa88:	04d9      	lsls	r1, r3, #19
 800aa8a:	6022      	str	r2, [r4, #0]
 800aa8c:	d504      	bpl.n	800aa98 <__sflush_r+0x78>
 800aa8e:	1c42      	adds	r2, r0, #1
 800aa90:	d101      	bne.n	800aa96 <__sflush_r+0x76>
 800aa92:	682b      	ldr	r3, [r5, #0]
 800aa94:	b903      	cbnz	r3, 800aa98 <__sflush_r+0x78>
 800aa96:	6560      	str	r0, [r4, #84]	; 0x54
 800aa98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa9a:	602f      	str	r7, [r5, #0]
 800aa9c:	2900      	cmp	r1, #0
 800aa9e:	d0cb      	beq.n	800aa38 <__sflush_r+0x18>
 800aaa0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aaa4:	4299      	cmp	r1, r3
 800aaa6:	d002      	beq.n	800aaae <__sflush_r+0x8e>
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	f7ff faa5 	bl	8009ff8 <_free_r>
 800aaae:	2000      	movs	r0, #0
 800aab0:	6360      	str	r0, [r4, #52]	; 0x34
 800aab2:	e7c2      	b.n	800aa3a <__sflush_r+0x1a>
 800aab4:	6a21      	ldr	r1, [r4, #32]
 800aab6:	2301      	movs	r3, #1
 800aab8:	4628      	mov	r0, r5
 800aaba:	47b0      	blx	r6
 800aabc:	1c41      	adds	r1, r0, #1
 800aabe:	d1c7      	bne.n	800aa50 <__sflush_r+0x30>
 800aac0:	682b      	ldr	r3, [r5, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d0c4      	beq.n	800aa50 <__sflush_r+0x30>
 800aac6:	2b1d      	cmp	r3, #29
 800aac8:	d001      	beq.n	800aace <__sflush_r+0xae>
 800aaca:	2b16      	cmp	r3, #22
 800aacc:	d101      	bne.n	800aad2 <__sflush_r+0xb2>
 800aace:	602f      	str	r7, [r5, #0]
 800aad0:	e7b2      	b.n	800aa38 <__sflush_r+0x18>
 800aad2:	89a3      	ldrh	r3, [r4, #12]
 800aad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aad8:	81a3      	strh	r3, [r4, #12]
 800aada:	e7ae      	b.n	800aa3a <__sflush_r+0x1a>
 800aadc:	690f      	ldr	r7, [r1, #16]
 800aade:	2f00      	cmp	r7, #0
 800aae0:	d0aa      	beq.n	800aa38 <__sflush_r+0x18>
 800aae2:	0793      	lsls	r3, r2, #30
 800aae4:	bf18      	it	ne
 800aae6:	2300      	movne	r3, #0
 800aae8:	680e      	ldr	r6, [r1, #0]
 800aaea:	bf08      	it	eq
 800aaec:	694b      	ldreq	r3, [r1, #20]
 800aaee:	1bf6      	subs	r6, r6, r7
 800aaf0:	600f      	str	r7, [r1, #0]
 800aaf2:	608b      	str	r3, [r1, #8]
 800aaf4:	2e00      	cmp	r6, #0
 800aaf6:	dd9f      	ble.n	800aa38 <__sflush_r+0x18>
 800aaf8:	4633      	mov	r3, r6
 800aafa:	463a      	mov	r2, r7
 800aafc:	4628      	mov	r0, r5
 800aafe:	6a21      	ldr	r1, [r4, #32]
 800ab00:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ab04:	47e0      	blx	ip
 800ab06:	2800      	cmp	r0, #0
 800ab08:	dc06      	bgt.n	800ab18 <__sflush_r+0xf8>
 800ab0a:	89a3      	ldrh	r3, [r4, #12]
 800ab0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab14:	81a3      	strh	r3, [r4, #12]
 800ab16:	e790      	b.n	800aa3a <__sflush_r+0x1a>
 800ab18:	4407      	add	r7, r0
 800ab1a:	1a36      	subs	r6, r6, r0
 800ab1c:	e7ea      	b.n	800aaf4 <__sflush_r+0xd4>
 800ab1e:	bf00      	nop
 800ab20:	20400001 	.word	0x20400001

0800ab24 <_fflush_r>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	690b      	ldr	r3, [r1, #16]
 800ab28:	4605      	mov	r5, r0
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	b913      	cbnz	r3, 800ab34 <_fflush_r+0x10>
 800ab2e:	2500      	movs	r5, #0
 800ab30:	4628      	mov	r0, r5
 800ab32:	bd38      	pop	{r3, r4, r5, pc}
 800ab34:	b118      	cbz	r0, 800ab3e <_fflush_r+0x1a>
 800ab36:	6983      	ldr	r3, [r0, #24]
 800ab38:	b90b      	cbnz	r3, 800ab3e <_fflush_r+0x1a>
 800ab3a:	f000 f887 	bl	800ac4c <__sinit>
 800ab3e:	4b14      	ldr	r3, [pc, #80]	; (800ab90 <_fflush_r+0x6c>)
 800ab40:	429c      	cmp	r4, r3
 800ab42:	d11b      	bne.n	800ab7c <_fflush_r+0x58>
 800ab44:	686c      	ldr	r4, [r5, #4]
 800ab46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d0ef      	beq.n	800ab2e <_fflush_r+0xa>
 800ab4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab50:	07d0      	lsls	r0, r2, #31
 800ab52:	d404      	bmi.n	800ab5e <_fflush_r+0x3a>
 800ab54:	0599      	lsls	r1, r3, #22
 800ab56:	d402      	bmi.n	800ab5e <_fflush_r+0x3a>
 800ab58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab5a:	f000 f915 	bl	800ad88 <__retarget_lock_acquire_recursive>
 800ab5e:	4628      	mov	r0, r5
 800ab60:	4621      	mov	r1, r4
 800ab62:	f7ff ff5d 	bl	800aa20 <__sflush_r>
 800ab66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab68:	4605      	mov	r5, r0
 800ab6a:	07da      	lsls	r2, r3, #31
 800ab6c:	d4e0      	bmi.n	800ab30 <_fflush_r+0xc>
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	059b      	lsls	r3, r3, #22
 800ab72:	d4dd      	bmi.n	800ab30 <_fflush_r+0xc>
 800ab74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab76:	f000 f908 	bl	800ad8a <__retarget_lock_release_recursive>
 800ab7a:	e7d9      	b.n	800ab30 <_fflush_r+0xc>
 800ab7c:	4b05      	ldr	r3, [pc, #20]	; (800ab94 <_fflush_r+0x70>)
 800ab7e:	429c      	cmp	r4, r3
 800ab80:	d101      	bne.n	800ab86 <_fflush_r+0x62>
 800ab82:	68ac      	ldr	r4, [r5, #8]
 800ab84:	e7df      	b.n	800ab46 <_fflush_r+0x22>
 800ab86:	4b04      	ldr	r3, [pc, #16]	; (800ab98 <_fflush_r+0x74>)
 800ab88:	429c      	cmp	r4, r3
 800ab8a:	bf08      	it	eq
 800ab8c:	68ec      	ldreq	r4, [r5, #12]
 800ab8e:	e7da      	b.n	800ab46 <_fflush_r+0x22>
 800ab90:	0800b50c 	.word	0x0800b50c
 800ab94:	0800b52c 	.word	0x0800b52c
 800ab98:	0800b4ec 	.word	0x0800b4ec

0800ab9c <std>:
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	b510      	push	{r4, lr}
 800aba0:	4604      	mov	r4, r0
 800aba2:	e9c0 3300 	strd	r3, r3, [r0]
 800aba6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abaa:	6083      	str	r3, [r0, #8]
 800abac:	8181      	strh	r1, [r0, #12]
 800abae:	6643      	str	r3, [r0, #100]	; 0x64
 800abb0:	81c2      	strh	r2, [r0, #14]
 800abb2:	6183      	str	r3, [r0, #24]
 800abb4:	4619      	mov	r1, r3
 800abb6:	2208      	movs	r2, #8
 800abb8:	305c      	adds	r0, #92	; 0x5c
 800abba:	f7fb fdfb 	bl	80067b4 <memset>
 800abbe:	4b05      	ldr	r3, [pc, #20]	; (800abd4 <std+0x38>)
 800abc0:	6224      	str	r4, [r4, #32]
 800abc2:	6263      	str	r3, [r4, #36]	; 0x24
 800abc4:	4b04      	ldr	r3, [pc, #16]	; (800abd8 <std+0x3c>)
 800abc6:	62a3      	str	r3, [r4, #40]	; 0x28
 800abc8:	4b04      	ldr	r3, [pc, #16]	; (800abdc <std+0x40>)
 800abca:	62e3      	str	r3, [r4, #44]	; 0x2c
 800abcc:	4b04      	ldr	r3, [pc, #16]	; (800abe0 <std+0x44>)
 800abce:	6323      	str	r3, [r4, #48]	; 0x30
 800abd0:	bd10      	pop	{r4, pc}
 800abd2:	bf00      	nop
 800abd4:	0800aef1 	.word	0x0800aef1
 800abd8:	0800af13 	.word	0x0800af13
 800abdc:	0800af4b 	.word	0x0800af4b
 800abe0:	0800af6f 	.word	0x0800af6f

0800abe4 <_cleanup_r>:
 800abe4:	4901      	ldr	r1, [pc, #4]	; (800abec <_cleanup_r+0x8>)
 800abe6:	f000 b8af 	b.w	800ad48 <_fwalk_reent>
 800abea:	bf00      	nop
 800abec:	0800ab25 	.word	0x0800ab25

0800abf0 <__sfmoreglue>:
 800abf0:	2268      	movs	r2, #104	; 0x68
 800abf2:	b570      	push	{r4, r5, r6, lr}
 800abf4:	1e4d      	subs	r5, r1, #1
 800abf6:	4355      	muls	r5, r2
 800abf8:	460e      	mov	r6, r1
 800abfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800abfe:	f7ff fa63 	bl	800a0c8 <_malloc_r>
 800ac02:	4604      	mov	r4, r0
 800ac04:	b140      	cbz	r0, 800ac18 <__sfmoreglue+0x28>
 800ac06:	2100      	movs	r1, #0
 800ac08:	e9c0 1600 	strd	r1, r6, [r0]
 800ac0c:	300c      	adds	r0, #12
 800ac0e:	60a0      	str	r0, [r4, #8]
 800ac10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ac14:	f7fb fdce 	bl	80067b4 <memset>
 800ac18:	4620      	mov	r0, r4
 800ac1a:	bd70      	pop	{r4, r5, r6, pc}

0800ac1c <__sfp_lock_acquire>:
 800ac1c:	4801      	ldr	r0, [pc, #4]	; (800ac24 <__sfp_lock_acquire+0x8>)
 800ac1e:	f000 b8b3 	b.w	800ad88 <__retarget_lock_acquire_recursive>
 800ac22:	bf00      	nop
 800ac24:	200007fd 	.word	0x200007fd

0800ac28 <__sfp_lock_release>:
 800ac28:	4801      	ldr	r0, [pc, #4]	; (800ac30 <__sfp_lock_release+0x8>)
 800ac2a:	f000 b8ae 	b.w	800ad8a <__retarget_lock_release_recursive>
 800ac2e:	bf00      	nop
 800ac30:	200007fd 	.word	0x200007fd

0800ac34 <__sinit_lock_acquire>:
 800ac34:	4801      	ldr	r0, [pc, #4]	; (800ac3c <__sinit_lock_acquire+0x8>)
 800ac36:	f000 b8a7 	b.w	800ad88 <__retarget_lock_acquire_recursive>
 800ac3a:	bf00      	nop
 800ac3c:	200007fe 	.word	0x200007fe

0800ac40 <__sinit_lock_release>:
 800ac40:	4801      	ldr	r0, [pc, #4]	; (800ac48 <__sinit_lock_release+0x8>)
 800ac42:	f000 b8a2 	b.w	800ad8a <__retarget_lock_release_recursive>
 800ac46:	bf00      	nop
 800ac48:	200007fe 	.word	0x200007fe

0800ac4c <__sinit>:
 800ac4c:	b510      	push	{r4, lr}
 800ac4e:	4604      	mov	r4, r0
 800ac50:	f7ff fff0 	bl	800ac34 <__sinit_lock_acquire>
 800ac54:	69a3      	ldr	r3, [r4, #24]
 800ac56:	b11b      	cbz	r3, 800ac60 <__sinit+0x14>
 800ac58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac5c:	f7ff bff0 	b.w	800ac40 <__sinit_lock_release>
 800ac60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ac64:	6523      	str	r3, [r4, #80]	; 0x50
 800ac66:	4b13      	ldr	r3, [pc, #76]	; (800acb4 <__sinit+0x68>)
 800ac68:	4a13      	ldr	r2, [pc, #76]	; (800acb8 <__sinit+0x6c>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ac6e:	42a3      	cmp	r3, r4
 800ac70:	bf08      	it	eq
 800ac72:	2301      	moveq	r3, #1
 800ac74:	4620      	mov	r0, r4
 800ac76:	bf08      	it	eq
 800ac78:	61a3      	streq	r3, [r4, #24]
 800ac7a:	f000 f81f 	bl	800acbc <__sfp>
 800ac7e:	6060      	str	r0, [r4, #4]
 800ac80:	4620      	mov	r0, r4
 800ac82:	f000 f81b 	bl	800acbc <__sfp>
 800ac86:	60a0      	str	r0, [r4, #8]
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f000 f817 	bl	800acbc <__sfp>
 800ac8e:	2200      	movs	r2, #0
 800ac90:	2104      	movs	r1, #4
 800ac92:	60e0      	str	r0, [r4, #12]
 800ac94:	6860      	ldr	r0, [r4, #4]
 800ac96:	f7ff ff81 	bl	800ab9c <std>
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	2109      	movs	r1, #9
 800ac9e:	68a0      	ldr	r0, [r4, #8]
 800aca0:	f7ff ff7c 	bl	800ab9c <std>
 800aca4:	2202      	movs	r2, #2
 800aca6:	2112      	movs	r1, #18
 800aca8:	68e0      	ldr	r0, [r4, #12]
 800acaa:	f7ff ff77 	bl	800ab9c <std>
 800acae:	2301      	movs	r3, #1
 800acb0:	61a3      	str	r3, [r4, #24]
 800acb2:	e7d1      	b.n	800ac58 <__sinit+0xc>
 800acb4:	0800b0a4 	.word	0x0800b0a4
 800acb8:	0800abe5 	.word	0x0800abe5

0800acbc <__sfp>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	4607      	mov	r7, r0
 800acc0:	f7ff ffac 	bl	800ac1c <__sfp_lock_acquire>
 800acc4:	4b1e      	ldr	r3, [pc, #120]	; (800ad40 <__sfp+0x84>)
 800acc6:	681e      	ldr	r6, [r3, #0]
 800acc8:	69b3      	ldr	r3, [r6, #24]
 800acca:	b913      	cbnz	r3, 800acd2 <__sfp+0x16>
 800accc:	4630      	mov	r0, r6
 800acce:	f7ff ffbd 	bl	800ac4c <__sinit>
 800acd2:	3648      	adds	r6, #72	; 0x48
 800acd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800acd8:	3b01      	subs	r3, #1
 800acda:	d503      	bpl.n	800ace4 <__sfp+0x28>
 800acdc:	6833      	ldr	r3, [r6, #0]
 800acde:	b30b      	cbz	r3, 800ad24 <__sfp+0x68>
 800ace0:	6836      	ldr	r6, [r6, #0]
 800ace2:	e7f7      	b.n	800acd4 <__sfp+0x18>
 800ace4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ace8:	b9d5      	cbnz	r5, 800ad20 <__sfp+0x64>
 800acea:	4b16      	ldr	r3, [pc, #88]	; (800ad44 <__sfp+0x88>)
 800acec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800acf0:	60e3      	str	r3, [r4, #12]
 800acf2:	6665      	str	r5, [r4, #100]	; 0x64
 800acf4:	f000 f847 	bl	800ad86 <__retarget_lock_init_recursive>
 800acf8:	f7ff ff96 	bl	800ac28 <__sfp_lock_release>
 800acfc:	2208      	movs	r2, #8
 800acfe:	4629      	mov	r1, r5
 800ad00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ad04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ad08:	6025      	str	r5, [r4, #0]
 800ad0a:	61a5      	str	r5, [r4, #24]
 800ad0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ad10:	f7fb fd50 	bl	80067b4 <memset>
 800ad14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ad18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad20:	3468      	adds	r4, #104	; 0x68
 800ad22:	e7d9      	b.n	800acd8 <__sfp+0x1c>
 800ad24:	2104      	movs	r1, #4
 800ad26:	4638      	mov	r0, r7
 800ad28:	f7ff ff62 	bl	800abf0 <__sfmoreglue>
 800ad2c:	4604      	mov	r4, r0
 800ad2e:	6030      	str	r0, [r6, #0]
 800ad30:	2800      	cmp	r0, #0
 800ad32:	d1d5      	bne.n	800ace0 <__sfp+0x24>
 800ad34:	f7ff ff78 	bl	800ac28 <__sfp_lock_release>
 800ad38:	230c      	movs	r3, #12
 800ad3a:	603b      	str	r3, [r7, #0]
 800ad3c:	e7ee      	b.n	800ad1c <__sfp+0x60>
 800ad3e:	bf00      	nop
 800ad40:	0800b0a4 	.word	0x0800b0a4
 800ad44:	ffff0001 	.word	0xffff0001

0800ad48 <_fwalk_reent>:
 800ad48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad4c:	4606      	mov	r6, r0
 800ad4e:	4688      	mov	r8, r1
 800ad50:	2700      	movs	r7, #0
 800ad52:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ad56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad5a:	f1b9 0901 	subs.w	r9, r9, #1
 800ad5e:	d505      	bpl.n	800ad6c <_fwalk_reent+0x24>
 800ad60:	6824      	ldr	r4, [r4, #0]
 800ad62:	2c00      	cmp	r4, #0
 800ad64:	d1f7      	bne.n	800ad56 <_fwalk_reent+0xe>
 800ad66:	4638      	mov	r0, r7
 800ad68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad6c:	89ab      	ldrh	r3, [r5, #12]
 800ad6e:	2b01      	cmp	r3, #1
 800ad70:	d907      	bls.n	800ad82 <_fwalk_reent+0x3a>
 800ad72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad76:	3301      	adds	r3, #1
 800ad78:	d003      	beq.n	800ad82 <_fwalk_reent+0x3a>
 800ad7a:	4629      	mov	r1, r5
 800ad7c:	4630      	mov	r0, r6
 800ad7e:	47c0      	blx	r8
 800ad80:	4307      	orrs	r7, r0
 800ad82:	3568      	adds	r5, #104	; 0x68
 800ad84:	e7e9      	b.n	800ad5a <_fwalk_reent+0x12>

0800ad86 <__retarget_lock_init_recursive>:
 800ad86:	4770      	bx	lr

0800ad88 <__retarget_lock_acquire_recursive>:
 800ad88:	4770      	bx	lr

0800ad8a <__retarget_lock_release_recursive>:
 800ad8a:	4770      	bx	lr

0800ad8c <__swhatbuf_r>:
 800ad8c:	b570      	push	{r4, r5, r6, lr}
 800ad8e:	460e      	mov	r6, r1
 800ad90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad94:	4614      	mov	r4, r2
 800ad96:	2900      	cmp	r1, #0
 800ad98:	461d      	mov	r5, r3
 800ad9a:	b096      	sub	sp, #88	; 0x58
 800ad9c:	da08      	bge.n	800adb0 <__swhatbuf_r+0x24>
 800ad9e:	2200      	movs	r2, #0
 800ada0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ada4:	602a      	str	r2, [r5, #0]
 800ada6:	061a      	lsls	r2, r3, #24
 800ada8:	d410      	bmi.n	800adcc <__swhatbuf_r+0x40>
 800adaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adae:	e00e      	b.n	800adce <__swhatbuf_r+0x42>
 800adb0:	466a      	mov	r2, sp
 800adb2:	f000 f903 	bl	800afbc <_fstat_r>
 800adb6:	2800      	cmp	r0, #0
 800adb8:	dbf1      	blt.n	800ad9e <__swhatbuf_r+0x12>
 800adba:	9a01      	ldr	r2, [sp, #4]
 800adbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800adc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800adc4:	425a      	negs	r2, r3
 800adc6:	415a      	adcs	r2, r3
 800adc8:	602a      	str	r2, [r5, #0]
 800adca:	e7ee      	b.n	800adaa <__swhatbuf_r+0x1e>
 800adcc:	2340      	movs	r3, #64	; 0x40
 800adce:	2000      	movs	r0, #0
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	b016      	add	sp, #88	; 0x58
 800add4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800add8 <__smakebuf_r>:
 800add8:	898b      	ldrh	r3, [r1, #12]
 800adda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800addc:	079d      	lsls	r5, r3, #30
 800adde:	4606      	mov	r6, r0
 800ade0:	460c      	mov	r4, r1
 800ade2:	d507      	bpl.n	800adf4 <__smakebuf_r+0x1c>
 800ade4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ade8:	6023      	str	r3, [r4, #0]
 800adea:	6123      	str	r3, [r4, #16]
 800adec:	2301      	movs	r3, #1
 800adee:	6163      	str	r3, [r4, #20]
 800adf0:	b002      	add	sp, #8
 800adf2:	bd70      	pop	{r4, r5, r6, pc}
 800adf4:	466a      	mov	r2, sp
 800adf6:	ab01      	add	r3, sp, #4
 800adf8:	f7ff ffc8 	bl	800ad8c <__swhatbuf_r>
 800adfc:	9900      	ldr	r1, [sp, #0]
 800adfe:	4605      	mov	r5, r0
 800ae00:	4630      	mov	r0, r6
 800ae02:	f7ff f961 	bl	800a0c8 <_malloc_r>
 800ae06:	b948      	cbnz	r0, 800ae1c <__smakebuf_r+0x44>
 800ae08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae0c:	059a      	lsls	r2, r3, #22
 800ae0e:	d4ef      	bmi.n	800adf0 <__smakebuf_r+0x18>
 800ae10:	f023 0303 	bic.w	r3, r3, #3
 800ae14:	f043 0302 	orr.w	r3, r3, #2
 800ae18:	81a3      	strh	r3, [r4, #12]
 800ae1a:	e7e3      	b.n	800ade4 <__smakebuf_r+0xc>
 800ae1c:	4b0d      	ldr	r3, [pc, #52]	; (800ae54 <__smakebuf_r+0x7c>)
 800ae1e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae20:	89a3      	ldrh	r3, [r4, #12]
 800ae22:	6020      	str	r0, [r4, #0]
 800ae24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae28:	81a3      	strh	r3, [r4, #12]
 800ae2a:	9b00      	ldr	r3, [sp, #0]
 800ae2c:	6120      	str	r0, [r4, #16]
 800ae2e:	6163      	str	r3, [r4, #20]
 800ae30:	9b01      	ldr	r3, [sp, #4]
 800ae32:	b15b      	cbz	r3, 800ae4c <__smakebuf_r+0x74>
 800ae34:	4630      	mov	r0, r6
 800ae36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae3a:	f000 f8d1 	bl	800afe0 <_isatty_r>
 800ae3e:	b128      	cbz	r0, 800ae4c <__smakebuf_r+0x74>
 800ae40:	89a3      	ldrh	r3, [r4, #12]
 800ae42:	f023 0303 	bic.w	r3, r3, #3
 800ae46:	f043 0301 	orr.w	r3, r3, #1
 800ae4a:	81a3      	strh	r3, [r4, #12]
 800ae4c:	89a0      	ldrh	r0, [r4, #12]
 800ae4e:	4305      	orrs	r5, r0
 800ae50:	81a5      	strh	r5, [r4, #12]
 800ae52:	e7cd      	b.n	800adf0 <__smakebuf_r+0x18>
 800ae54:	0800abe5 	.word	0x0800abe5

0800ae58 <_malloc_usable_size_r>:
 800ae58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae5c:	1f18      	subs	r0, r3, #4
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	bfbc      	itt	lt
 800ae62:	580b      	ldrlt	r3, [r1, r0]
 800ae64:	18c0      	addlt	r0, r0, r3
 800ae66:	4770      	bx	lr

0800ae68 <_raise_r>:
 800ae68:	291f      	cmp	r1, #31
 800ae6a:	b538      	push	{r3, r4, r5, lr}
 800ae6c:	4604      	mov	r4, r0
 800ae6e:	460d      	mov	r5, r1
 800ae70:	d904      	bls.n	800ae7c <_raise_r+0x14>
 800ae72:	2316      	movs	r3, #22
 800ae74:	6003      	str	r3, [r0, #0]
 800ae76:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7a:	bd38      	pop	{r3, r4, r5, pc}
 800ae7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae7e:	b112      	cbz	r2, 800ae86 <_raise_r+0x1e>
 800ae80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae84:	b94b      	cbnz	r3, 800ae9a <_raise_r+0x32>
 800ae86:	4620      	mov	r0, r4
 800ae88:	f000 f830 	bl	800aeec <_getpid_r>
 800ae8c:	462a      	mov	r2, r5
 800ae8e:	4601      	mov	r1, r0
 800ae90:	4620      	mov	r0, r4
 800ae92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae96:	f000 b817 	b.w	800aec8 <_kill_r>
 800ae9a:	2b01      	cmp	r3, #1
 800ae9c:	d00a      	beq.n	800aeb4 <_raise_r+0x4c>
 800ae9e:	1c59      	adds	r1, r3, #1
 800aea0:	d103      	bne.n	800aeaa <_raise_r+0x42>
 800aea2:	2316      	movs	r3, #22
 800aea4:	6003      	str	r3, [r0, #0]
 800aea6:	2001      	movs	r0, #1
 800aea8:	e7e7      	b.n	800ae7a <_raise_r+0x12>
 800aeaa:	2400      	movs	r4, #0
 800aeac:	4628      	mov	r0, r5
 800aeae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aeb2:	4798      	blx	r3
 800aeb4:	2000      	movs	r0, #0
 800aeb6:	e7e0      	b.n	800ae7a <_raise_r+0x12>

0800aeb8 <raise>:
 800aeb8:	4b02      	ldr	r3, [pc, #8]	; (800aec4 <raise+0xc>)
 800aeba:	4601      	mov	r1, r0
 800aebc:	6818      	ldr	r0, [r3, #0]
 800aebe:	f7ff bfd3 	b.w	800ae68 <_raise_r>
 800aec2:	bf00      	nop
 800aec4:	20000034 	.word	0x20000034

0800aec8 <_kill_r>:
 800aec8:	b538      	push	{r3, r4, r5, lr}
 800aeca:	2300      	movs	r3, #0
 800aecc:	4d06      	ldr	r5, [pc, #24]	; (800aee8 <_kill_r+0x20>)
 800aece:	4604      	mov	r4, r0
 800aed0:	4608      	mov	r0, r1
 800aed2:	4611      	mov	r1, r2
 800aed4:	602b      	str	r3, [r5, #0]
 800aed6:	f7f6 ff72 	bl	8001dbe <_kill>
 800aeda:	1c43      	adds	r3, r0, #1
 800aedc:	d102      	bne.n	800aee4 <_kill_r+0x1c>
 800aede:	682b      	ldr	r3, [r5, #0]
 800aee0:	b103      	cbz	r3, 800aee4 <_kill_r+0x1c>
 800aee2:	6023      	str	r3, [r4, #0]
 800aee4:	bd38      	pop	{r3, r4, r5, pc}
 800aee6:	bf00      	nop
 800aee8:	200007f8 	.word	0x200007f8

0800aeec <_getpid_r>:
 800aeec:	f7f6 bf60 	b.w	8001db0 <_getpid>

0800aef0 <__sread>:
 800aef0:	b510      	push	{r4, lr}
 800aef2:	460c      	mov	r4, r1
 800aef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef8:	f000 f894 	bl	800b024 <_read_r>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	bfab      	itete	ge
 800af00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af02:	89a3      	ldrhlt	r3, [r4, #12]
 800af04:	181b      	addge	r3, r3, r0
 800af06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af0a:	bfac      	ite	ge
 800af0c:	6563      	strge	r3, [r4, #84]	; 0x54
 800af0e:	81a3      	strhlt	r3, [r4, #12]
 800af10:	bd10      	pop	{r4, pc}

0800af12 <__swrite>:
 800af12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af16:	461f      	mov	r7, r3
 800af18:	898b      	ldrh	r3, [r1, #12]
 800af1a:	4605      	mov	r5, r0
 800af1c:	05db      	lsls	r3, r3, #23
 800af1e:	460c      	mov	r4, r1
 800af20:	4616      	mov	r6, r2
 800af22:	d505      	bpl.n	800af30 <__swrite+0x1e>
 800af24:	2302      	movs	r3, #2
 800af26:	2200      	movs	r2, #0
 800af28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af2c:	f000 f868 	bl	800b000 <_lseek_r>
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	4632      	mov	r2, r6
 800af34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af38:	81a3      	strh	r3, [r4, #12]
 800af3a:	4628      	mov	r0, r5
 800af3c:	463b      	mov	r3, r7
 800af3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af46:	f000 b817 	b.w	800af78 <_write_r>

0800af4a <__sseek>:
 800af4a:	b510      	push	{r4, lr}
 800af4c:	460c      	mov	r4, r1
 800af4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af52:	f000 f855 	bl	800b000 <_lseek_r>
 800af56:	1c43      	adds	r3, r0, #1
 800af58:	89a3      	ldrh	r3, [r4, #12]
 800af5a:	bf15      	itete	ne
 800af5c:	6560      	strne	r0, [r4, #84]	; 0x54
 800af5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af66:	81a3      	strheq	r3, [r4, #12]
 800af68:	bf18      	it	ne
 800af6a:	81a3      	strhne	r3, [r4, #12]
 800af6c:	bd10      	pop	{r4, pc}

0800af6e <__sclose>:
 800af6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af72:	f000 b813 	b.w	800af9c <_close_r>
	...

0800af78 <_write_r>:
 800af78:	b538      	push	{r3, r4, r5, lr}
 800af7a:	4604      	mov	r4, r0
 800af7c:	4608      	mov	r0, r1
 800af7e:	4611      	mov	r1, r2
 800af80:	2200      	movs	r2, #0
 800af82:	4d05      	ldr	r5, [pc, #20]	; (800af98 <_write_r+0x20>)
 800af84:	602a      	str	r2, [r5, #0]
 800af86:	461a      	mov	r2, r3
 800af88:	f7f6 ff50 	bl	8001e2c <_write>
 800af8c:	1c43      	adds	r3, r0, #1
 800af8e:	d102      	bne.n	800af96 <_write_r+0x1e>
 800af90:	682b      	ldr	r3, [r5, #0]
 800af92:	b103      	cbz	r3, 800af96 <_write_r+0x1e>
 800af94:	6023      	str	r3, [r4, #0]
 800af96:	bd38      	pop	{r3, r4, r5, pc}
 800af98:	200007f8 	.word	0x200007f8

0800af9c <_close_r>:
 800af9c:	b538      	push	{r3, r4, r5, lr}
 800af9e:	2300      	movs	r3, #0
 800afa0:	4d05      	ldr	r5, [pc, #20]	; (800afb8 <_close_r+0x1c>)
 800afa2:	4604      	mov	r4, r0
 800afa4:	4608      	mov	r0, r1
 800afa6:	602b      	str	r3, [r5, #0]
 800afa8:	f7f6 ff5c 	bl	8001e64 <_close>
 800afac:	1c43      	adds	r3, r0, #1
 800afae:	d102      	bne.n	800afb6 <_close_r+0x1a>
 800afb0:	682b      	ldr	r3, [r5, #0]
 800afb2:	b103      	cbz	r3, 800afb6 <_close_r+0x1a>
 800afb4:	6023      	str	r3, [r4, #0]
 800afb6:	bd38      	pop	{r3, r4, r5, pc}
 800afb8:	200007f8 	.word	0x200007f8

0800afbc <_fstat_r>:
 800afbc:	b538      	push	{r3, r4, r5, lr}
 800afbe:	2300      	movs	r3, #0
 800afc0:	4d06      	ldr	r5, [pc, #24]	; (800afdc <_fstat_r+0x20>)
 800afc2:	4604      	mov	r4, r0
 800afc4:	4608      	mov	r0, r1
 800afc6:	4611      	mov	r1, r2
 800afc8:	602b      	str	r3, [r5, #0]
 800afca:	f7f6 ff56 	bl	8001e7a <_fstat>
 800afce:	1c43      	adds	r3, r0, #1
 800afd0:	d102      	bne.n	800afd8 <_fstat_r+0x1c>
 800afd2:	682b      	ldr	r3, [r5, #0]
 800afd4:	b103      	cbz	r3, 800afd8 <_fstat_r+0x1c>
 800afd6:	6023      	str	r3, [r4, #0]
 800afd8:	bd38      	pop	{r3, r4, r5, pc}
 800afda:	bf00      	nop
 800afdc:	200007f8 	.word	0x200007f8

0800afe0 <_isatty_r>:
 800afe0:	b538      	push	{r3, r4, r5, lr}
 800afe2:	2300      	movs	r3, #0
 800afe4:	4d05      	ldr	r5, [pc, #20]	; (800affc <_isatty_r+0x1c>)
 800afe6:	4604      	mov	r4, r0
 800afe8:	4608      	mov	r0, r1
 800afea:	602b      	str	r3, [r5, #0]
 800afec:	f7f6 ff54 	bl	8001e98 <_isatty>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	d102      	bne.n	800affa <_isatty_r+0x1a>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	b103      	cbz	r3, 800affa <_isatty_r+0x1a>
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	bd38      	pop	{r3, r4, r5, pc}
 800affc:	200007f8 	.word	0x200007f8

0800b000 <_lseek_r>:
 800b000:	b538      	push	{r3, r4, r5, lr}
 800b002:	4604      	mov	r4, r0
 800b004:	4608      	mov	r0, r1
 800b006:	4611      	mov	r1, r2
 800b008:	2200      	movs	r2, #0
 800b00a:	4d05      	ldr	r5, [pc, #20]	; (800b020 <_lseek_r+0x20>)
 800b00c:	602a      	str	r2, [r5, #0]
 800b00e:	461a      	mov	r2, r3
 800b010:	f7f6 ff4c 	bl	8001eac <_lseek>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d102      	bne.n	800b01e <_lseek_r+0x1e>
 800b018:	682b      	ldr	r3, [r5, #0]
 800b01a:	b103      	cbz	r3, 800b01e <_lseek_r+0x1e>
 800b01c:	6023      	str	r3, [r4, #0]
 800b01e:	bd38      	pop	{r3, r4, r5, pc}
 800b020:	200007f8 	.word	0x200007f8

0800b024 <_read_r>:
 800b024:	b538      	push	{r3, r4, r5, lr}
 800b026:	4604      	mov	r4, r0
 800b028:	4608      	mov	r0, r1
 800b02a:	4611      	mov	r1, r2
 800b02c:	2200      	movs	r2, #0
 800b02e:	4d05      	ldr	r5, [pc, #20]	; (800b044 <_read_r+0x20>)
 800b030:	602a      	str	r2, [r5, #0]
 800b032:	461a      	mov	r2, r3
 800b034:	f7f6 fedd 	bl	8001df2 <_read>
 800b038:	1c43      	adds	r3, r0, #1
 800b03a:	d102      	bne.n	800b042 <_read_r+0x1e>
 800b03c:	682b      	ldr	r3, [r5, #0]
 800b03e:	b103      	cbz	r3, 800b042 <_read_r+0x1e>
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	bd38      	pop	{r3, r4, r5, pc}
 800b044:	200007f8 	.word	0x200007f8

0800b048 <_init>:
 800b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04a:	bf00      	nop
 800b04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04e:	bc08      	pop	{r3}
 800b050:	469e      	mov	lr, r3
 800b052:	4770      	bx	lr

0800b054 <_fini>:
 800b054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b056:	bf00      	nop
 800b058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b05a:	bc08      	pop	{r3}
 800b05c:	469e      	mov	lr, r3
 800b05e:	4770      	bx	lr
