// Seed: 377412357
module module_0 #(
    parameter id_10 = 32'd85
) (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8
);
  final $clog2(13);
  ;
  wire _id_10;
  wire [{  1  ,  1  ==  -1  } : id_10] id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    output logic id_7
);
  initial id_7 = #1 1'b0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_0,
      id_6,
      id_4,
      id_5,
      id_6,
      id_6
  );
  assign modCall_1.id_8 = 0;
  supply0  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  assign id_26 = id_17 ? -1'd0 - 1 : 1;
  logic id_38;
  ;
endmodule
