/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [37:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire [28:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[7] ? celloutsig_0_0z : in_data[33]);
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_6z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[5] | celloutsig_0_5z[3]);
  assign celloutsig_1_2z = ~(in_data[165] | celloutsig_1_0z[4]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_0z[5]);
  assign celloutsig_1_13z = ~((celloutsig_1_7z | celloutsig_1_5z) & celloutsig_1_11z);
  assign celloutsig_1_14z = ~((celloutsig_1_1z[13] | in_data[112]) & in_data[139]);
  assign celloutsig_0_4z = ~((in_data[40] | in_data[22]) & celloutsig_0_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[3] | celloutsig_1_8z[3]) & celloutsig_1_1z[4]);
  assign celloutsig_1_11z = ~((celloutsig_1_8z[2] | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] | celloutsig_0_2z[0]) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z[4] | celloutsig_1_3z[3]) & (celloutsig_1_5z | celloutsig_1_11z));
  assign celloutsig_1_5z = in_data[170] | ~(celloutsig_1_2z);
  assign celloutsig_0_8z = { in_data[67:65], celloutsig_0_4z } + { celloutsig_0_5z[2:0], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_10z[8:4], celloutsig_0_1z } + celloutsig_0_6z[10:5];
  assign celloutsig_1_3z = { in_data[187:180], celloutsig_1_1z } + in_data[129:105];
  assign celloutsig_0_0z = in_data[5:3] == in_data[56:54];
  assign celloutsig_1_19z = { celloutsig_1_6z[9:3], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_14z } == { celloutsig_1_10z[20:3], celloutsig_1_16z[13:1], 1'h0 };
  assign celloutsig_1_18z = { celloutsig_1_1z[3:2], celloutsig_1_4z } >= celloutsig_1_8z[3:1];
  assign celloutsig_0_7z = { celloutsig_0_5z[3:0], celloutsig_0_4z, celloutsig_0_4z } >= { in_data[20:18], celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[159:152], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[14:11], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_3z[17:15], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[4], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_3z[21:0], celloutsig_1_8z } !== { celloutsig_1_1z[10:8], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[20:11], celloutsig_0_2z } | { in_data[36:25], celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[62:39], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } | { in_data[72:46], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_15z = | celloutsig_0_10z[27:23];
  assign celloutsig_1_17z = { celloutsig_1_3z[5:4], celloutsig_1_12z } ^ { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[14:8] ^ { in_data[59:57], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[189:173] ^ in_data[131:115];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[124:119];
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { in_data[10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z[28:1] = in_data[132:105] ^ { celloutsig_1_3z[15:5], celloutsig_1_1z };
  assign { celloutsig_1_16z[5], celloutsig_1_16z[12], celloutsig_1_16z[13], celloutsig_1_16z[10], celloutsig_1_16z[4], celloutsig_1_16z[9], celloutsig_1_16z[3], celloutsig_1_16z[8], celloutsig_1_16z[2], celloutsig_1_16z[7], celloutsig_1_16z[1], celloutsig_1_16z[6], celloutsig_1_16z[11] } = { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_10z[17], celloutsig_1_8z[3], celloutsig_1_8z[3:2], celloutsig_1_8z[2:1], celloutsig_1_8z[1:0], celloutsig_1_8z[0], celloutsig_1_7z, celloutsig_1_2z } ^ { celloutsig_1_1z[7], celloutsig_1_1z[14], celloutsig_1_1z[15], celloutsig_1_1z[12], celloutsig_1_1z[6], celloutsig_1_1z[11], celloutsig_1_1z[5], celloutsig_1_1z[10], celloutsig_1_1z[4], celloutsig_1_1z[9], celloutsig_1_1z[3], celloutsig_1_1z[8], celloutsig_1_1z[13] };
  assign celloutsig_1_10z[0] = 1'h0;
  assign celloutsig_1_16z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
