# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Pipelining_Imagen_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Work\ Files/Arquitectura\ de\ Computadores\ I/ProyectoGrupalI {D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:34 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI" D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 19:29:34 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Work\ Files/Arquitectura\ de\ Computadores\ I/ProyectoGrupalI {D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:34 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI" D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory_tb.sv 
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 19:29:35 on Jun 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.data_memory_tb
# vsim work.data_memory_tb 
# Start time: 19:32:39 on Jun 21,2020
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'data_memory_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /data_memory_tb/DUT File: D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory.v
# ** Error: (vsim-3033) D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory.v(62): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /data_memory_tb/DUT File: D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/data_memory.v
#         Searched libraries:
#             D:/Work Files/Arquitectura de Computadores I/ProyectoGrupalI/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:32:39 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
