# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_verilog -library xil_defaultlib {
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base_1.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_40ns_38s_77_7.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_mul_10s_18s_28_1.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_myatan2_complex_ap_fixed_s.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V_memcore.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_factor_V_channel.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_nL_channel.v
  F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.v
}
read_xdc F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.xdc
set_property used_in_implementation false [get_files F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.xdc]

synth_design -top cmpy_complex_top -part xc7z020clg484-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef cmpy_complex_top.dcp
catch { report_utilization -file cmpy_complex_top_utilization_synth.rpt -pb cmpy_complex_top_utilization_synth.pb }
