digraph "CFG for '_Z18correct_bracketingNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE' function" {
	label="CFG for '_Z18correct_bracketingNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE' function";

	Node0x55bb8412ca60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i32, align 4\l  %4 = alloca i32, align 4\l  store i32 0, i32* %3, align 4\l  store i32 0, i32* %4, align 4\l  br label %5\l}"];
	Node0x55bb8412ca60 -> Node0x55bb8412d420;
	Node0x55bb8412d420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l5:                                                \l  %6 = load i32, i32* %4, align 4\l  %7 = sext i32 %6 to i64\l  %8 = call i64\l... @_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv(%\"class.std::\l...__cxx11::basic_string\"* nonnull align 8 dereferenceable(32) %0) #3\l  %9 = icmp ult i64 %7, %8\l  br i1 %9, label %10, label %38\l|{<s0>T|<s1>F}}"];
	Node0x55bb8412d420:s0 -> Node0x55bb8412d2b0;
	Node0x55bb8412d420:s1 -> Node0x55bb8412d5c0;
	Node0x55bb8412d2b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i32, i32* %4, align 4\l  %12 = sext i32 %11 to i64\l  %13 = call nonnull align 1 dereferenceable(1) i8*\l... @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm(%\"class.std::__cxx1\l...1::basic_string\"* nonnull align 8 dereferenceable(32) %0, i64 %12)\l  %14 = load i8, i8* %13, align 1\l  %15 = sext i8 %14 to i32\l  %16 = icmp eq i32 %15, 40\l  br i1 %16, label %17, label %20\l|{<s0>T|<s1>F}}"];
	Node0x55bb8412d2b0:s0 -> Node0x55bb8412db50;
	Node0x55bb8412d2b0:s1 -> Node0x55bb8412e030;
	Node0x55bb8412db50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%17:\l17:                                               \l  %18 = load i32, i32* %3, align 4\l  %19 = add nsw i32 %18, 1\l  store i32 %19, i32* %3, align 4\l  br label %20\l}"];
	Node0x55bb8412db50 -> Node0x55bb8412e030;
	Node0x55bb8412e030 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  %21 = load i32, i32* %4, align 4\l  %22 = sext i32 %21 to i64\l  %23 = call nonnull align 1 dereferenceable(1) i8*\l... @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm(%\"class.std::__cxx1\l...1::basic_string\"* nonnull align 8 dereferenceable(32) %0, i64 %22)\l  %24 = load i8, i8* %23, align 1\l  %25 = sext i8 %24 to i32\l  %26 = icmp eq i32 %25, 41\l  br i1 %26, label %27, label %30\l|{<s0>T|<s1>F}}"];
	Node0x55bb8412e030:s0 -> Node0x55bb8412e3c0;
	Node0x55bb8412e030:s1 -> Node0x55bb8412e6c0;
	Node0x55bb8412e3c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%27:\l27:                                               \l  %28 = load i32, i32* %3, align 4\l  %29 = sub nsw i32 %28, 1\l  store i32 %29, i32* %3, align 4\l  br label %30\l}"];
	Node0x55bb8412e3c0 -> Node0x55bb8412e6c0;
	Node0x55bb8412e6c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  %31 = load i32, i32* %3, align 4\l  %32 = icmp slt i32 %31, 0\l  br i1 %32, label %33, label %34\l|{<s0>T|<s1>F}}"];
	Node0x55bb8412e6c0:s0 -> Node0x55bb8412ecd0;
	Node0x55bb8412e6c0:s1 -> Node0x55bb8412ed20;
	Node0x55bb8412ecd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%33:\l33:                                               \l  store i1 false, i1* %2, align 1\l  br label %43\l}"];
	Node0x55bb8412ecd0 -> Node0x55bb8412eee0;
	Node0x55bb8412ed20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%34:\l34:                                               \l  br label %35\l}"];
	Node0x55bb8412ed20 -> Node0x55bb8412efa0;
	Node0x55bb8412efa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%35:\l35:                                               \l  %36 = load i32, i32* %4, align 4\l  %37 = add nsw i32 %36, 1\l  store i32 %37, i32* %4, align 4\l  br label %5, !llvm.loop !4\l}"];
	Node0x55bb8412efa0 -> Node0x55bb8412d420;
	Node0x55bb8412d5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%38:\l38:                                               \l  %39 = load i32, i32* %3, align 4\l  %40 = icmp ne i32 %39, 0\l  br i1 %40, label %41, label %42\l|{<s0>T|<s1>F}}"];
	Node0x55bb8412d5c0:s0 -> Node0x55bb8412fe30;
	Node0x55bb8412d5c0:s1 -> Node0x55bb8412fe80;
	Node0x55bb8412fe30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%41:\l41:                                               \l  store i1 false, i1* %2, align 1\l  br label %43\l}"];
	Node0x55bb8412fe30 -> Node0x55bb8412eee0;
	Node0x55bb8412fe80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%42:\l42:                                               \l  store i1 true, i1* %2, align 1\l  br label %43\l}"];
	Node0x55bb8412fe80 -> Node0x55bb8412eee0;
	Node0x55bb8412eee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%43:\l43:                                               \l  %44 = load i1, i1* %2, align 1\l  ret i1 %44\l}"];
}
