<profile>

<section name = "Vitis HLS Report for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9'" level="0">
<item name = "Date">Wed Sep  4 19:39:19 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">isppipeline.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 1.957 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2073612, 2073612, 6.843 ms, 6.843 ms, 2073612, 2073612, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46">blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1, 2073607, 2073607, 6.843 ms, 6.843 ms, 2073607, 2073607, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 120, 180, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 30, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46">blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1, 0, 1, 120, 180, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_11ns_11ns_22_4_1_U64">mul_mul_11ns_11ns_22_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="imgInput1_data238_read">9, 2, 1, 2</column>
<column name="imgInput2_data239_write">9, 2, 1, 2</column>
<column name="p_Src_cols_blk_n">9, 2, 1, 2</column>
<column name="p_Src_rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="LoopCount_reg_79">22, 0, 22, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blackLevelCorrection&lt;13, 1080, 1920, 1, 16, 15, 1&gt;9, return value</column>
<column name="p_Src_rows_dout">in, 11, ap_fifo, p_Src_rows, pointer</column>
<column name="p_Src_rows_num_data_valid">in, 2, ap_fifo, p_Src_rows, pointer</column>
<column name="p_Src_rows_fifo_cap">in, 2, ap_fifo, p_Src_rows, pointer</column>
<column name="p_Src_rows_empty_n">in, 1, ap_fifo, p_Src_rows, pointer</column>
<column name="p_Src_rows_read">out, 1, ap_fifo, p_Src_rows, pointer</column>
<column name="p_Src_cols_dout">in, 11, ap_fifo, p_Src_cols, pointer</column>
<column name="p_Src_cols_num_data_valid">in, 2, ap_fifo, p_Src_cols, pointer</column>
<column name="p_Src_cols_fifo_cap">in, 2, ap_fifo, p_Src_cols, pointer</column>
<column name="p_Src_cols_empty_n">in, 1, ap_fifo, p_Src_cols, pointer</column>
<column name="p_Src_cols_read">out, 1, ap_fifo, p_Src_cols, pointer</column>
<column name="imgInput1_data238_dout">in, 10, ap_fifo, imgInput1_data238, pointer</column>
<column name="imgInput1_data238_num_data_valid">in, 2, ap_fifo, imgInput1_data238, pointer</column>
<column name="imgInput1_data238_fifo_cap">in, 2, ap_fifo, imgInput1_data238, pointer</column>
<column name="imgInput1_data238_empty_n">in, 1, ap_fifo, imgInput1_data238, pointer</column>
<column name="imgInput1_data238_read">out, 1, ap_fifo, imgInput1_data238, pointer</column>
<column name="imgInput2_data239_din">out, 10, ap_fifo, imgInput2_data239, pointer</column>
<column name="imgInput2_data239_num_data_valid">in, 2, ap_fifo, imgInput2_data239, pointer</column>
<column name="imgInput2_data239_fifo_cap">in, 2, ap_fifo, imgInput2_data239, pointer</column>
<column name="imgInput2_data239_full_n">in, 1, ap_fifo, imgInput2_data239, pointer</column>
<column name="imgInput2_data239_write">out, 1, ap_fifo, imgInput2_data239, pointer</column>
</table>
</item>
</section>
</profile>
