{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464854187083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464854187083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 15:56:24 2016 " "Processing started: Thu Jun 02 15:56:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464854187083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464854187083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_Default -c DE2_70_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_Default -c DE2_70_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464854187083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_digit_ss.v 1 1 " "Found 1 design units, including 1 entities, in source file three_digit_ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_digit_ss " "Found entity 1: three_digit_ss" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.V" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flash_writer.v(141) " "Verilog HDL information at flash_writer.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1464854188797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_writer " "Found entity 1: flash_writer" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188798 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "flash_default_tester.v(199) " "Verilog HDL Module Instantiation warning at flash_default_tester.v(199): ignored dangling comma in List of Port Connections" {  } { { "flash_default_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v" 199 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1464854188800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_default_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_default_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_default_tester " "Found entity 1: flash_default_tester" {  } { { "flash_default_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Flash_Controller.v(112) " "Verilog HDL information at Flash_Controller.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1464854188800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Flash_Controller.v(177) " "Verilog HDL information at Flash_Controller.v(177): always construct contains both blocking and non-blocking assignments" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1464854188800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Controller " "Found entity 1: Flash_Controller" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_flash_word_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_flash_word_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_flash_word_tester " "Found entity 1: DE2_70_flash_word_tester" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Default " "Found entity 1: DE2_70_Default" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854188841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854188841 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_70_Default.v(477) " "Verilog HDL or VHDL warning at DE2_70_Default.v(477): conditional expression evaluates to a constant" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 477 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1464854188841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70_Default " "Elaborating entity \"DE2_70_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464854188952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE2_70_Default.v(621) " "Verilog HDL assignment warning at DE2_70_Default.v(621): truncated value with size 32 to match size of target (10)" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854188952 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE2_70_Default.v(632) " "Verilog HDL assignment warning at DE2_70_Default.v(632): truncated value with size 32 to match size of target (10)" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854188968 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE2_70_Default.v(647) " "Verilog HDL assignment warning at DE2_70_Default.v(647): truncated value with size 32 to match size of target (10)" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854188969 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE2_70_Default.v(649) " "Verilog HDL assignment warning at DE2_70_Default.v(649): truncated value with size 32 to match size of target (10)" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854188970 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_A DE2_70_Default.v(254) " "Output port \"oDRAM0_A\" at DE2_70_Default.v(254) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188976 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_A DE2_70_Default.v(255) " "Output port \"oDRAM1_A\" at DE2_70_Default.v(255) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188976 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_BA DE2_70_Default.v(268) " "Output port \"oDRAM0_BA\" at DE2_70_Default.v(268) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188976 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_BA DE2_70_Default.v(269) " "Output port \"oDRAM1_BA\" at DE2_70_Default.v(269) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A DE2_70_Default.v(288) " "Output port \"oSRAM_A\" at DE2_70_Default.v(288) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_BE_N DE2_70_Default.v(292) " "Output port \"oSRAM_BE_N\" at DE2_70_Default.v(292) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_A DE2_70_Default.v(302) " "Output port \"oOTG_A\" at DE2_70_Default.v(302) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUART_TXD DE2_70_Default.v(245) " "Output port \"oUART_TXD\" at DE2_70_Default.v(245) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUART_CTS DE2_70_Default.v(247) " "Output port \"oUART_CTS\" at DE2_70_Default.v(247) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oIRDA_TXD DE2_70_Default.v(250) " "Output port \"oIRDA_TXD\" at DE2_70_Default.v(250) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_LDQM0 DE2_70_Default.v(256) " "Output port \"oDRAM0_LDQM0\" at DE2_70_Default.v(256) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_LDQM0 DE2_70_Default.v(257) " "Output port \"oDRAM1_LDQM0\" at DE2_70_Default.v(257) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_UDQM1 DE2_70_Default.v(258) " "Output port \"oDRAM0_UDQM1\" at DE2_70_Default.v(258) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188977 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_UDQM1 DE2_70_Default.v(259) " "Output port \"oDRAM1_UDQM1\" at DE2_70_Default.v(259) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_WE_N DE2_70_Default.v(260) " "Output port \"oDRAM0_WE_N\" at DE2_70_Default.v(260) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_WE_N DE2_70_Default.v(261) " "Output port \"oDRAM1_WE_N\" at DE2_70_Default.v(261) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_CAS_N DE2_70_Default.v(262) " "Output port \"oDRAM0_CAS_N\" at DE2_70_Default.v(262) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CAS_N DE2_70_Default.v(263) " "Output port \"oDRAM1_CAS_N\" at DE2_70_Default.v(263) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_RAS_N DE2_70_Default.v(264) " "Output port \"oDRAM0_RAS_N\" at DE2_70_Default.v(264) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_RAS_N DE2_70_Default.v(265) " "Output port \"oDRAM1_RAS_N\" at DE2_70_Default.v(265) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_CS_N DE2_70_Default.v(266) " "Output port \"oDRAM0_CS_N\" at DE2_70_Default.v(266) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CS_N DE2_70_Default.v(267) " "Output port \"oDRAM1_CS_N\" at DE2_70_Default.v(267) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_CLK DE2_70_Default.v(270) " "Output port \"oDRAM0_CLK\" at DE2_70_Default.v(270) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188978 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CLK DE2_70_Default.v(271) " "Output port \"oDRAM1_CLK\" at DE2_70_Default.v(271) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_CKE DE2_70_Default.v(272) " "Output port \"oDRAM0_CKE\" at DE2_70_Default.v(272) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_CKE DE2_70_Default.v(273) " "Output port \"oDRAM1_CKE\" at DE2_70_Default.v(273) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSC_N DE2_70_Default.v(289) " "Output port \"oSRAM_ADSC_N\" at DE2_70_Default.v(289) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSP_N DE2_70_Default.v(290) " "Output port \"oSRAM_ADSP_N\" at DE2_70_Default.v(290) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADV_N DE2_70_Default.v(291) " "Output port \"oSRAM_ADV_N\" at DE2_70_Default.v(291) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE1_N DE2_70_Default.v(293) " "Output port \"oSRAM_CE1_N\" at DE2_70_Default.v(293) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE2 DE2_70_Default.v(294) " "Output port \"oSRAM_CE2\" at DE2_70_Default.v(294) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE3_N DE2_70_Default.v(295) " "Output port \"oSRAM_CE3_N\" at DE2_70_Default.v(295) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CLK DE2_70_Default.v(296) " "Output port \"oSRAM_CLK\" at DE2_70_Default.v(296) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_GW_N DE2_70_Default.v(297) " "Output port \"oSRAM_GW_N\" at DE2_70_Default.v(297) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188979 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_OE_N DE2_70_Default.v(298) " "Output port \"oSRAM_OE_N\" at DE2_70_Default.v(298) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_WE_N DE2_70_Default.v(299) " "Output port \"oSRAM_WE_N\" at DE2_70_Default.v(299) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_CS_N DE2_70_Default.v(303) " "Output port \"oOTG_CS_N\" at DE2_70_Default.v(303) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_OE_N DE2_70_Default.v(304) " "Output port \"oOTG_OE_N\" at DE2_70_Default.v(304) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_WE_N DE2_70_Default.v(305) " "Output port \"oOTG_WE_N\" at DE2_70_Default.v(305) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_RESET_N DE2_70_Default.v(306) " "Output port \"oOTG_RESET_N\" at DE2_70_Default.v(306) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK0_N DE2_70_Default.v(313) " "Output port \"oOTG_DACK0_N\" at DE2_70_Default.v(313) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 313 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK1_N DE2_70_Default.v(314) " "Output port \"oOTG_DACK1_N\" at DE2_70_Default.v(314) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 314 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CMD DE2_70_Default.v(341) " "Output port \"oENET_CMD\" at DE2_70_Default.v(341) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CS_N DE2_70_Default.v(342) " "Output port \"oENET_CS_N\" at DE2_70_Default.v(342) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOW_N DE2_70_Default.v(343) " "Output port \"oENET_IOW_N\" at DE2_70_Default.v(343) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188980 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOR_N DE2_70_Default.v(344) " "Output port \"oENET_IOR_N\" at DE2_70_Default.v(344) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188981 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_RESET_N DE2_70_Default.v(345) " "Output port \"oENET_RESET_N\" at DE2_70_Default.v(345) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188981 "|DE2_70_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CLK DE2_70_Default.v(347) " "Output port \"oENET_CLK\" at DE2_70_Default.v(347) has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854188981 "|DE2_70_Default"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_70_Default.v(351) " "Bidirectional port \"AUD_DACLRCK\" at DE2_70_Default.v(351) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854188983 "|DE2_70_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2_70_Default.v" "r0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189076 "|DE2_70_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE2_70_Default.v" "p1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "configupdate " "Variable or input pin \"configupdate\" is defined but never used." {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 514 2 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 555 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1464854189125 "|DE2_70_Default|VGA_Audio_PLL:p1|altpll:altpll_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854189125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_70_Default.v" "u1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(94) " "Verilog HDL assignment warning at VGA_Controller.v(94): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(95) " "Verilog HDL assignment warning at VGA_Controller.v(95): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(96) " "Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(155) " "Verilog HDL assignment warning at VGA_Controller.v(155): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(181) " "Verilog HDL assignment warning at VGA_Controller.v(181): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(199) " "Verilog HDL assignment warning at VGA_Controller.v(199): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(202) " "Verilog HDL assignment warning at VGA_Controller.v(202): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(205) " "Verilog HDL assignment warning at VGA_Controller.v(205): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189145 "|DE2_70_Default|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u2 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u2\"" {  } { { "DE2_70_Default.v" "u2" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u2\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "u0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "altsyncram_component" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_Controller/Img_DATA.hex " "Parameter \"init_file\" = \"./VGA_Controller/Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 38400 " "Parameter \"numwords_a\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189182 ""}  } { { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854189182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c12 " "Found entity 1: altsyncram_2c12" {  } { { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854189279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854189279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2c12 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated " "Elaborating entity \"altsyncram_2c12\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tj42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tj42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tj42 " "Found entity 1: altsyncram_tj42" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854189382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854189382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tj42 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1 " "Elaborating entity \"altsyncram_tj42\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\"" {  } { { "db/altsyncram_2c12.tdf" "altsyncram1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189382 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 37 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 591 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1464854189382 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jpa " "Found entity 1: decode_jpa" {  } { { "db/decode_jpa.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/decode_jpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854189460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854189460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jpa VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|decode_jpa:decode3 " "Elaborating entity \"decode_jpa\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|decode_jpa:decode3\"" {  } { { "db/altsyncram_tj42.tdf" "decode3" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jpa VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|decode_jpa:decode_a " "Elaborating entity \"decode_jpa\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|decode_jpa:decode_a\"" {  } { { "db/altsyncram_tj42.tdf" "decode_a" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854189561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854189561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|mux_3kb:mux5 " "Elaborating entity \"mux_3kb\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|mux_3kb:mux5\"" {  } { { "db/altsyncram_tj42.tdf" "mux5" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "DE2_70_Default.v" "u3" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189582 "|DE2_70_Default|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189582 "|DE2_70_Default|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u4 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u4\"" {  } { { "DE2_70_Default.v" "u4" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|AUDIO_DAC:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_default_tester flash_default_tester:flash1 " "Elaborating entity \"flash_default_tester\" for hierarchy \"flash_default_tester:flash1\"" {  } { { "DE2_70_Default.v" "flash1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rn flash_default_tester.v(149) " "Verilog HDL or VHDL warning at flash_default_tester.v(149): object \"rn\" assigned a value but never read" {  } { { "flash_default_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|flash_default_tester:flash1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 flash_default_tester.v(88) " "Verilog HDL assignment warning at flash_default_tester.v(88): truncated value with size 32 to match size of target (26)" {  } { { "flash_default_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189583 "|DE2_70_Default|flash_default_tester:flash1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_flash_word_tester flash_default_tester:flash1\|DE2_70_flash_word_tester:tester " "Elaborating entity \"DE2_70_flash_word_tester\" for hierarchy \"flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\"" {  } { { "flash_default_tester.v" "tester" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(74) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(74): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(78) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(78): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(87) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(87): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(90) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(90): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(98) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(98): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(101) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(101): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(110) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(110): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(113) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(113): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(119) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(119): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(124) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(124): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(129) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(129): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(134) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(134): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(144) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(144): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(152) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(152): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(156) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(156): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(160) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(160): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(165) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(165): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(170) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(170): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE2_70_flash_word_tester.v(179) " "Verilog HDL assignment warning at DE2_70_flash_word_tester.v(179): truncated value with size 32 to match size of target (6)" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A\[25..22\] DE2_70_flash_word_tester.v(15) " "Output port \"oFLASH_A\[25..22\]\" at DE2_70_flash_word_tester.v(15) has no driver" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_writer flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1 " "Elaborating entity \"flash_writer\" for hierarchy \"flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\"" {  } { { "DE2_70_flash_word_tester.v" "f1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189598 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flash_writer.v(26) " "Verilog HDL Case Statement information at flash_writer.v(26): all case item expressions in this case statement are onehot" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_writer.v(81) " "Verilog HDL assignment warning at flash_writer.v(81): truncated value with size 32 to match size of target (8)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_writer.v(91) " "Verilog HDL assignment warning at flash_writer.v(91): truncated value with size 32 to match size of target (8)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_writer.v(96) " "Verilog HDL assignment warning at flash_writer.v(96): truncated value with size 32 to match size of target (8)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_writer.v(100) " "Verilog HDL assignment warning at flash_writer.v(100): truncated value with size 32 to match size of target (8)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_writer.v(108) " "Verilog HDL assignment warning at flash_writer.v(108): truncated value with size 32 to match size of target (8)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 flash_writer.v(116) " "Verilog HDL assignment warning at flash_writer.v(116): truncated value with size 32 to match size of target (22)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 flash_writer.v(122) " "Verilog HDL assignment warning at flash_writer.v(122): truncated value with size 32 to match size of target (22)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 flash_writer.v(158) " "Verilog HDL assignment warning at flash_writer.v(158): truncated value with size 32 to match size of target (22)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 flash_writer.v(170) " "Verilog HDL assignment warning at flash_writer.v(170): truncated value with size 32 to match size of target (22)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flash_writer.v(178) " "Verilog HDL assignment warning at flash_writer.v(178): truncated value with size 32 to match size of target (1)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flash_writer.v(182) " "Verilog HDL assignment warning at flash_writer.v(182): truncated value with size 32 to match size of target (1)" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189598 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Controller flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|Flash_Controller:u5 " "Elaborating entity \"Flash_Controller\" for hierarchy \"flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|Flash_Controller:u5\"" {  } { { "DE2_70_flash_word_tester.v" "u5" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "preStart Flash_Controller.v(29) " "Verilog HDL or VHDL warning at Flash_Controller.v(29): object \"preStart\" assigned a value but never read" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(106) " "Verilog HDL assignment warning at Flash_Controller.v(106): truncated value with size 32 to match size of target (11)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(157) " "Verilog HDL assignment warning at Flash_Controller.v(157): truncated value with size 32 to match size of target (11)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(253) " "Verilog HDL assignment warning at Flash_Controller.v(253): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(265) " "Verilog HDL assignment warning at Flash_Controller.v(265): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(266) " "Verilog HDL assignment warning at Flash_Controller.v(266): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(267) " "Verilog HDL assignment warning at Flash_Controller.v(267): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(268) " "Verilog HDL assignment warning at Flash_Controller.v(268): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(269) " "Verilog HDL assignment warning at Flash_Controller.v(269): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(270) " "Verilog HDL assignment warning at Flash_Controller.v(270): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(271) " "Verilog HDL assignment warning at Flash_Controller.v(271): truncated value with size 32 to match size of target (22)" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD flash_default_tester:flash1\|LCD:L " "Elaborating entity \"LCD\" for hierarchy \"flash_default_tester:flash1\|LCD:L\"" {  } { { "flash_default_tester.v" "L" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.V(69) " "Verilog HDL assignment warning at LCD.V(69): truncated value with size 32 to match size of target (18)" {  } { { "LCD.V" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD.V" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|LCD:L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.V(77) " "Verilog HDL assignment warning at LCD.V(77): truncated value with size 32 to match size of target (6)" {  } { { "LCD.V" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD.V" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|LCD:L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller flash_default_tester:flash1\|LCD:L\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"flash_default_tester:flash1\|LCD:L\|LCD_Controller:u0\"" {  } { { "LCD.V" "u0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD.V" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|flash_default_tester:flash1|LCD:L|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_digit_ss three_digit_ss:tds " "Elaborating entity \"three_digit_ss\" for hierarchy \"three_digit_ss:tds\"" {  } { { "DE2_70_Default.v" "tds" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_digit_ss.v(10) " "Verilog HDL assignment warning at three_digit_ss.v(10): truncated value with size 32 to match size of target (4)" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|three_digit_ss:tds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_digit_ss.v(11) " "Verilog HDL assignment warning at three_digit_ss.v(11): truncated value with size 32 to match size of target (4)" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|three_digit_ss:tds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_digit_ss.v(12) " "Verilog HDL assignment warning at three_digit_ss.v(12): truncated value with size 32 to match size of target (4)" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189614 "|DE2_70_Default|three_digit_ss:tds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_digit_ss:tds\|seven_segment:s1 " "Elaborating entity \"seven_segment\" for hierarchy \"three_digit_ss:tds\|seven_segment:s1\"" {  } { { "three_digit_ss.v" "s1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854189614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(7) " "Verilog HDL assignment warning at seven_segment.v(7): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(8) " "Verilog HDL assignment warning at seven_segment.v(8): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(9) " "Verilog HDL assignment warning at seven_segment.v(9): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(10) " "Verilog HDL assignment warning at seven_segment.v(10): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(11) " "Verilog HDL assignment warning at seven_segment.v(11): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(12) " "Verilog HDL assignment warning at seven_segment.v(12): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seven_segment.v(13) " "Verilog HDL assignment warning at seven_segment.v(13): truncated value with size 32 to match size of target (1)" {  } { { "seven_segment.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464854189630 "|DE2_70_Default|three_digit_ss:tds|seven_segment:s1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_digit_ss:tds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_digit_ss:tds\|Mod0\"" {  } { { "three_digit_ss.v" "Mod0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_digit_ss:tds\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_digit_ss:tds\|Div0\"" {  } { { "three_digit_ss.v" "Div0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_digit_ss:tds\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_digit_ss:tds\|Mod1\"" {  } { { "three_digit_ss.v" "Mod1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_digit_ss:tds\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_digit_ss:tds\|Div1\"" {  } { { "three_digit_ss.v" "Div1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_digit_ss:tds\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_digit_ss:tds\|Mod2\"" {  } { { "three_digit_ss.v" "Mod2" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE2_70_Default.v" "Div1" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 645 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE2_70_Default.v" "Mod0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "DE2_70_Default.v" "Div3" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "DE2_70_Default.v" "Div4" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 657 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "DE2_70_Default.v" "Div5" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 664 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE2_70_Default.v" "Div2" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192488 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1464854192488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_digit_ss:tds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"three_digit_ss:tds\|lpm_divide:Mod0\"" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_digit_ss:tds\|lpm_divide:Mod0 " "Instantiated megafunction \"three_digit_ss:tds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192535 ""}  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854192535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854192620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854192620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854192635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854192635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854192667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854192667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854192736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854192736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854192820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854192820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_digit_ss:tds\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"three_digit_ss:tds\|lpm_divide:Div0\"" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_digit_ss:tds\|lpm_divide:Div0 " "Instantiated megafunction \"three_digit_ss:tds\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192836 ""}  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854192836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854192936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854192936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_digit_ss:tds\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"three_digit_ss:tds\|lpm_divide:Div1\"" {  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854192983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_digit_ss:tds\|lpm_divide:Div1 " "Instantiated megafunction \"three_digit_ss:tds\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854192983 ""}  } { { "three_digit_ss.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854192983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 645 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854193187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193188 ""}  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 645 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854193188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854193487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193487 ""}  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854193487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854193669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193669 ""}  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854193669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 657 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854193789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193789 ""}  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 657 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854193789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 664 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854193822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854193822 ""}  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 664 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854193822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464854193992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464854193992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854194007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854194007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854194007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854194007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854194007 ""}  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 655 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464854194007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1464854195757 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "124 " "Ignored 124 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1464854195842 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1464854195842 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "oI2C_SCLK " "Inserted always-enabled tri-state buffer between \"oI2C_SCLK\" and its non-tri-state driver." {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 324 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "oAUD_DACDAT " "Inserted always-enabled tri-state buffer between \"oAUD_DACDAT\" and its non-tri-state driver." {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 352 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "oAUD_XCK " "Inserted always-enabled tri-state buffer between \"oAUD_XCK\" and its non-tri-state driver." {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 354 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 353 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464854195926 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1464854195926 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[0\] " "Bidir \"SRAM_DPA\[0\]\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[1\] " "Bidir \"SRAM_DPA\[1\]\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[2\] " "Bidir \"SRAM_DPA\[2\]\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[3\] " "Bidir \"SRAM_DPA\[3\]\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 326 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 327 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 329 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1464854195926 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1464854195926 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT3 VCC pin " "The pin \"SD_DAT3\" is fed by VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 319 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1464854195926 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1464854195926 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "oI2C_SCLK oI2C_SCLK " "Removed fan-out from the always-disabled I/O buffer \"oI2C_SCLK\" to the node \"oI2C_SCLK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 324 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "oAUD_DACDAT oAUD_DACDAT " "Removed fan-out from the always-disabled I/O buffer \"oAUD_DACDAT\" to the node \"oAUD_DACDAT\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 352 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "oAUD_XCK oAUD_XCK " "Removed fan-out from the always-disabled I/O buffer \"oAUD_XCK\" to the node \"oAUD_XCK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 354 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[0\] DRAM_DQ\[0\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[0\]\" to the node \"DRAM_DQ\[0\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[1\] DRAM_DQ\[1\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[1\]\" to the node \"DRAM_DQ\[1\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[2\] DRAM_DQ\[2\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[2\]\" to the node \"DRAM_DQ\[2\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[3\] DRAM_DQ\[3\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[3\]\" to the node \"DRAM_DQ\[3\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[4\] DRAM_DQ\[4\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[4\]\" to the node \"DRAM_DQ\[4\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[5\] DRAM_DQ\[5\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[5\]\" to the node \"DRAM_DQ\[5\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[6\] DRAM_DQ\[6\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[6\]\" to the node \"DRAM_DQ\[6\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[7\] DRAM_DQ\[7\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[7\]\" to the node \"DRAM_DQ\[7\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[8\] DRAM_DQ\[8\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[8\]\" to the node \"DRAM_DQ\[8\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[9\] DRAM_DQ\[9\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[9\]\" to the node \"DRAM_DQ\[9\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[10\] DRAM_DQ\[10\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[10\]\" to the node \"DRAM_DQ\[10\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[11\] DRAM_DQ\[11\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[11\]\" to the node \"DRAM_DQ\[11\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[12\] DRAM_DQ\[12\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[12\]\" to the node \"DRAM_DQ\[12\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[13\] DRAM_DQ\[13\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[13\]\" to the node \"DRAM_DQ\[13\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[14\] DRAM_DQ\[14\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[14\]\" to the node \"DRAM_DQ\[14\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[15\] DRAM_DQ\[15\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[15\]\" to the node \"DRAM_DQ\[15\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[16\] DRAM_DQ\[16\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[16\]\" to the node \"DRAM_DQ\[16\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[17\] DRAM_DQ\[17\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[17\]\" to the node \"DRAM_DQ\[17\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[18\] DRAM_DQ\[18\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[18\]\" to the node \"DRAM_DQ\[18\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[19\] DRAM_DQ\[19\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[19\]\" to the node \"DRAM_DQ\[19\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[20\] DRAM_DQ\[20\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[20\]\" to the node \"DRAM_DQ\[20\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[21\] DRAM_DQ\[21\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[21\]\" to the node \"DRAM_DQ\[21\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[22\] DRAM_DQ\[22\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[22\]\" to the node \"DRAM_DQ\[22\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[23\] DRAM_DQ\[23\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[23\]\" to the node \"DRAM_DQ\[23\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[24\] DRAM_DQ\[24\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[24\]\" to the node \"DRAM_DQ\[24\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[25\] DRAM_DQ\[25\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[25\]\" to the node \"DRAM_DQ\[25\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[26\] DRAM_DQ\[26\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[26\]\" to the node \"DRAM_DQ\[26\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[27\] DRAM_DQ\[27\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[27\]\" to the node \"DRAM_DQ\[27\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[28\] DRAM_DQ\[28\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[28\]\" to the node \"DRAM_DQ\[28\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[29\] DRAM_DQ\[29\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[29\]\" to the node \"DRAM_DQ\[29\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[30\] DRAM_DQ\[30\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[30\]\" to the node \"DRAM_DQ\[30\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[31\] DRAM_DQ\[31\] " "Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[31\]\" to the node \"DRAM_DQ\[31\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 253 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[0\] SRAM_DQ\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[0\]\" to the node \"SRAM_DQ\[0\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[1\] SRAM_DQ\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[1\]\" to the node \"SRAM_DQ\[1\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[2\] SRAM_DQ\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[2\]\" to the node \"SRAM_DQ\[2\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[3\] SRAM_DQ\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[3\]\" to the node \"SRAM_DQ\[3\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[4\] SRAM_DQ\[4\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[4\]\" to the node \"SRAM_DQ\[4\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[5\] SRAM_DQ\[5\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[5\]\" to the node \"SRAM_DQ\[5\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[6\] SRAM_DQ\[6\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[6\]\" to the node \"SRAM_DQ\[6\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[7\] SRAM_DQ\[7\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[7\]\" to the node \"SRAM_DQ\[7\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[8\] SRAM_DQ\[8\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[8\]\" to the node \"SRAM_DQ\[8\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[9\] SRAM_DQ\[9\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[9\]\" to the node \"SRAM_DQ\[9\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[10\] SRAM_DQ\[10\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[10\]\" to the node \"SRAM_DQ\[10\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[11\] SRAM_DQ\[11\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[11\]\" to the node \"SRAM_DQ\[11\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[12\] SRAM_DQ\[12\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[12\]\" to the node \"SRAM_DQ\[12\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[13\] SRAM_DQ\[13\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[13\]\" to the node \"SRAM_DQ\[13\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[14\] SRAM_DQ\[14\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[14\]\" to the node \"SRAM_DQ\[14\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[15\] SRAM_DQ\[15\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[15\]\" to the node \"SRAM_DQ\[15\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[16\] SRAM_DQ\[16\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[16\]\" to the node \"SRAM_DQ\[16\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[17\] SRAM_DQ\[17\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[17\]\" to the node \"SRAM_DQ\[17\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[18\] SRAM_DQ\[18\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[18\]\" to the node \"SRAM_DQ\[18\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[19\] SRAM_DQ\[19\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[19\]\" to the node \"SRAM_DQ\[19\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[20\] SRAM_DQ\[20\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[20\]\" to the node \"SRAM_DQ\[20\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[21\] SRAM_DQ\[21\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[21\]\" to the node \"SRAM_DQ\[21\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[22\] SRAM_DQ\[22\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[22\]\" to the node \"SRAM_DQ\[22\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[23\] SRAM_DQ\[23\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[23\]\" to the node \"SRAM_DQ\[23\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[24\] SRAM_DQ\[24\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[24\]\" to the node \"SRAM_DQ\[24\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[25\] SRAM_DQ\[25\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[25\]\" to the node \"SRAM_DQ\[25\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[26\] SRAM_DQ\[26\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[26\]\" to the node \"SRAM_DQ\[26\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[27\] SRAM_DQ\[27\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[27\]\" to the node \"SRAM_DQ\[27\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[28\] SRAM_DQ\[28\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[28\]\" to the node \"SRAM_DQ\[28\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[29\] SRAM_DQ\[29\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[29\]\" to the node \"SRAM_DQ\[29\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[30\] SRAM_DQ\[30\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[30\]\" to the node \"SRAM_DQ\[30\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[31\] SRAM_DQ\[31\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[31\]\" to the node \"SRAM_DQ\[31\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 286 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT SD_DAT " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\" to the node \"SD_DAT\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 318 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT SD_DAT " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\" to the node \"SD_DAT\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 318 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT3 SD_DAT3 " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT3\" to the node \"SD_DAT3\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 319 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 323 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_ADCLRCK AUD_ADCLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 349 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACLRCK AUD_DACLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACLRCK\" to the node \"AUD_DACLRCK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_BCLK AUD_BCLK " "Removed fan-out from the always-disabled I/O buffer \"AUD_BCLK\" to the node \"AUD_BCLK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 353 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464854196096 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1464854196096 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AUD_CTRL_CLK oAUD_XCK " "Converted the fanout from the always-enabled tri-state buffer \"AUD_CTRL_CLK\" to the node \"oAUD_XCK\" into a wire" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 390 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1464854196096 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1464854196096 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AUD_CTRL_CLK AUDIO_DAC:u4\|LRCK_1X " "Converted the fan-out from the tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUDIO_DAC:u4\|LRCK_1X\" into an OR gate" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464854196096 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1464854196096 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464854196158 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1464854196158 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT3~synth " "Node \"SD_DAT3~synth\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 319 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854200250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854200250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854200250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 353 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854200250 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1464854200250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[0\] VCC " "Pin \"hex_trash_i\[0\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[1\] VCC " "Pin \"hex_trash_i\[1\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[2\] VCC " "Pin \"hex_trash_i\[2\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[3\] VCC " "Pin \"hex_trash_i\[3\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[4\] VCC " "Pin \"hex_trash_i\[4\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[5\] VCC " "Pin \"hex_trash_i\[5\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[6\] VCC " "Pin \"hex_trash_i\[6\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[7\] VCC " "Pin \"hex_trash_i\[7\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[8\] VCC " "Pin \"hex_trash_i\[8\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[9\] VCC " "Pin \"hex_trash_i\[9\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[10\] VCC " "Pin \"hex_trash_i\[10\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[11\] VCC " "Pin \"hex_trash_i\[11\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[12\] VCC " "Pin \"hex_trash_i\[12\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[13\] VCC " "Pin \"hex_trash_i\[13\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[14\] VCC " "Pin \"hex_trash_i\[14\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[15\] VCC " "Pin \"hex_trash_i\[15\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[16\] VCC " "Pin \"hex_trash_i\[16\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[17\] VCC " "Pin \"hex_trash_i\[17\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[18\] VCC " "Pin \"hex_trash_i\[18\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[19\] VCC " "Pin \"hex_trash_i\[19\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[20\] VCC " "Pin \"hex_trash_i\[20\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[21\] VCC " "Pin \"hex_trash_i\[21\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[22\] VCC " "Pin \"hex_trash_i\[22\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[23\] VCC " "Pin \"hex_trash_i\[23\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[24\] VCC " "Pin \"hex_trash_i\[24\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[25\] VCC " "Pin \"hex_trash_i\[25\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[26\] VCC " "Pin \"hex_trash_i\[26\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[27\] VCC " "Pin \"hex_trash_i\[27\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[28\] VCC " "Pin \"hex_trash_i\[28\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[29\] VCC " "Pin \"hex_trash_i\[29\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[30\] VCC " "Pin \"hex_trash_i\[30\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[31\] VCC " "Pin \"hex_trash_i\[31\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[32\] VCC " "Pin \"hex_trash_i\[32\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[33\] VCC " "Pin \"hex_trash_i\[33\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[34\] VCC " "Pin \"hex_trash_i\[34\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[35\] VCC " "Pin \"hex_trash_i\[35\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[36\] VCC " "Pin \"hex_trash_i\[36\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[37\] VCC " "Pin \"hex_trash_i\[37\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[38\] VCC " "Pin \"hex_trash_i\[38\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[39\] VCC " "Pin \"hex_trash_i\[39\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[40\] VCC " "Pin \"hex_trash_i\[40\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[41\] VCC " "Pin \"hex_trash_i\[41\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[42\] VCC " "Pin \"hex_trash_i\[42\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_trash_i\[43\] VCC " "Pin \"hex_trash_i\[43\]\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|hex_trash_i[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUART_TXD GND " "Pin \"oUART_TXD\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oUART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUART_CTS GND " "Pin \"oUART_CTS\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oUART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oIRDA_TXD GND " "Pin \"oIRDA_TXD\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oIRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[0\] GND " "Pin \"oDRAM0_A\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[1\] GND " "Pin \"oDRAM0_A\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[2\] GND " "Pin \"oDRAM0_A\[2\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[3\] GND " "Pin \"oDRAM0_A\[3\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[4\] GND " "Pin \"oDRAM0_A\[4\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[5\] GND " "Pin \"oDRAM0_A\[5\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[6\] GND " "Pin \"oDRAM0_A\[6\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[7\] GND " "Pin \"oDRAM0_A\[7\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[8\] GND " "Pin \"oDRAM0_A\[8\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[9\] GND " "Pin \"oDRAM0_A\[9\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[10\] GND " "Pin \"oDRAM0_A\[10\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[11\] GND " "Pin \"oDRAM0_A\[11\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[12\] GND " "Pin \"oDRAM0_A\[12\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[0\] GND " "Pin \"oDRAM1_A\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[1\] GND " "Pin \"oDRAM1_A\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[2\] GND " "Pin \"oDRAM1_A\[2\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[3\] GND " "Pin \"oDRAM1_A\[3\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[4\] GND " "Pin \"oDRAM1_A\[4\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[5\] GND " "Pin \"oDRAM1_A\[5\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[6\] GND " "Pin \"oDRAM1_A\[6\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[7\] GND " "Pin \"oDRAM1_A\[7\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[8\] GND " "Pin \"oDRAM1_A\[8\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[9\] GND " "Pin \"oDRAM1_A\[9\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[10\] GND " "Pin \"oDRAM1_A\[10\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[11\] GND " "Pin \"oDRAM1_A\[11\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[12\] GND " "Pin \"oDRAM1_A\[12\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_LDQM0 GND " "Pin \"oDRAM0_LDQM0\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_LDQM0"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_LDQM0 GND " "Pin \"oDRAM1_LDQM0\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_LDQM0"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_UDQM1 GND " "Pin \"oDRAM0_UDQM1\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_UDQM1"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_UDQM1 GND " "Pin \"oDRAM1_UDQM1\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_UDQM1"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_WE_N GND " "Pin \"oDRAM0_WE_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_WE_N GND " "Pin \"oDRAM1_WE_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CAS_N GND " "Pin \"oDRAM0_CAS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CAS_N GND " "Pin \"oDRAM1_CAS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_RAS_N GND " "Pin \"oDRAM0_RAS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_RAS_N GND " "Pin \"oDRAM1_RAS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CS_N GND " "Pin \"oDRAM0_CS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CS_N GND " "Pin \"oDRAM1_CS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_BA\[0\] GND " "Pin \"oDRAM0_BA\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_BA\[1\] GND " "Pin \"oDRAM0_BA\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_BA\[0\] GND " "Pin \"oDRAM1_BA\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_BA\[1\] GND " "Pin \"oDRAM1_BA\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CLK GND " "Pin \"oDRAM0_CLK\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CLK GND " "Pin \"oDRAM1_CLK\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CKE GND " "Pin \"oDRAM0_CKE\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM0_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CKE GND " "Pin \"oDRAM1_CKE\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oDRAM1_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_RST_N VCC " "Pin \"oFLASH_RST_N\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oFLASH_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WP_N VCC " "Pin \"oFLASH_WP_N\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oFLASH_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_BYTE_N VCC " "Pin \"oFLASH_BYTE_N\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oFLASH_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[0\] GND " "Pin \"oSRAM_A\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[1\] GND " "Pin \"oSRAM_A\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[2\] GND " "Pin \"oSRAM_A\[2\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[3\] GND " "Pin \"oSRAM_A\[3\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[4\] GND " "Pin \"oSRAM_A\[4\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[5\] GND " "Pin \"oSRAM_A\[5\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[6\] GND " "Pin \"oSRAM_A\[6\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[7\] GND " "Pin \"oSRAM_A\[7\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[8\] GND " "Pin \"oSRAM_A\[8\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[9\] GND " "Pin \"oSRAM_A\[9\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[10\] GND " "Pin \"oSRAM_A\[10\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[11\] GND " "Pin \"oSRAM_A\[11\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[12\] GND " "Pin \"oSRAM_A\[12\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[13\] GND " "Pin \"oSRAM_A\[13\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[14\] GND " "Pin \"oSRAM_A\[14\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[15\] GND " "Pin \"oSRAM_A\[15\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[16\] GND " "Pin \"oSRAM_A\[16\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[17\] GND " "Pin \"oSRAM_A\[17\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[18\] GND " "Pin \"oSRAM_A\[18\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSC_N GND " "Pin \"oSRAM_ADSC_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSP_N GND " "Pin \"oSRAM_ADSP_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADV_N GND " "Pin \"oSRAM_ADV_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[0\] GND " "Pin \"oSRAM_BE_N\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_BE_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[1\] GND " "Pin \"oSRAM_BE_N\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[2\] GND " "Pin \"oSRAM_BE_N\[2\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[3\] GND " "Pin \"oSRAM_BE_N\[3\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE1_N GND " "Pin \"oSRAM_CE1_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 293 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_CE1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE2 GND " "Pin \"oSRAM_CE2\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_CE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE3_N GND " "Pin \"oSRAM_CE3_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_CE3_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CLK GND " "Pin \"oSRAM_CLK\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_GW_N GND " "Pin \"oSRAM_GW_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_OE_N GND " "Pin \"oSRAM_OE_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_WE_N GND " "Pin \"oSRAM_WE_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[0\] GND " "Pin \"oOTG_A\[0\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[1\] GND " "Pin \"oOTG_A\[1\]\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_CS_N GND " "Pin \"oOTG_CS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_OE_N GND " "Pin \"oOTG_OE_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_WE_N GND " "Pin \"oOTG_WE_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_RESET_N GND " "Pin \"oOTG_RESET_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK0_N GND " "Pin \"oOTG_DACK0_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK1_N GND " "Pin \"oOTG_DACK1_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oOTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CMD GND " "Pin \"oENET_CMD\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CS_N GND " "Pin \"oENET_CS_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOW_N GND " "Pin \"oENET_IOW_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 343 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oENET_IOW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOR_N GND " "Pin \"oENET_IOR_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oENET_IOR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_RESET_N GND " "Pin \"oENET_RESET_N\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oENET_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CLK GND " "Pin \"oENET_CLK\" is stuck at GND" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD1_RESET_N VCC " "Pin \"oTD1_RESET_N\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oTD1_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD2_RESET_N VCC " "Pin \"oTD2_RESET_N\" is stuck at VCC" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464854200250 "|DE2_70_Default|oTD2_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464854200250 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "213 " "213 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1464854205247 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a2f.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a2f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a2f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"three_digit_ss:tds\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a2f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "three_digit_ss:tds\|lpm_divide:Mod2\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"three_digit_ss:tds\|lpm_divide:Mod2\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_11_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_12_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_12_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_12_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_14_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_14_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_14_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_16_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_16_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_16_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_17_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_17_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_17_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_18_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_18_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_18_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_19_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_19_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_19_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_25_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_25_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_25_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_26_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_26_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_26_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_27_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_27_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_27_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_28_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_28_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_28_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_29_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_29_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_29_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_30_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_30_result_int\[0\]~22\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_30_result_int\[0\]~22" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854205294 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1464854205294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.map.smsg " "Generated suppressed messages file C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1464854205595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464854206282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206282 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 225 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 497 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1041 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 769 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1857 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1313 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2129 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206435 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1585 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2673 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2401 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2707 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2435 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 259 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 531 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1075 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 803 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1619 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1347 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2163 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1891 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2639 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2367 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 191 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 463 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1007 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 735 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1823 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1279 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2095 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1551 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 837 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 293 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1109 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 565 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1925 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1381 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2197 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1653 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2741 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2469 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2571 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2299 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 123 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 395 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 939 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 667 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1483 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1211 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2027 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1755 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2537 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2265 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 89 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 361 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 905 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 633 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1177 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1449 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206450 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1993 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1721 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2503 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2231 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 55 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 327 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 871 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 599 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1143 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1415 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1959 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1687 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2605 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2333 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1517 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1245 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2061 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1789 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 157 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 701 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 973 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 429 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1464854206466 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a11"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "55 " "Design contains 55 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_2 " "No output dependent on input pin \"iCLK_50_2\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iCLK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_3 " "No output dependent on input pin \"iCLK_50_3\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iCLK_50_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[0\] " "No output dependent on input pin \"iSW\[0\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[1\] " "No output dependent on input pin \"iSW\[1\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[2\] " "No output dependent on input pin \"iSW\[2\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[3\] " "No output dependent on input pin \"iSW\[3\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[9\] " "No output dependent on input pin \"iSW\[9\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[15\] " "No output dependent on input pin \"iSW\[15\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[16\] " "No output dependent on input pin \"iSW\[16\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iSW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RXD " "No output dependent on input pin \"iUART_RXD\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iUART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RTS " "No output dependent on input pin \"iUART_RTS\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iUART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT0 " "No output dependent on input pin \"iOTG_INT0\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iOTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT1 " "No output dependent on input pin \"iOTG_INT1\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iOTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ0 " "No output dependent on input pin \"iOTG_DREQ0\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iOTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ1 " "No output dependent on input pin \"iOTG_DREQ1\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iOTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iENET_INT " "No output dependent on input pin \"iENET_INT\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAUD_ADCDAT " "No output dependent on input pin \"iAUD_ADCDAT\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iAUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[0\] " "No output dependent on input pin \"iTD1_D\[0\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[1\] " "No output dependent on input pin \"iTD1_D\[1\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[2\] " "No output dependent on input pin \"iTD1_D\[2\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[3\] " "No output dependent on input pin \"iTD1_D\[3\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[4\] " "No output dependent on input pin \"iTD1_D\[4\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[5\] " "No output dependent on input pin \"iTD1_D\[5\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[6\] " "No output dependent on input pin \"iTD1_D\[6\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[7\] " "No output dependent on input pin \"iTD1_D\[7\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_HS " "No output dependent on input pin \"iTD1_HS\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 358 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_VS " "No output dependent on input pin \"iTD1_VS\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 359 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD1_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_CLK27 " "No output dependent on input pin \"iTD2_CLK27\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 361 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[0\] " "No output dependent on input pin \"iTD2_D\[0\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[1\] " "No output dependent on input pin \"iTD2_D\[1\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[2\] " "No output dependent on input pin \"iTD2_D\[2\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[3\] " "No output dependent on input pin \"iTD2_D\[3\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[4\] " "No output dependent on input pin \"iTD2_D\[4\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[5\] " "No output dependent on input pin \"iTD2_D\[5\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[6\] " "No output dependent on input pin \"iTD2_D\[6\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[7\] " "No output dependent on input pin \"iTD2_D\[7\]\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_HS " "No output dependent on input pin \"iTD2_HS\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_VS " "No output dependent on input pin \"iTD2_VS\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iTD2_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|GPIO_CLKIN_N0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|GPIO_CLKIN_P0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N1 " "No output dependent on input pin \"GPIO_CLKIN_N1\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|GPIO_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|GPIO_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIRDA_RXD " "No output dependent on input pin \"iIRDA_RXD\"" {  } { { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464854206836 "|DE2_70_Default|iIRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464854206836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6772 " "Implemented 6772 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464854206852 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464854206852 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "197 " "Implemented 197 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1464854206852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6191 " "Implemented 6191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464854206852 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1464854206852 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1464854206852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464854206852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 522 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 522 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464854206952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 15:56:46 2016 " "Processing ended: Thu Jun 02 15:56:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464854206952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464854206952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464854206952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464854206952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464854210214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464854210214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 15:56:47 2016 " "Processing started: Thu Jun 02 15:56:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464854210214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464854210214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_Default -c DE2_70_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_Default -c DE2_70_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464854210214 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464854210330 ""}
{ "Info" "0" "" "Project  = DE2_70_Default" {  } {  } 0 0 "Project  = DE2_70_Default" 0 0 "Fitter" 0 0 1464854210330 ""}
{ "Info" "0" "" "Revision = DE2_70_Default" {  } {  } 0 0 "Revision = DE2_70_Default" 0 0 "Fitter" 0 0 1464854210330 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_Default EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464854211163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464854211216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464854211216 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464854211301 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1332 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464854211301 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1333 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464854211301 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464854211301 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464854211301 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a11"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1464854211301 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 225 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 497 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1041 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 769 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1857 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1313 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2129 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1585 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2673 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2401 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2707 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2435 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 259 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 531 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1075 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 803 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1619 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1347 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2163 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1891 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2639 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2367 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 191 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 463 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1007 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 735 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1823 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1279 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2095 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1551 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 837 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 293 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1109 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 565 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1925 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1381 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211417 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2197 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1653 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2741 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2469 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2571 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2299 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 123 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 395 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 939 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 667 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1483 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1211 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2027 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1755 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2537 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2265 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 89 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 361 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 905 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 633 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1177 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1449 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1993 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1721 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2503 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2231 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 55 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 327 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 871 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 599 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1143 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1415 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1959 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1687 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2605 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2333 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1517 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1245 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2061 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1789 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 157 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 701 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 973 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 429 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 553 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464854211433 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a11"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464854211464 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464854211486 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464854212767 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 16357 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464854212784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 16358 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464854212784 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464854212784 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464854212805 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 500 " "No exact pin location assignment(s) for 61 pins of 500 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[0\] " "Pin hex_trash_i\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[0] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[1\] " "Pin hex_trash_i\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[1] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[2\] " "Pin hex_trash_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[2] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[3\] " "Pin hex_trash_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[3] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[4\] " "Pin hex_trash_i\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[4] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[5\] " "Pin hex_trash_i\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[5] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[6\] " "Pin hex_trash_i\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[6] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[7\] " "Pin hex_trash_i\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[7] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[8\] " "Pin hex_trash_i\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[8] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[9\] " "Pin hex_trash_i\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[9] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[10\] " "Pin hex_trash_i\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[10] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[11\] " "Pin hex_trash_i\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[11] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[12\] " "Pin hex_trash_i\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[12] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[13\] " "Pin hex_trash_i\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[13] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[14\] " "Pin hex_trash_i\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[14] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[15\] " "Pin hex_trash_i\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[15] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[16\] " "Pin hex_trash_i\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[16] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[17\] " "Pin hex_trash_i\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[17] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[18\] " "Pin hex_trash_i\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[18] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[19\] " "Pin hex_trash_i\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[19] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[20\] " "Pin hex_trash_i\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[20] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[21\] " "Pin hex_trash_i\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[21] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[22\] " "Pin hex_trash_i\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[22] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[23\] " "Pin hex_trash_i\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[23] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[24\] " "Pin hex_trash_i\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[24] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[25\] " "Pin hex_trash_i\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[25] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[26\] " "Pin hex_trash_i\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[26] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[27\] " "Pin hex_trash_i\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[27] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[28\] " "Pin hex_trash_i\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[28] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[29\] " "Pin hex_trash_i\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[29] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[30\] " "Pin hex_trash_i\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[30] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[31\] " "Pin hex_trash_i\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[31] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[32\] " "Pin hex_trash_i\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[32] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[33\] " "Pin hex_trash_i\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[33] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[34\] " "Pin hex_trash_i\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[34] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[35\] " "Pin hex_trash_i\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[35] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[36\] " "Pin hex_trash_i\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[36] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[37\] " "Pin hex_trash_i\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[37] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[38\] " "Pin hex_trash_i\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[38] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[39\] " "Pin hex_trash_i\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[39] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[40\] " "Pin hex_trash_i\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[40] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[41\] " "Pin hex_trash_i\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[41] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[42\] " "Pin hex_trash_i\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[42] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_trash_i\[43\] " "Pin hex_trash_i\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hex_trash_i[43] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 212 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex_trash_i[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[0\] " "Pin iSW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[0] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[1\] " "Pin iSW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[1] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[2\] " "Pin iSW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[2] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[3\] " "Pin iSW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[3] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[4\] " "Pin iSW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[4] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[5\] " "Pin iSW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[5] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[6\] " "Pin iSW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[6] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[7\] " "Pin iSW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[7] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[8\] " "Pin iSW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[8] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[9\] " "Pin iSW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[9] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[10\] " "Pin iSW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[10] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[11\] " "Pin iSW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[11] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[12\] " "Pin iSW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[12] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[13\] " "Pin iSW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[13] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[14\] " "Pin iSW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[14] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[15\] " "Pin iSW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[15] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[16\] " "Pin iSW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[16] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 239 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464854213190 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1464854213190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70_Default.sdc " "Synopsys Design Constraints File file not found: 'DE2_70_Default.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464854214023 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464854214023 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464854214054 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1464854214123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_28 (placed in PIN E16 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node iCLK_28 (placed in PIN E16 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_28 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 230 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 5777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 7163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\]  " "Automatically promoted node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\]~10 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\]~10" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[5]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12977 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\]  " "Automatically promoted node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\]~8 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\]~8" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[4]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12804 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|oFLASH_TR " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|oFLASH_TR" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|oFLASH_TR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|Flash_Controller:u5\|mStart~2 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|Flash_Controller:u5\|mStart~2" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|mStart~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|verify_tr~0 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|verify_tr~0" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 182 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|verify_tr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12964 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\]  " "Automatically promoted node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\]~70 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\]~70" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[24]~70 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 13212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 852 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u4\|LRCK_1X  " "Automatically promoted node AUDIO_DAC:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Destination node AUD_DACLRCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Destination node AUD_ADCLRCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 349 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u4\|LRCK_1X~15 " "Destination node AUDIO_DAC:u4\|LRCK_1X~15" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 111 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|LRCK_1X~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12938 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 111 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u4\|oAUD_BCK  " "Automatically promoted node AUDIO_DAC:u4\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 353 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u4\|oAUD_BCK~0 " "Destination node AUDIO_DAC:u4\|oAUD_BCK~0" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464854214609 ""}  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464854214609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464854215674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464854215695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464854215695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464854215696 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464854215696 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464854215712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464854215712 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464854215712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464854215943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464854215943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464854215943 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 3.3V 17 44 0 " "Number of I/O pins in group: 61 (unused VREF, 3.3V VCCIO, 17 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1464854216097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1464854216097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464854216097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 72 13 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 72 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 68 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 66 6 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 66 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 64 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 64 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 68 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 41 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 66 8 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 66 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 54 18 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464854216097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1464854216097 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464854216097 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll 0 " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 517 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1464854216375 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[0\] oVGA_CLOCK " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"oVGA_CLOCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 517 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 331 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464854216375 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[1\] oAUD_XCK " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oAUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 517 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 354 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464854216375 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464854216460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464854220435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464854224850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464854224883 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464854274840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464854274840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464854275912 ""}
