

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1'
================================================================
* Date:           Tue Sep  2 08:46:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.072 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 6 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 7 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 8 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 9 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 10 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 11 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 12 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 13 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln4 = icmp_slt  i18 %p_read66, i18 9600" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 14 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln4_12 = icmp_slt  i18 %p_read11, i18 2688" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 15 'icmp' 'icmp_ln4_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln4_13 = icmp_slt  i18 %p_read77, i18 260608" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 16 'icmp' 'icmp_ln4_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln4_14 = icmp_slt  i18 %p_read22, i18 4224" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 17 'icmp' 'icmp_ln4_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln4_15 = icmp_slt  i18 %p_read22, i18 5504" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 18 'icmp' 'icmp_ln4_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln4_16 = icmp_slt  i18 %p_read11, i18 2176" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 19 'icmp' 'icmp_ln4_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln4_17 = icmp_slt  i18 %p_read55, i18 1072" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 20 'icmp' 'icmp_ln4_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln4_18 = icmp_slt  i18 %p_read22, i18 2944" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 21 'icmp' 'icmp_ln4_18' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln4_19 = icmp_slt  i18 %p_read77, i18 261632" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 22 'icmp' 'icmp_ln4_19' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln4_20 = icmp_slt  i18 %p_read88, i18 304" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 23 'icmp' 'icmp_ln4_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln4_21 = icmp_slt  i18 %p_read44, i18 77350" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 24 'icmp' 'icmp_ln4_21' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln4_22 = icmp_slt  i18 %p_read11, i18 7040" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 25 'icmp' 'icmp_ln4_22' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln4_23 = icmp_slt  i18 %p_read88, i18 472" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 26 'icmp' 'icmp_ln4_23' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln4_24 = icmp_slt  i18 %p_read33, i18 50834" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 27 'icmp' 'icmp_ln4_24' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln107 = xor i1 %icmp_ln4, i1 1" [firmware/BDT.h:107]   --->   Operation 28 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln4_12, i1 %icmp_ln4" [firmware/BDT.h:105]   --->   Operation 29 'and' 'and_ln105' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107_6 = xor i1 %icmp_ln4_12, i1 1" [firmware/BDT.h:107]   --->   Operation 30 'xor' 'xor_ln107_6' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln4, i1 %xor_ln107_6" [firmware/BDT.h:107]   --->   Operation 31 'and' 'and_ln107' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln105_10 = and i1 %icmp_ln4_13, i1 %xor_ln107" [firmware/BDT.h:105]   --->   Operation 32 'and' 'and_ln105_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%xor_ln107_7 = xor i1 %icmp_ln4_13, i1 1" [firmware/BDT.h:107]   --->   Operation 33 'xor' 'xor_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_2 = and i1 %xor_ln107_7, i1 %xor_ln107" [firmware/BDT.h:107]   --->   Operation 34 'and' 'and_ln107_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln105_11 = and i1 %icmp_ln4_14, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 35 'and' 'and_ln105_11' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%and_ln105_12 = and i1 %icmp_ln4_15, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 36 'and' 'and_ln105_12' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln120_12 = or i1 %and_ln105_12, i1 %and_ln105_11" [firmware/BDT.h:120]   --->   Operation 37 'or' 'or_ln120_12' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%xor_ln107_8 = xor i1 %icmp_ln4_14, i1 1" [firmware/BDT.h:107]   --->   Operation 38 'xor' 'xor_ln107_8' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_16)   --->   "%xor_ln107_9 = xor i1 %icmp_ln4_15, i1 1" [firmware/BDT.h:107]   --->   Operation 39 'xor' 'xor_ln107_9' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln105_13 = and i1 %icmp_ln4_16, i1 %and_ln105_10" [firmware/BDT.h:105]   --->   Operation 40 'and' 'and_ln105_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%and_ln105_15 = and i1 %icmp_ln4_18, i1 %and_ln105_11" [firmware/BDT.h:105]   --->   Operation 41 'and' 'and_ln105_15' <Predicate = (icmp_ln4 & or_ln120_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%and_ln105_22 = and i1 %icmp_ln4_19, i1 %xor_ln107_8" [firmware/BDT.h:105]   --->   Operation 42 'and' 'and_ln105_22' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%and_ln105_16 = and i1 %and_ln105_22, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 43 'and' 'and_ln105_16' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_16)   --->   "%and_ln105_23 = and i1 %icmp_ln4_20, i1 %xor_ln107_9" [firmware/BDT.h:105]   --->   Operation 44 'and' 'and_ln105_23' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_16)   --->   "%and_ln105_17 = and i1 %and_ln105_23, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 45 'and' 'and_ln105_17' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%or_ln120 = or i1 %and_ln105_12, i1 %and_ln105_15" [firmware/BDT.h:120]   --->   Operation 46 'or' 'or_ln120' <Predicate = (icmp_ln4 & or_ln120_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%or_ln120_13 = or i1 %or_ln120_12, i1 %and_ln105_16" [firmware/BDT.h:120]   --->   Operation 47 'or' 'or_ln120_13' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%or_ln120_14 = or i1 %and_ln105_12, i1 %and_ln105" [firmware/BDT.h:120]   --->   Operation 48 'or' 'or_ln120_14' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_16)   --->   "%or_ln120_15 = or i1 %or_ln120_14, i1 %and_ln105_17" [firmware/BDT.h:120]   --->   Operation 49 'or' 'or_ln120_15' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln120_17 = or i1 %icmp_ln4, i1 %and_ln105_13" [firmware/BDT.h:120]   --->   Operation 50 'or' 'or_ln120_17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%xor_ln120 = xor i1 %and_ln105_12, i1 1" [firmware/BDT.h:120]   --->   Operation 51 'xor' 'xor_ln120' <Predicate = (icmp_ln4 & or_ln120_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%zext_ln120 = zext i1 %xor_ln120" [firmware/BDT.h:120]   --->   Operation 52 'zext' 'zext_ln120' <Predicate = (icmp_ln4 & or_ln120_12)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%select_ln120 = select i1 %or_ln120, i2 %zext_ln120, i2 2" [firmware/BDT.h:120]   --->   Operation 53 'select' 'select_ln120' <Predicate = (icmp_ln4 & or_ln120_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120_12 = select i1 %or_ln120_12, i2 %select_ln120, i2 3" [firmware/BDT.h:120]   --->   Operation 54 'select' 'select_ln120_12' <Predicate = (icmp_ln4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%zext_ln120_3 = zext i2 %select_ln120_12" [firmware/BDT.h:120]   --->   Operation 55 'zext' 'zext_ln120_3' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%select_ln120_13 = select i1 %or_ln120_13, i3 %zext_ln120_3, i3 4" [firmware/BDT.h:120]   --->   Operation 56 'select' 'select_ln120_13' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_14 = select i1 %or_ln120_14, i3 %select_ln120_13, i3 5" [firmware/BDT.h:120]   --->   Operation 57 'select' 'select_ln120_14' <Predicate = (icmp_ln4)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_16)   --->   "%select_ln120_15 = select i1 %or_ln120_15, i3 %select_ln120_14, i3 6" [firmware/BDT.h:120]   --->   Operation 58 'select' 'select_ln120_15' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_16 = select i1 %icmp_ln4, i3 %select_ln120_15, i3 7" [firmware/BDT.h:120]   --->   Operation 59 'select' 'select_ln120_16' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_20)   --->   "%xor_ln107_10 = xor i1 %icmp_ln4_16, i1 1" [firmware/BDT.h:107]   --->   Operation 60 'xor' 'xor_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln105_14 = and i1 %icmp_ln4_17, i1 %and_ln107_2" [firmware/BDT.h:105]   --->   Operation 61 'and' 'and_ln105_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_18)   --->   "%and_ln105_18 = and i1 %icmp_ln4_21, i1 %and_ln105_13" [firmware/BDT.h:105]   --->   Operation 62 'and' 'and_ln105_18' <Predicate = (or_ln120_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_20)   --->   "%and_ln105_24 = and i1 %icmp_ln4_22, i1 %xor_ln107_10" [firmware/BDT.h:105]   --->   Operation 63 'and' 'and_ln105_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_20)   --->   "%and_ln105_19 = and i1 %and_ln105_24, i1 %and_ln105_10" [firmware/BDT.h:105]   --->   Operation 64 'and' 'and_ln105_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_22)   --->   "%and_ln105_20 = and i1 %icmp_ln4_23, i1 %and_ln105_14" [firmware/BDT.h:105]   --->   Operation 65 'and' 'and_ln105_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_18)   --->   "%or_ln120_16 = or i1 %icmp_ln4, i1 %and_ln105_18" [firmware/BDT.h:120]   --->   Operation 66 'or' 'or_ln120_16' <Predicate = (or_ln120_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_20)   --->   "%or_ln120_18 = or i1 %or_ln120_17, i1 %and_ln105_19" [firmware/BDT.h:120]   --->   Operation 67 'or' 'or_ln120_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln120_19 = or i1 %icmp_ln4, i1 %and_ln105_10" [firmware/BDT.h:120]   --->   Operation 68 'or' 'or_ln120_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_22)   --->   "%or_ln120_20 = or i1 %or_ln120_19, i1 %and_ln105_20" [firmware/BDT.h:120]   --->   Operation 69 'or' 'or_ln120_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln120_21 = or i1 %or_ln120_19, i1 %and_ln105_14" [firmware/BDT.h:120]   --->   Operation 70 'or' 'or_ln120_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_18)   --->   "%zext_ln120_4 = zext i3 %select_ln120_16" [firmware/BDT.h:120]   --->   Operation 71 'zext' 'zext_ln120_4' <Predicate = (or_ln120_17)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_18)   --->   "%select_ln120_17 = select i1 %or_ln120_16, i4 %zext_ln120_4, i4 8" [firmware/BDT.h:120]   --->   Operation 72 'select' 'select_ln120_17' <Predicate = (or_ln120_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_18 = select i1 %or_ln120_17, i4 %select_ln120_17, i4 9" [firmware/BDT.h:120]   --->   Operation 73 'select' 'select_ln120_18' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_20)   --->   "%select_ln120_19 = select i1 %or_ln120_18, i4 %select_ln120_18, i4 10" [firmware/BDT.h:120]   --->   Operation 74 'select' 'select_ln120_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_20 = select i1 %or_ln120_19, i4 %select_ln120_19, i4 11" [firmware/BDT.h:120]   --->   Operation 75 'select' 'select_ln120_20' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_22)   --->   "%select_ln120_21 = select i1 %or_ln120_20, i4 %select_ln120_20, i4 12" [firmware/BDT.h:120]   --->   Operation 76 'select' 'select_ln120_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_22 = select i1 %or_ln120_21, i4 %select_ln120_21, i4 13" [firmware/BDT.h:120]   --->   Operation 77 'select' 'select_ln120_22' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln107_11 = xor i1 %icmp_ln4_17, i1 1" [firmware/BDT.h:107]   --->   Operation 79 'xor' 'xor_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_25 = and i1 %icmp_ln4_24, i1 %xor_ln107_11" [firmware/BDT.h:105]   --->   Operation 80 'and' 'and_ln105_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_21 = and i1 %and_ln105_25, i1 %and_ln107_2" [firmware/BDT.h:105]   --->   Operation 81 'and' 'and_ln105_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln120_22 = or i1 %or_ln120_21, i1 %and_ln105_21" [firmware/BDT.h:120]   --->   Operation 82 'or' 'or_ln120_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln120_23 = select i1 %or_ln120_22, i4 %select_ln120_22, i4 14" [firmware/BDT.h:120]   --->   Operation 83 'select' 'select_ln120_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.24ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.15i11.i11.i4, i4 0, i11 1493, i4 1, i11 252, i4 2, i11 1591, i4 3, i11 936, i4 4, i11 132, i4 5, i11 1847, i4 6, i11 1488, i4 7, i11 1648, i4 8, i11 76, i4 9, i11 1401, i4 10, i11 1079, i4 11, i11 129, i4 12, i11 1812, i4 13, i11 1610, i4 14, i11 1890, i11 0, i4 %select_ln120_23" [firmware/BDT.h:121]   --->   Operation 84 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.24> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i11 %agg_result" [firmware/BDT.h:125]   --->   Operation 85 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read88         (read        ) [ 000000]
p_read77         (read        ) [ 000000]
p_read66         (read        ) [ 000000]
p_read55         (read        ) [ 000000]
p_read44         (read        ) [ 000000]
p_read33         (read        ) [ 000000]
p_read22         (read        ) [ 000000]
p_read11         (read        ) [ 000000]
icmp_ln4         (icmp        ) [ 011110]
icmp_ln4_12      (icmp        ) [ 011000]
icmp_ln4_13      (icmp        ) [ 011000]
icmp_ln4_14      (icmp        ) [ 011100]
icmp_ln4_15      (icmp        ) [ 011100]
icmp_ln4_16      (icmp        ) [ 011110]
icmp_ln4_17      (icmp        ) [ 011111]
icmp_ln4_18      (icmp        ) [ 011100]
icmp_ln4_19      (icmp        ) [ 011100]
icmp_ln4_20      (icmp        ) [ 011100]
icmp_ln4_21      (icmp        ) [ 011110]
icmp_ln4_22      (icmp        ) [ 011110]
icmp_ln4_23      (icmp        ) [ 011110]
icmp_ln4_24      (icmp        ) [ 011111]
xor_ln107        (xor         ) [ 000000]
and_ln105        (and         ) [ 010100]
xor_ln107_6      (xor         ) [ 000000]
and_ln107        (and         ) [ 010100]
and_ln105_10     (and         ) [ 010110]
xor_ln107_7      (xor         ) [ 000000]
and_ln107_2      (and         ) [ 010111]
and_ln105_11     (and         ) [ 010100]
and_ln105_12     (and         ) [ 010100]
or_ln120_12      (or          ) [ 010100]
xor_ln107_8      (xor         ) [ 000000]
xor_ln107_9      (xor         ) [ 000000]
and_ln105_13     (and         ) [ 010010]
and_ln105_15     (and         ) [ 000000]
and_ln105_22     (and         ) [ 000000]
and_ln105_16     (and         ) [ 000000]
and_ln105_23     (and         ) [ 000000]
and_ln105_17     (and         ) [ 000000]
or_ln120         (or          ) [ 000000]
or_ln120_13      (or          ) [ 000000]
or_ln120_14      (or          ) [ 000000]
or_ln120_15      (or          ) [ 000000]
or_ln120_17      (or          ) [ 010010]
xor_ln120        (xor         ) [ 000000]
zext_ln120       (zext        ) [ 000000]
select_ln120     (select      ) [ 000000]
select_ln120_12  (select      ) [ 000000]
zext_ln120_3     (zext        ) [ 000000]
select_ln120_13  (select      ) [ 000000]
select_ln120_14  (select      ) [ 000000]
select_ln120_15  (select      ) [ 000000]
select_ln120_16  (select      ) [ 010010]
xor_ln107_10     (xor         ) [ 000000]
and_ln105_14     (and         ) [ 000000]
and_ln105_18     (and         ) [ 000000]
and_ln105_24     (and         ) [ 000000]
and_ln105_19     (and         ) [ 000000]
and_ln105_20     (and         ) [ 000000]
or_ln120_16      (or          ) [ 000000]
or_ln120_18      (or          ) [ 000000]
or_ln120_19      (or          ) [ 000000]
or_ln120_20      (or          ) [ 000000]
or_ln120_21      (or          ) [ 010001]
zext_ln120_4     (zext        ) [ 000000]
select_ln120_17  (select      ) [ 000000]
select_ln120_18  (select      ) [ 000000]
select_ln120_19  (select      ) [ 000000]
select_ln120_20  (select      ) [ 000000]
select_ln120_21  (select      ) [ 000000]
select_ln120_22  (select      ) [ 010001]
specpipeline_ln0 (specpipeline) [ 000000]
xor_ln107_11     (xor         ) [ 000000]
and_ln105_25     (and         ) [ 000000]
and_ln105_21     (and         ) [ 000000]
or_ln120_22      (or          ) [ 000000]
select_ln120_23  (select      ) [ 000000]
agg_result       (sparsemux   ) [ 000000]
ret_ln125        (ret         ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.15i11.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="p_read88_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="0"/>
<pin id="135" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read88/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read77_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="0"/>
<pin id="141" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read77/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read66_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="0"/>
<pin id="147" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read66/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read55_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read55/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read44_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="0" index="1" bw="18" slack="0"/>
<pin id="159" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read33_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="0" index="1" bw="18" slack="0"/>
<pin id="165" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read22_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="18" slack="0"/>
<pin id="171" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read11_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="0"/>
<pin id="177" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln4_12_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln4_13_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_13/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln4_14_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="0"/>
<pin id="200" dir="0" index="1" bw="14" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_14/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln4_15_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="14" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_15/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln4_16_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_16/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln4_17_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="18" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_17/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln4_18_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="18" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_18/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln4_19_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_19/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln4_20_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_20/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln4_21_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_21/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln4_22_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="14" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_22/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln4_23_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_23/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln4_24_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="0"/>
<pin id="260" dir="0" index="1" bw="17" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_24/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln107_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln105_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln107_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_6/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln107_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln105_10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_10/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln107_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_7/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="and_ln107_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln105_11_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_11/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln105_12_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_12/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln120_12_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_12/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln107_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_8/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln107_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_9/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="and_ln105_13_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2"/>
<pin id="327" dir="0" index="1" bw="1" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_13/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="and_ln105_15_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="2"/>
<pin id="331" dir="0" index="1" bw="1" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_15/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln105_22_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="2"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_22/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln105_16_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="1"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_16/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="and_ln105_23_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="2"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_23/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln105_17_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_17/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln120_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln120_13_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_13/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln120_14_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="1" slack="1"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_14/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln120_15_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_15/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln120_17_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_17/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln120_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln120_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln120_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="2" slack="0"/>
<pin id="391" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln120_12_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_12/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln120_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln120_13_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_13/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln120_14_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="3" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_14/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln120_15_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="0"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_15/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln120_16_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="2"/>
<pin id="432" dir="0" index="1" bw="3" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_16/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln107_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="3"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_10/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln105_14_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="3"/>
<pin id="444" dir="0" index="1" bw="1" slack="2"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_14/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln105_18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="3"/>
<pin id="448" dir="0" index="1" bw="1" slack="1"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_18/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln105_24_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="3"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_24/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln105_19_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="2"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_19/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln105_20_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="3"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_20/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln120_16_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="3"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_16/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln120_18_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_18/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln120_19_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="3"/>
<pin id="477" dir="0" index="1" bw="1" slack="2"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_19/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln120_20_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_20/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln120_21_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_21/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln120_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_4/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln120_17_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_17/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln120_18_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_18/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln120_19_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_19/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln120_20_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_20/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln120_21_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="0" index="2" bw="3" slack="0"/>
<pin id="529" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_21/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln120_22_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_22/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln107_11_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="4"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_11/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln105_25_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="4"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_25/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln105_21_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="3"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_21/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln120_22_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_22/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln120_23_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="1"/>
<pin id="564" dir="0" index="2" bw="2" slack="0"/>
<pin id="565" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_23/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="agg_result_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="11" slack="0"/>
<pin id="572" dir="0" index="3" bw="1" slack="0"/>
<pin id="573" dir="0" index="4" bw="9" slack="0"/>
<pin id="574" dir="0" index="5" bw="3" slack="0"/>
<pin id="575" dir="0" index="6" bw="10" slack="0"/>
<pin id="576" dir="0" index="7" bw="3" slack="0"/>
<pin id="577" dir="0" index="8" bw="11" slack="0"/>
<pin id="578" dir="0" index="9" bw="4" slack="0"/>
<pin id="579" dir="0" index="10" bw="9" slack="0"/>
<pin id="580" dir="0" index="11" bw="4" slack="0"/>
<pin id="581" dir="0" index="12" bw="9" slack="0"/>
<pin id="582" dir="0" index="13" bw="4" slack="0"/>
<pin id="583" dir="0" index="14" bw="11" slack="0"/>
<pin id="584" dir="0" index="15" bw="4" slack="0"/>
<pin id="585" dir="0" index="16" bw="10" slack="0"/>
<pin id="586" dir="0" index="17" bw="4" slack="0"/>
<pin id="587" dir="0" index="18" bw="8" slack="0"/>
<pin id="588" dir="0" index="19" bw="4" slack="0"/>
<pin id="589" dir="0" index="20" bw="11" slack="0"/>
<pin id="590" dir="0" index="21" bw="4" slack="0"/>
<pin id="591" dir="0" index="22" bw="11" slack="0"/>
<pin id="592" dir="0" index="23" bw="4" slack="0"/>
<pin id="593" dir="0" index="24" bw="9" slack="0"/>
<pin id="594" dir="0" index="25" bw="3" slack="0"/>
<pin id="595" dir="0" index="26" bw="9" slack="0"/>
<pin id="596" dir="0" index="27" bw="3" slack="0"/>
<pin id="597" dir="0" index="28" bw="10" slack="0"/>
<pin id="598" dir="0" index="29" bw="2" slack="0"/>
<pin id="599" dir="0" index="30" bw="9" slack="0"/>
<pin id="600" dir="0" index="31" bw="1" slack="0"/>
<pin id="601" dir="0" index="32" bw="4" slack="0"/>
<pin id="602" dir="1" index="33" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="agg_result/5 "/>
</bind>
</comp>

<comp id="636" class="1005" name="icmp_ln4_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

<comp id="647" class="1005" name="icmp_ln4_12_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4_12 "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln4_13_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4_13 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln4_14_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4_14 "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln4_15_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4_15 "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln4_16_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="2"/>
<pin id="673" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln4_16 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln4_17_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="3"/>
<pin id="679" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln4_17 "/>
</bind>
</comp>

<comp id="683" class="1005" name="icmp_ln4_18_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="2"/>
<pin id="685" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln4_18 "/>
</bind>
</comp>

<comp id="688" class="1005" name="icmp_ln4_19_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="2"/>
<pin id="690" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln4_19 "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln4_20_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="2"/>
<pin id="695" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln4_20 "/>
</bind>
</comp>

<comp id="698" class="1005" name="icmp_ln4_21_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="3"/>
<pin id="700" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln4_21 "/>
</bind>
</comp>

<comp id="703" class="1005" name="icmp_ln4_22_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="3"/>
<pin id="705" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln4_22 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln4_23_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="3"/>
<pin id="710" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln4_23 "/>
</bind>
</comp>

<comp id="713" class="1005" name="icmp_ln4_24_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="4"/>
<pin id="715" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln4_24 "/>
</bind>
</comp>

<comp id="718" class="1005" name="and_ln105_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln105 "/>
</bind>
</comp>

<comp id="724" class="1005" name="and_ln107_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln107 "/>
</bind>
</comp>

<comp id="729" class="1005" name="and_ln105_10_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln105_10 "/>
</bind>
</comp>

<comp id="736" class="1005" name="and_ln107_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="2"/>
<pin id="738" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln107_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="and_ln105_11_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln105_11 "/>
</bind>
</comp>

<comp id="747" class="1005" name="and_ln105_12_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln105_12 "/>
</bind>
</comp>

<comp id="754" class="1005" name="or_ln120_12_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_12 "/>
</bind>
</comp>

<comp id="760" class="1005" name="and_ln105_13_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln105_13 "/>
</bind>
</comp>

<comp id="765" class="1005" name="or_ln120_17_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_17 "/>
</bind>
</comp>

<comp id="771" class="1005" name="select_ln120_16_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="1"/>
<pin id="773" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln120_16 "/>
</bind>
</comp>

<comp id="776" class="1005" name="or_ln120_21_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_21 "/>
</bind>
</comp>

<comp id="781" class="1005" name="select_ln120_22_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln120_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="144" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="174" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="138" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="168" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="168" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="174" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="150" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="168" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="138" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="132" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="156" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="174" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="132" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="162" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="264" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="264" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="269" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="278" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="337"><net_src comp="315" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="320" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="329" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="338" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="348" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="325" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="353" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="358" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="363" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="406" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="367" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="414" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="422" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="442" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="446" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="455" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="460" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="475" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="442" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="499"><net_src comp="465" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="494" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="470" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="502" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="475" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="509" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="479" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="517" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="68" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="485" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="525" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="46" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="603"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="604"><net_src comp="84" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="606"><net_src comp="88" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="607"><net_src comp="90" pin="0"/><net_sink comp="568" pin=4"/></net>

<net id="608"><net_src comp="92" pin="0"/><net_sink comp="568" pin=5"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="568" pin=6"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="568" pin=7"/></net>

<net id="611"><net_src comp="98" pin="0"/><net_sink comp="568" pin=8"/></net>

<net id="612"><net_src comp="100" pin="0"/><net_sink comp="568" pin=9"/></net>

<net id="613"><net_src comp="102" pin="0"/><net_sink comp="568" pin=10"/></net>

<net id="614"><net_src comp="104" pin="0"/><net_sink comp="568" pin=11"/></net>

<net id="615"><net_src comp="106" pin="0"/><net_sink comp="568" pin=12"/></net>

<net id="616"><net_src comp="108" pin="0"/><net_sink comp="568" pin=13"/></net>

<net id="617"><net_src comp="110" pin="0"/><net_sink comp="568" pin=14"/></net>

<net id="618"><net_src comp="112" pin="0"/><net_sink comp="568" pin=15"/></net>

<net id="619"><net_src comp="114" pin="0"/><net_sink comp="568" pin=16"/></net>

<net id="620"><net_src comp="60" pin="0"/><net_sink comp="568" pin=17"/></net>

<net id="621"><net_src comp="116" pin="0"/><net_sink comp="568" pin=18"/></net>

<net id="622"><net_src comp="62" pin="0"/><net_sink comp="568" pin=19"/></net>

<net id="623"><net_src comp="118" pin="0"/><net_sink comp="568" pin=20"/></net>

<net id="624"><net_src comp="64" pin="0"/><net_sink comp="568" pin=21"/></net>

<net id="625"><net_src comp="120" pin="0"/><net_sink comp="568" pin=22"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="568" pin=23"/></net>

<net id="627"><net_src comp="122" pin="0"/><net_sink comp="568" pin=24"/></net>

<net id="628"><net_src comp="68" pin="0"/><net_sink comp="568" pin=25"/></net>

<net id="629"><net_src comp="124" pin="0"/><net_sink comp="568" pin=26"/></net>

<net id="630"><net_src comp="70" pin="0"/><net_sink comp="568" pin=27"/></net>

<net id="631"><net_src comp="126" pin="0"/><net_sink comp="568" pin=28"/></net>

<net id="632"><net_src comp="80" pin="0"/><net_sink comp="568" pin=29"/></net>

<net id="633"><net_src comp="128" pin="0"/><net_sink comp="568" pin=30"/></net>

<net id="634"><net_src comp="130" pin="0"/><net_sink comp="568" pin=31"/></net>

<net id="635"><net_src comp="561" pin="3"/><net_sink comp="568" pin=32"/></net>

<net id="639"><net_src comp="180" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="650"><net_src comp="186" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="656"><net_src comp="192" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="662"><net_src comp="198" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="668"><net_src comp="204" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="674"><net_src comp="210" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="680"><net_src comp="216" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="686"><net_src comp="222" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="691"><net_src comp="228" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="696"><net_src comp="234" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="701"><net_src comp="240" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="706"><net_src comp="246" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="711"><net_src comp="252" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="716"><net_src comp="258" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="721"><net_src comp="269" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="727"><net_src comp="278" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="732"><net_src comp="283" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="739"><net_src comp="293" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="745"><net_src comp="299" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="750"><net_src comp="304" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="757"><net_src comp="309" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="763"><net_src comp="325" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="768"><net_src comp="373" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="774"><net_src comp="430" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="779"><net_src comp="485" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="784"><net_src comp="533" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="561" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read1 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read2 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read3 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read4 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read5 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read6 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read7 | {1 }
	Port: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 : p_read8 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		select_ln120 : 1
		select_ln120_12 : 2
		zext_ln120_3 : 3
		select_ln120_13 : 4
		select_ln120_14 : 5
		select_ln120_15 : 6
		select_ln120_16 : 7
	State 4
		select_ln120_18 : 1
		select_ln120_19 : 2
		select_ln120_20 : 3
		select_ln120_21 : 4
		select_ln120_22 : 5
	State 5
		agg_result : 1
		ret_ln125 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     icmp_ln4_fu_180    |    0    |    25   |
|          |   icmp_ln4_12_fu_186   |    0    |    25   |
|          |   icmp_ln4_13_fu_192   |    0    |    25   |
|          |   icmp_ln4_14_fu_198   |    0    |    25   |
|          |   icmp_ln4_15_fu_204   |    0    |    25   |
|          |   icmp_ln4_16_fu_210   |    0    |    25   |
|   icmp   |   icmp_ln4_17_fu_216   |    0    |    25   |
|          |   icmp_ln4_18_fu_222   |    0    |    25   |
|          |   icmp_ln4_19_fu_228   |    0    |    25   |
|          |   icmp_ln4_20_fu_234   |    0    |    25   |
|          |   icmp_ln4_21_fu_240   |    0    |    25   |
|          |   icmp_ln4_22_fu_246   |    0    |    25   |
|          |   icmp_ln4_23_fu_252   |    0    |    25   |
|          |   icmp_ln4_24_fu_258   |    0    |    25   |
|----------|------------------------|---------|---------|
| sparsemux|    agg_result_fu_568   |    0    |    65   |
|----------|------------------------|---------|---------|
|          |   select_ln120_fu_387  |    0    |    2    |
|          | select_ln120_12_fu_395 |    0    |    2    |
|          | select_ln120_13_fu_406 |    0    |    3    |
|          | select_ln120_14_fu_414 |    0    |    3    |
|          | select_ln120_15_fu_422 |    0    |    3    |
|          | select_ln120_16_fu_430 |    0    |    3    |
|  select  | select_ln120_17_fu_494 |    0    |    4    |
|          | select_ln120_18_fu_502 |    0    |    4    |
|          | select_ln120_19_fu_509 |    0    |    4    |
|          | select_ln120_20_fu_517 |    0    |    4    |
|          | select_ln120_21_fu_525 |    0    |    4    |
|          | select_ln120_22_fu_533 |    0    |    4    |
|          | select_ln120_23_fu_561 |    0    |    4    |
|----------|------------------------|---------|---------|
|          |    and_ln105_fu_269    |    0    |    2    |
|          |    and_ln107_fu_278    |    0    |    2    |
|          |   and_ln105_10_fu_283  |    0    |    2    |
|          |   and_ln107_2_fu_293   |    0    |    2    |
|          |   and_ln105_11_fu_299  |    0    |    2    |
|          |   and_ln105_12_fu_304  |    0    |    2    |
|          |   and_ln105_13_fu_325  |    0    |    2    |
|          |   and_ln105_15_fu_329  |    0    |    2    |
|          |   and_ln105_22_fu_333  |    0    |    2    |
|    and   |   and_ln105_16_fu_338  |    0    |    2    |
|          |   and_ln105_23_fu_343  |    0    |    2    |
|          |   and_ln105_17_fu_348  |    0    |    2    |
|          |   and_ln105_14_fu_442  |    0    |    2    |
|          |   and_ln105_18_fu_446  |    0    |    2    |
|          |   and_ln105_24_fu_450  |    0    |    2    |
|          |   and_ln105_19_fu_455  |    0    |    2    |
|          |   and_ln105_20_fu_460  |    0    |    2    |
|          |   and_ln105_25_fu_546  |    0    |    2    |
|          |   and_ln105_21_fu_551  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   or_ln120_12_fu_309   |    0    |    2    |
|          |     or_ln120_fu_353    |    0    |    2    |
|          |   or_ln120_13_fu_358   |    0    |    2    |
|          |   or_ln120_14_fu_363   |    0    |    2    |
|          |   or_ln120_15_fu_367   |    0    |    2    |
|    or    |   or_ln120_17_fu_373   |    0    |    2    |
|          |   or_ln120_16_fu_465   |    0    |    2    |
|          |   or_ln120_18_fu_470   |    0    |    2    |
|          |   or_ln120_19_fu_475   |    0    |    2    |
|          |   or_ln120_20_fu_479   |    0    |    2    |
|          |   or_ln120_21_fu_485   |    0    |    2    |
|          |   or_ln120_22_fu_556   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln107_fu_264    |    0    |    2    |
|          |   xor_ln107_6_fu_273   |    0    |    2    |
|          |   xor_ln107_7_fu_288   |    0    |    2    |
|    xor   |   xor_ln107_8_fu_315   |    0    |    2    |
|          |   xor_ln107_9_fu_320   |    0    |    2    |
|          |    xor_ln120_fu_378    |    0    |    2    |
|          |   xor_ln107_10_fu_437  |    0    |    2    |
|          |   xor_ln107_11_fu_541  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  p_read88_read_fu_132  |    0    |    0    |
|          |  p_read77_read_fu_138  |    0    |    0    |
|          |  p_read66_read_fu_144  |    0    |    0    |
|   read   |  p_read55_read_fu_150  |    0    |    0    |
|          |  p_read44_read_fu_156  |    0    |    0    |
|          |  p_read33_read_fu_162  |    0    |    0    |
|          |  p_read22_read_fu_168  |    0    |    0    |
|          |  p_read11_read_fu_174  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln120_fu_383   |    0    |    0    |
|   zext   |   zext_ln120_3_fu_402  |    0    |    0    |
|          |   zext_ln120_4_fu_491  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   537   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  and_ln105_10_reg_729 |    1   |
|  and_ln105_11_reg_742 |    1   |
|  and_ln105_12_reg_747 |    1   |
|  and_ln105_13_reg_760 |    1   |
|   and_ln105_reg_718   |    1   |
|  and_ln107_2_reg_736  |    1   |
|   and_ln107_reg_724   |    1   |
|  icmp_ln4_12_reg_647  |    1   |
|  icmp_ln4_13_reg_653  |    1   |
|  icmp_ln4_14_reg_659  |    1   |
|  icmp_ln4_15_reg_665  |    1   |
|  icmp_ln4_16_reg_671  |    1   |
|  icmp_ln4_17_reg_677  |    1   |
|  icmp_ln4_18_reg_683  |    1   |
|  icmp_ln4_19_reg_688  |    1   |
|  icmp_ln4_20_reg_693  |    1   |
|  icmp_ln4_21_reg_698  |    1   |
|  icmp_ln4_22_reg_703  |    1   |
|  icmp_ln4_23_reg_708  |    1   |
|  icmp_ln4_24_reg_713  |    1   |
|    icmp_ln4_reg_636   |    1   |
|  or_ln120_12_reg_754  |    1   |
|  or_ln120_17_reg_765  |    1   |
|  or_ln120_21_reg_776  |    1   |
|select_ln120_16_reg_771|    3   |
|select_ln120_22_reg_781|    4   |
+-----------------------+--------+
|         Total         |   31   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   537  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   537  |
+-----------+--------+--------+
