{
  "module_name": "otx2_cpt_hw_types.h",
  "hash_id": "6f61b3ee5969086bb30b31273e191a4f7307bd6d5f431c012b31d3af96fd1591",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/marvell/octeontx2/otx2_cpt_hw_types.h",
  "human_readable_source": " \n\n#ifndef __OTX2_CPT_HW_TYPES_H\n#define __OTX2_CPT_HW_TYPES_H\n\n#include <linux/types.h>\n\n \n#define OTX2_CPT_PCI_PF_DEVICE_ID 0xA0FD\n#define OTX2_CPT_PCI_VF_DEVICE_ID 0xA0FE\n#define CN10K_CPT_PCI_PF_DEVICE_ID 0xA0F2\n#define CN10K_CPT_PCI_VF_DEVICE_ID 0xA0F3\n\n \n#define OTX2_CPT_PF_MBOX_INT\t6\n#define OTX2_CPT_PF_INT_VEC_E_MBOXX(x, a) ((x) + (a))\n\n \n#define OTX2_CPT_MAX_ENGINE_GROUPS 8\n\n \n#define OTX2_CPT_INST_SIZE\t64\n \n#define OTX2_CPT_VF_MSIX_VECTORS 1\n#define OTX2_CPT_VF_INTR_MBOX_MASK BIT(0)\n#define CN10K_CPT_VF_MBOX_REGION  (0xC0000)\n\n \n#define OTX2_CPT_LF_MSIX_VECTORS 2\n\n \n#define OTX2_CPT_PF_CONSTANTS           (0x0)\n#define OTX2_CPT_PF_RESET               (0x100)\n#define OTX2_CPT_PF_DIAG                (0x120)\n#define OTX2_CPT_PF_BIST_STATUS         (0x160)\n#define OTX2_CPT_PF_ECC0_CTL            (0x200)\n#define OTX2_CPT_PF_ECC0_FLIP           (0x210)\n#define OTX2_CPT_PF_ECC0_INT            (0x220)\n#define OTX2_CPT_PF_ECC0_INT_W1S        (0x230)\n#define OTX2_CPT_PF_ECC0_ENA_W1S        (0x240)\n#define OTX2_CPT_PF_ECC0_ENA_W1C        (0x250)\n#define OTX2_CPT_PF_MBOX_INTX(b)        (0x400 | (b) << 3)\n#define OTX2_CPT_PF_MBOX_INT_W1SX(b)    (0x420 | (b) << 3)\n#define OTX2_CPT_PF_MBOX_ENA_W1CX(b)    (0x440 | (b) << 3)\n#define OTX2_CPT_PF_MBOX_ENA_W1SX(b)    (0x460 | (b) << 3)\n#define OTX2_CPT_PF_EXEC_INT            (0x500)\n#define OTX2_CPT_PF_EXEC_INT_W1S        (0x520)\n#define OTX2_CPT_PF_EXEC_ENA_W1C        (0x540)\n#define OTX2_CPT_PF_EXEC_ENA_W1S        (0x560)\n#define OTX2_CPT_PF_GX_EN(b)            (0x600 | (b) << 3)\n#define OTX2_CPT_PF_EXEC_INFO           (0x700)\n#define OTX2_CPT_PF_EXEC_BUSY           (0x800)\n#define OTX2_CPT_PF_EXEC_INFO0          (0x900)\n#define OTX2_CPT_PF_EXEC_INFO1          (0x910)\n#define OTX2_CPT_PF_INST_REQ_PC         (0x10000)\n#define OTX2_CPT_PF_INST_LATENCY_PC     (0x10020)\n#define OTX2_CPT_PF_RD_REQ_PC           (0x10040)\n#define OTX2_CPT_PF_RD_LATENCY_PC       (0x10060)\n#define OTX2_CPT_PF_RD_UC_PC            (0x10080)\n#define OTX2_CPT_PF_ACTIVE_CYCLES_PC    (0x10100)\n#define OTX2_CPT_PF_EXE_CTL             (0x4000000)\n#define OTX2_CPT_PF_EXE_STATUS          (0x4000008)\n#define OTX2_CPT_PF_EXE_CLK             (0x4000010)\n#define OTX2_CPT_PF_EXE_DBG_CTL         (0x4000018)\n#define OTX2_CPT_PF_EXE_DBG_DATA        (0x4000020)\n#define OTX2_CPT_PF_EXE_BIST_STATUS     (0x4000028)\n#define OTX2_CPT_PF_EXE_REQ_TIMER       (0x4000030)\n#define OTX2_CPT_PF_EXE_MEM_CTL         (0x4000038)\n#define OTX2_CPT_PF_EXE_PERF_CTL        (0x4001000)\n#define OTX2_CPT_PF_EXE_DBG_CNTX(b)     (0x4001100 | (b) << 3)\n#define OTX2_CPT_PF_EXE_PERF_EVENT_CNT  (0x4001180)\n#define OTX2_CPT_PF_EXE_EPCI_INBX_CNT(b)  (0x4001200 | (b) << 3)\n#define OTX2_CPT_PF_EXE_EPCI_OUTBX_CNT(b) (0x4001240 | (b) << 3)\n#define OTX2_CPT_PF_ENGX_UCODE_BASE(b)  (0x4002000 | (b) << 3)\n#define OTX2_CPT_PF_QX_CTL(b)           (0x8000000 | (b) << 20)\n#define OTX2_CPT_PF_QX_GMCTL(b)         (0x8000020 | (b) << 20)\n#define OTX2_CPT_PF_QX_CTL2(b)          (0x8000100 | (b) << 20)\n#define OTX2_CPT_PF_VFX_MBOXX(b, c)     (0x8001000 | (b) << 20 | \\\n\t\t\t\t\t (c) << 8)\n\n \n#define OTX2_CPT_LF_CTL                 (0x10)\n#define OTX2_CPT_LF_DONE_WAIT           (0x30)\n#define OTX2_CPT_LF_INPROG              (0x40)\n#define OTX2_CPT_LF_DONE                (0x50)\n#define OTX2_CPT_LF_DONE_ACK            (0x60)\n#define OTX2_CPT_LF_DONE_INT_ENA_W1S    (0x90)\n#define OTX2_CPT_LF_DONE_INT_ENA_W1C    (0xa0)\n#define OTX2_CPT_LF_MISC_INT            (0xb0)\n#define OTX2_CPT_LF_MISC_INT_W1S        (0xc0)\n#define OTX2_CPT_LF_MISC_INT_ENA_W1S    (0xd0)\n#define OTX2_CPT_LF_MISC_INT_ENA_W1C    (0xe0)\n#define OTX2_CPT_LF_Q_BASE              (0xf0)\n#define OTX2_CPT_LF_Q_SIZE              (0x100)\n#define OTX2_CPT_LF_Q_INST_PTR          (0x110)\n#define OTX2_CPT_LF_Q_GRP_PTR           (0x120)\n#define OTX2_CPT_LF_NQX(a)              (0x400 | (a) << 3)\n#define OTX2_CPT_RVU_FUNC_BLKADDR_SHIFT 20\n \n#define OTX2_CPT_LMT_LFBASE             BIT_ULL(OTX2_CPT_RVU_FUNC_BLKADDR_SHIFT)\n#define OTX2_CPT_LMT_LF_LMTLINEX(a)     (OTX2_CPT_LMT_LFBASE | 0x000 | \\\n\t\t\t\t\t (a) << 12)\n \n#define OTX2_RVU_VF_INT                 (0x20)\n#define OTX2_RVU_VF_INT_W1S             (0x28)\n#define OTX2_RVU_VF_INT_ENA_W1S         (0x30)\n#define OTX2_RVU_VF_INT_ENA_W1C         (0x38)\n\n \nenum otx2_cpt_ucode_comp_code_e {\n\tOTX2_CPT_UCC_SUCCESS = 0x00,\n\tOTX2_CPT_UCC_INVALID_OPCODE = 0x01,\n\n\t \n\tOTX2_CPT_UCC_SG_WRITE_LENGTH = 0x02,\n\tOTX2_CPT_UCC_SG_LIST = 0x03,\n\tOTX2_CPT_UCC_SG_NOT_SUPPORTED = 0x04,\n\n};\n\n \nenum otx2_cpt_comp_e {\n\tOTX2_CPT_COMP_E_NOTDONE = 0x00,\n\tOTX2_CPT_COMP_E_GOOD = 0x01,\n\tOTX2_CPT_COMP_E_FAULT = 0x02,\n\tOTX2_CPT_COMP_E_HWERR = 0x04,\n\tOTX2_CPT_COMP_E_INSTERR = 0x05,\n\tOTX2_CPT_COMP_E_WARN = 0x06\n};\n\n \nenum otx2_cpt_vf_int_vec_e {\n\tOTX2_CPT_VF_INT_VEC_E_MBOX = 0x00\n};\n\n \nenum otx2_cpt_lf_int_vec_e {\n\tOTX2_CPT_LF_INT_VEC_E_MISC = 0x00,\n\tOTX2_CPT_LF_INT_VEC_E_DONE = 0x01\n};\n\n \nunion otx2_cpt_inst_s {\n\tu64 u[8];\n\n\tstruct {\n\t\t \n\t\tu64 nixtxl:3;\n\t\tu64 doneint:1;\n\t\tu64 nixtx_addr:60;\n\t\t \n\t\tu64 res_addr;\n\t\t \n\t\tu64 tag:32;\n\t\tu64 tt:2;\n\t\tu64 grp:10;\n\t\tu64 reserved_172_175:4;\n\t\tu64 rvu_pf_func:16;\n\t\t \n\t\tu64 qord:1;\n\t\tu64 reserved_194_193:2;\n\t\tu64 wq_ptr:61;\n\t\t \n\t\tu64 ei0;\n\t\t \n\t\tu64 ei1;\n\t\t \n\t\tu64 ei2;\n\t\t \n\t\tu64 ei3;\n\t} s;\n};\n\n \nunion otx2_cpt_res_s {\n\tu64 u[2];\n\n\tstruct cn9k_cpt_res_s {\n\t\tu64 compcode:8;\n\t\tu64 uc_compcode:8;\n\t\tu64 doneint:1;\n\t\tu64 reserved_17_63:47;\n\t\tu64 reserved_64_127;\n\t} s;\n\n\tstruct cn10k_cpt_res_s {\n\t\tu64 compcode:7;\n\t\tu64 doneint:1;\n\t\tu64 uc_compcode:8;\n\t\tu64 rlen:16;\n\t\tu64 spi:32;\n\t\tu64 esn;\n\t} cn10k;\n};\n\n \nunion otx2_cptx_af_constants1 {\n\tu64 u;\n\tstruct otx2_cptx_af_constants1_s {\n\t\tu64 se:16;\n\t\tu64 ie:16;\n\t\tu64 ae:16;\n\t\tu64 reserved_48_63:16;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_misc_int {\n\tu64 u;\n\tstruct otx2_cptx_lf_misc_int_s {\n\t\tu64 reserved_0:1;\n\t\tu64 nqerr:1;\n\t\tu64 irde:1;\n\t\tu64 nwrp:1;\n\t\tu64 reserved_4:1;\n\t\tu64 hwerr:1;\n\t\tu64 fault:1;\n\t\tu64 reserved_7_63:57;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_misc_int_ena_w1s {\n\tu64 u;\n\tstruct otx2_cptx_lf_misc_int_ena_w1s_s {\n\t\tu64 reserved_0:1;\n\t\tu64 nqerr:1;\n\t\tu64 irde:1;\n\t\tu64 nwrp:1;\n\t\tu64 reserved_4:1;\n\t\tu64 hwerr:1;\n\t\tu64 fault:1;\n\t\tu64 reserved_7_63:57;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_ctl {\n\tu64 u;\n\tstruct otx2_cptx_lf_ctl_s {\n\t\tu64 ena:1;\n\t\tu64 fc_ena:1;\n\t\tu64 fc_up_crossing:1;\n\t\tu64 reserved_3:1;\n\t\tu64 fc_hyst_bits:4;\n\t\tu64 reserved_8_63:56;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_done_wait {\n\tu64 u;\n\tstruct otx2_cptx_lf_done_wait_s {\n\t\tu64 num_wait:20;\n\t\tu64 reserved_20_31:12;\n\t\tu64 time_wait:16;\n\t\tu64 reserved_48_63:16;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_done {\n\tu64 u;\n\tstruct otx2_cptx_lf_done_s {\n\t\tu64 done:20;\n\t\tu64 reserved_20_63:44;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_inprog {\n\tu64 u;\n\tstruct otx2_cptx_lf_inprog_s {\n\t\tu64 inflight:9;\n\t\tu64 reserved_9_15:7;\n\t\tu64 eena:1;\n\t\tu64 grp_drp:1;\n\t\tu64 reserved_18_30:13;\n\t\tu64 grb_partial:1;\n\t\tu64 grb_cnt:8;\n\t\tu64 gwb_cnt:8;\n\t\tu64 reserved_48_63:16;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_q_base {\n\tu64 u;\n\tstruct otx2_cptx_lf_q_base_s {\n\t\tu64 fault:1;\n\t\tu64 reserved_1_6:6;\n\t\tu64 addr:46;\n\t\tu64 reserved_53_63:11;\n\t} s;\n};\n\n \nunion otx2_cptx_lf_q_size {\n\tu64 u;\n\tstruct otx2_cptx_lf_q_size_s {\n\t\tu64 size_div40:15;\n\t\tu64 reserved_15_63:49;\n\t} s;\n};\n\n \nunion otx2_cptx_af_lf_ctrl {\n\tu64 u;\n\tstruct otx2_cptx_af_lf_ctrl_s {\n\t\tu64 pri:1;\n\t\tu64 reserved_1_8:8;\n\t\tu64 pf_func_inst:1;\n\t\tu64 cont_err:1;\n\t\tu64 reserved_11_15:5;\n\t\tu64 nixtx_en:1;\n\t\tu64 reserved_17_47:31;\n\t\tu64 grp:8;\n\t\tu64 reserved_56_63:8;\n\t} s;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}