vendor_name = ModelSim
source_file = 1, D:/Quartus_document/5/fenping/fenping.vhd
source_file = 1, D:/Quartus_document/5/fenping/db/fenping.cbx.xml
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = fenping
instance = comp, \out_1Hz~output\, out_1Hz~output, fenping, 1
instance = comp, \clk~input\, clk~input, fenping, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, fenping, 1
instance = comp, \Add0~0\, Add0~0, fenping, 1
instance = comp, \count_1Hz[0]\, count_1Hz[0], fenping, 1
instance = comp, \Add0~2\, Add0~2, fenping, 1
instance = comp, \count_1Hz[1]\, count_1Hz[1], fenping, 1
instance = comp, \Add0~4\, Add0~4, fenping, 1
instance = comp, \count_1Hz[2]\, count_1Hz[2], fenping, 1
instance = comp, \Add0~6\, Add0~6, fenping, 1
instance = comp, \count_1Hz[3]\, count_1Hz[3], fenping, 1
instance = comp, \Add0~8\, Add0~8, fenping, 1
instance = comp, \count_1Hz[4]\, count_1Hz[4], fenping, 1
instance = comp, \Add0~10\, Add0~10, fenping, 1
instance = comp, \count_1Hz[5]\, count_1Hz[5], fenping, 1
instance = comp, \Add0~12\, Add0~12, fenping, 1
instance = comp, \count_1Hz~2\, count_1Hz~2, fenping, 1
instance = comp, \count_1Hz[6]\, count_1Hz[6], fenping, 1
instance = comp, \Add0~14\, Add0~14, fenping, 1
instance = comp, \count_1Hz[7]\, count_1Hz[7], fenping, 1
instance = comp, \Add0~16\, Add0~16, fenping, 1
instance = comp, \count_1Hz[8]\, count_1Hz[8], fenping, 1
instance = comp, \Add0~18\, Add0~18, fenping, 1
instance = comp, \count_1Hz[9]\, count_1Hz[9], fenping, 1
instance = comp, \Add0~20\, Add0~20, fenping, 1
instance = comp, \count_1Hz[10]\, count_1Hz[10], fenping, 1
instance = comp, \Add0~22\, Add0~22, fenping, 1
instance = comp, \count_1Hz~1\, count_1Hz~1, fenping, 1
instance = comp, \count_1Hz[11]\, count_1Hz[11], fenping, 1
instance = comp, \Add0~24\, Add0~24, fenping, 1
instance = comp, \count_1Hz~0\, count_1Hz~0, fenping, 1
instance = comp, \count_1Hz[12]\, count_1Hz[12], fenping, 1
instance = comp, \Add0~26\, Add0~26, fenping, 1
instance = comp, \count_1Hz~3\, count_1Hz~3, fenping, 1
instance = comp, \count_1Hz[13]\, count_1Hz[13], fenping, 1
instance = comp, \Add0~28\, Add0~28, fenping, 1
instance = comp, \count_1Hz~4\, count_1Hz~4, fenping, 1
instance = comp, \count_1Hz[14]\, count_1Hz[14], fenping, 1
instance = comp, \Add0~30\, Add0~30, fenping, 1
instance = comp, \count_1Hz[15]\, count_1Hz[15], fenping, 1
instance = comp, \Add0~32\, Add0~32, fenping, 1
instance = comp, \count_1Hz~5\, count_1Hz~5, fenping, 1
instance = comp, \count_1Hz[16]\, count_1Hz[16], fenping, 1
instance = comp, \Add0~34\, Add0~34, fenping, 1
instance = comp, \count_1Hz[17]\, count_1Hz[17], fenping, 1
instance = comp, \Add0~36\, Add0~36, fenping, 1
instance = comp, \count_1Hz~6\, count_1Hz~6, fenping, 1
instance = comp, \count_1Hz[18]\, count_1Hz[18], fenping, 1
instance = comp, \Add0~38\, Add0~38, fenping, 1
instance = comp, \count_1Hz~7\, count_1Hz~7, fenping, 1
instance = comp, \count_1Hz[19]\, count_1Hz[19], fenping, 1
instance = comp, \Add0~40\, Add0~40, fenping, 1
instance = comp, \count_1Hz~9\, count_1Hz~9, fenping, 1
instance = comp, \count_1Hz[20]\, count_1Hz[20], fenping, 1
instance = comp, \Add0~42\, Add0~42, fenping, 1
instance = comp, \count_1Hz~10\, count_1Hz~10, fenping, 1
instance = comp, \count_1Hz[21]\, count_1Hz[21], fenping, 1
instance = comp, \Add0~44\, Add0~44, fenping, 1
instance = comp, \count_1Hz~11\, count_1Hz~11, fenping, 1
instance = comp, \count_1Hz[22]\, count_1Hz[22], fenping, 1
instance = comp, \Add0~46\, Add0~46, fenping, 1
instance = comp, \count_1Hz[23]\, count_1Hz[23], fenping, 1
instance = comp, \Add0~48\, Add0~48, fenping, 1
instance = comp, \count_1Hz~8\, count_1Hz~8, fenping, 1
instance = comp, \count_1Hz[24]\, count_1Hz[24], fenping, 1
instance = comp, \Equal0~6\, Equal0~6, fenping, 1
instance = comp, \Equal0~5\, Equal0~5, fenping, 1
instance = comp, \Equal0~3\, Equal0~3, fenping, 1
instance = comp, \Equal0~0\, Equal0~0, fenping, 1
instance = comp, \Equal0~1\, Equal0~1, fenping, 1
instance = comp, \Equal0~2\, Equal0~2, fenping, 1
instance = comp, \Equal0~4\, Equal0~4, fenping, 1
instance = comp, \Equal0~7\, Equal0~7, fenping, 1
instance = comp, \flipflop_1Hz~0\, flipflop_1Hz~0, fenping, 1
