-- (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- (c) Copyright 2022-2025 Advanced Micro Devices, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of AMD and is protected under U.S. and international copyright
-- and other intellectual property laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- AMD, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) AMD shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or AMD had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- AMD products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of AMD products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: NEORV32:user:neorv32_vivado_ip:1.0
-- IP Revision: 1

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY system_neorv32_vivado_ip_0_0 IS
  PORT (
    clk : IN STD_LOGIC;
    resetn : IN STD_LOGIC;
    m_axi_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    m_axi_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    m_axi_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
    m_axi_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
    m_axi_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    m_axi_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
    m_axi_awvalid : OUT STD_LOGIC;
    m_axi_awready : IN STD_LOGIC;
    m_axi_wdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    m_axi_wstrb : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    m_axi_wlast : OUT STD_LOGIC;
    m_axi_wvalid : OUT STD_LOGIC;
    m_axi_wready : IN STD_LOGIC;
    m_axi_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    m_axi_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    m_axi_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
    m_axi_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
    m_axi_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    m_axi_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
    m_axi_arvalid : OUT STD_LOGIC;
    m_axi_arready : IN STD_LOGIC;
    m_axi_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    m_axi_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    m_axi_rlast : IN STD_LOGIC;
    m_axi_rvalid : IN STD_LOGIC;
    m_axi_rready : OUT STD_LOGIC;
    m_axi_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    m_axi_bvalid : IN STD_LOGIC;
    m_axi_bready : OUT STD_LOGIC;
    s0_axis_tdest : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    s0_axis_tvalid : OUT STD_LOGIC;
    s0_axis_tready : IN STD_LOGIC;
    s0_axis_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
    s0_axis_tlast : OUT STD_LOGIC;
    s1_axis_tid : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    s1_axis_tvalid : IN STD_LOGIC;
    s1_axis_tready : OUT STD_LOGIC;
    s1_axis_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    s1_axis_tlast : IN STD_LOGIC;
    gpio_o : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
    gpio_i : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
    uart0_txd_o : OUT STD_LOGIC;
    uart0_rxd_i : IN STD_LOGIC;
    uart0_rtsn_o : OUT STD_LOGIC;
    uart0_ctsn_i : IN STD_LOGIC;
    spi_clk_o : OUT STD_LOGIC;
    spi_dat_o : OUT STD_LOGIC;
    spi_dat_i : IN STD_LOGIC;
    spi_csn_o : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    mtime_irq_i : IN STD_LOGIC;
    msw_irq_i : IN STD_LOGIC;
    mext_irq_i : IN STD_LOGIC
  );
END system_neorv32_vivado_ip_0_0;

ARCHITECTURE system_neorv32_vivado_ip_0_0_arch OF system_neorv32_vivado_ip_0_0 IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF system_neorv32_vivado_ip_0_0_arch: ARCHITECTURE IS "yes";
  COMPONENT neorv32_vivado_ip IS
    GENERIC (
      CLOCK_FREQUENCY : INTEGER;
      DUAL_CORE_EN : BOOLEAN;
      BOOT_MODE_SELECT : INTEGER;
      BOOT_ADDR_CUSTOM : STD_ULOGIC_VECTOR(31 DOWNTO 0);
      OCD_EN : BOOLEAN;
      OCD_NUM_HW_TRIGGERS : INTEGER;
      OCD_AUTHENTICATION : BOOLEAN;
      OCD_JEDEC_ID : STD_LOGIC_VECTOR(10 DOWNTO 0);
      RISCV_ISA_C : BOOLEAN;
      RISCV_ISA_E : BOOLEAN;
      RISCV_ISA_M : BOOLEAN;
      RISCV_ISA_U : BOOLEAN;
      RISCV_ISA_Zaamo : BOOLEAN;
      RISCV_ISA_Zalrsc : BOOLEAN;
      RISCV_ISA_Zba : BOOLEAN;
      RISCV_ISA_Zbb : BOOLEAN;
      RISCV_ISA_Zbkb : BOOLEAN;
      RISCV_ISA_Zbkc : BOOLEAN;
      RISCV_ISA_Zbkx : BOOLEAN;
      RISCV_ISA_Zbs : BOOLEAN;
      RISCV_ISA_Zcb : BOOLEAN;
      RISCV_ISA_Zfinx : BOOLEAN;
      RISCV_ISA_Zibi : BOOLEAN;
      RISCV_ISA_Zicntr : BOOLEAN;
      RISCV_ISA_Zicond : BOOLEAN;
      RISCV_ISA_Zihpm : BOOLEAN;
      RISCV_ISA_Zimop : BOOLEAN;
      RISCV_ISA_Zmmul : BOOLEAN;
      RISCV_ISA_Zknd : BOOLEAN;
      RISCV_ISA_Zkne : BOOLEAN;
      RISCV_ISA_Zknh : BOOLEAN;
      RISCV_ISA_Zksed : BOOLEAN;
      RISCV_ISA_Zksh : BOOLEAN;
      RISCV_ISA_Zxcfu : BOOLEAN;
      CPU_CONSTT_BR_EN : BOOLEAN;
      CPU_FAST_MUL_EN : BOOLEAN;
      CPU_FAST_SHIFT_EN : BOOLEAN;
      CPU_RF_HW_RST_EN : BOOLEAN;
      PMP_NUM_REGIONS : INTEGER;
      PMP_MIN_GRANULARITY : INTEGER;
      PMP_TOR_MODE_EN : BOOLEAN;
      PMP_NAP_MODE_EN : BOOLEAN;
      HPM_NUM_CNTS : INTEGER;
      HPM_CNT_WIDTH : INTEGER;
      IMEM_EN : BOOLEAN;
      IMEM_SIZE : INTEGER;
      IMEM_OUTREG_EN : BOOLEAN;
      DMEM_EN : BOOLEAN;
      DMEM_SIZE : INTEGER;
      DMEM_OUTREG_EN : BOOLEAN;
      ICACHE_EN : BOOLEAN;
      ICACHE_NUM_BLOCKS : INTEGER;
      DCACHE_EN : BOOLEAN;
      DCACHE_NUM_BLOCKS : INTEGER;
      CACHE_BLOCK_SIZE : INTEGER;
      CACHE_BURSTS_EN : BOOLEAN;
      XBUS_EN : BOOLEAN;
      XBUS_TIMEOUT : INTEGER;
      XBUS_REGSTAGE_EN : BOOLEAN;
      IO_GPIO_EN : BOOLEAN;
      IO_GPIO_IN_NUM : INTEGER;
      IO_GPIO_OUT_NUM : INTEGER;
      IO_CLINT_EN : BOOLEAN;
      IO_UART0_EN : BOOLEAN;
      IO_UART0_RX_FIFO : INTEGER;
      IO_UART0_TX_FIFO : INTEGER;
      IO_UART1_EN : BOOLEAN;
      IO_UART1_RX_FIFO : INTEGER;
      IO_UART1_TX_FIFO : INTEGER;
      IO_SPI_EN : BOOLEAN;
      IO_SPI_FIFO : INTEGER;
      IO_SDI_EN : BOOLEAN;
      IO_SDI_FIFO : INTEGER;
      IO_TWI_EN : BOOLEAN;
      IO_TWI_FIFO : INTEGER;
      IO_TWD_EN : BOOLEAN;
      IO_TWD_RX_FIFO : INTEGER;
      IO_TWD_TX_FIFO : INTEGER;
      IO_PWM_EN : BOOLEAN;
      IO_PWM_NUM : INTEGER;
      IO_WDT_EN : BOOLEAN;
      IO_TRNG_EN : BOOLEAN;
      IO_TRNG_FIFO : INTEGER;
      IO_CFS_EN : BOOLEAN;
      IO_NEOLED_EN : BOOLEAN;
      IO_NEOLED_TX_FIFO : INTEGER;
      IO_GPTMR_EN : BOOLEAN;
      IO_GPTMR_NUM : INTEGER;
      IO_ONEWIRE_EN : BOOLEAN;
      IO_DMA_EN : BOOLEAN;
      IO_DMA_DSC_FIFO : INTEGER;
      IO_SLINK_EN : BOOLEAN;
      IO_SLINK_RX_FIFO : INTEGER;
      IO_SLINK_TX_FIFO : INTEGER;
      IO_TRACER_EN : BOOLEAN;
      IO_TRACER_BUFFER : INTEGER
    );
    PORT (
      clk : IN STD_LOGIC;
      resetn : IN STD_LOGIC;
      ocd_resetn : OUT STD_LOGIC;
      wdt_resetn : OUT STD_LOGIC;
      m_axi_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      m_axi_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
      m_axi_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
      m_axi_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
      m_axi_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
      m_axi_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
      m_axi_awvalid : OUT STD_LOGIC;
      m_axi_awready : IN STD_LOGIC;
      m_axi_wdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      m_axi_wstrb : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
      m_axi_wlast : OUT STD_LOGIC;
      m_axi_wvalid : OUT STD_LOGIC;
      m_axi_wready : IN STD_LOGIC;
      m_axi_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      m_axi_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
      m_axi_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
      m_axi_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
      m_axi_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
      m_axi_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
      m_axi_arvalid : OUT STD_LOGIC;
      m_axi_arready : IN STD_LOGIC;
      m_axi_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      m_axi_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      m_axi_rlast : IN STD_LOGIC;
      m_axi_rvalid : IN STD_LOGIC;
      m_axi_rready : OUT STD_LOGIC;
      m_axi_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      m_axi_bvalid : IN STD_LOGIC;
      m_axi_bready : OUT STD_LOGIC;
      s0_axis_tdest : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
      s0_axis_tvalid : OUT STD_LOGIC;
      s0_axis_tready : IN STD_LOGIC;
      s0_axis_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      s0_axis_tlast : OUT STD_LOGIC;
      s1_axis_tid : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      s1_axis_tvalid : IN STD_LOGIC;
      s1_axis_tready : OUT STD_LOGIC;
      s1_axis_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      s1_axis_tlast : IN STD_LOGIC;
      jtag_tck_i : IN STD_LOGIC;
      jtag_tdi_i : IN STD_LOGIC;
      jtag_tdo_o : OUT STD_LOGIC;
      jtag_tms_i : IN STD_LOGIC;
      gpio_o : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
      gpio_i : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
      uart0_txd_o : OUT STD_LOGIC;
      uart0_rxd_i : IN STD_LOGIC;
      uart0_rtsn_o : OUT STD_LOGIC;
      uart0_ctsn_i : IN STD_LOGIC;
      uart1_txd_o : OUT STD_LOGIC;
      uart1_rxd_i : IN STD_LOGIC;
      uart1_rtsn_o : OUT STD_LOGIC;
      uart1_ctsn_i : IN STD_LOGIC;
      spi_clk_o : OUT STD_LOGIC;
      spi_dat_o : OUT STD_LOGIC;
      spi_dat_i : IN STD_LOGIC;
      spi_csn_o : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
      sdi_clk_i : IN STD_LOGIC;
      sdi_dat_o : OUT STD_LOGIC;
      sdi_dat_i : IN STD_LOGIC;
      sdi_csn_i : IN STD_LOGIC;
      twi_sda_i : IN STD_LOGIC;
      twi_sda_o : OUT STD_LOGIC;
      twi_scl_i : IN STD_LOGIC;
      twi_scl_o : OUT STD_LOGIC;
      twd_sda_i : IN STD_LOGIC;
      twd_sda_o : OUT STD_LOGIC;
      twd_scl_i : IN STD_LOGIC;
      twd_scl_o : OUT STD_LOGIC;
      onewire_i : IN STD_LOGIC;
      onewire_o : OUT STD_LOGIC;
      pwm_o : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
      cfs_in_i : IN STD_LOGIC_VECTOR(255 DOWNTO 0);
      cfs_out_o : OUT STD_LOGIC_VECTOR(255 DOWNTO 0);
      neoled_o : OUT STD_LOGIC;
      mtime_time_o : OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
      mtime_irq_i : IN STD_LOGIC;
      msw_irq_i : IN STD_LOGIC;
      mext_irq_i : IN STD_LOGIC
    );
  END COMPONENT neorv32_vivado_ip;
  ATTRIBUTE X_CORE_INFO : STRING;
  ATTRIBUTE X_CORE_INFO OF system_neorv32_vivado_ip_0_0_arch: ARCHITECTURE IS "neorv32_vivado_ip,Vivado 2025.1";
  ATTRIBUTE CHECK_LICENSE_TYPE : STRING;
  ATTRIBUTE CHECK_LICENSE_TYPE OF system_neorv32_vivado_ip_0_0_arch : ARCHITECTURE IS "system_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}";
  ATTRIBUTE IP_DEFINITION_SOURCE : STRING;
  ATTRIBUTE IP_DEFINITION_SOURCE OF system_neorv32_vivado_ip_0_0_arch: ARCHITECTURE IS "package_project";
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_MODE : STRING;
  ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
  ATTRIBUTE X_INTERFACE_INFO OF clk: SIGNAL IS "xilinx.com:signal:clock:1.0 clk CLK";
  ATTRIBUTE X_INTERFACE_MODE OF clk: SIGNAL IS "slave clk";
  ATTRIBUTE X_INTERFACE_PARAMETER OF clk: SIGNAL IS "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  ATTRIBUTE X_INTERFACE_MODE OF m_axi_awaddr: SIGNAL IS "master m_axi";
  ATTRIBUTE X_INTERFACE_PARAMETER OF m_axi_awaddr: SIGNAL IS "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUS" & 
"ER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF m_axi_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF resetn: SIGNAL IS "xilinx.com:signal:reset:1.0 resetn RST";
  ATTRIBUTE X_INTERFACE_MODE OF resetn: SIGNAL IS "slave resetn";
  ATTRIBUTE X_INTERFACE_PARAMETER OF resetn: SIGNAL IS "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF s0_axis_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 s0_axis TDATA";
  ATTRIBUTE X_INTERFACE_INFO OF s0_axis_tdest: SIGNAL IS "xilinx.com:interface:axis:1.0 s0_axis TDEST";
  ATTRIBUTE X_INTERFACE_MODE OF s0_axis_tdest: SIGNAL IS "master s0_axis";
  ATTRIBUTE X_INTERFACE_PARAMETER OF s0_axis_tdest: SIGNAL IS "XIL_INTERFACENAME s0_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 4, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, LAYERED_METADATA undef, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF s0_axis_tlast: SIGNAL IS "xilinx.com:interface:axis:1.0 s0_axis TLAST";
  ATTRIBUTE X_INTERFACE_INFO OF s0_axis_tready: SIGNAL IS "xilinx.com:interface:axis:1.0 s0_axis TREADY";
  ATTRIBUTE X_INTERFACE_INFO OF s0_axis_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 s0_axis TVALID";
  ATTRIBUTE X_INTERFACE_INFO OF s1_axis_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 s1_axis TDATA";
  ATTRIBUTE X_INTERFACE_INFO OF s1_axis_tid: SIGNAL IS "xilinx.com:interface:axis:1.0 s1_axis TID";
  ATTRIBUTE X_INTERFACE_MODE OF s1_axis_tid: SIGNAL IS "slave s1_axis";
  ATTRIBUTE X_INTERFACE_PARAMETER OF s1_axis_tid: SIGNAL IS "XIL_INTERFACENAME s1_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 4, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, LAYERED_METADATA undef, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF s1_axis_tlast: SIGNAL IS "xilinx.com:interface:axis:1.0 s1_axis TLAST";
  ATTRIBUTE X_INTERFACE_INFO OF s1_axis_tready: SIGNAL IS "xilinx.com:interface:axis:1.0 s1_axis TREADY";
  ATTRIBUTE X_INTERFACE_INFO OF s1_axis_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 s1_axis TVALID";
BEGIN
  U0 : neorv32_vivado_ip
    GENERIC MAP (
      CLOCK_FREQUENCY => 100000000,
      DUAL_CORE_EN => false,
      BOOT_MODE_SELECT => 0,
      BOOT_ADDR_CUSTOM => X"00000000",
      OCD_EN => false,
      OCD_NUM_HW_TRIGGERS => 0,
      OCD_AUTHENTICATION => false,
      OCD_JEDEC_ID => B"00000000000",
      RISCV_ISA_C => false,
      RISCV_ISA_E => false,
      RISCV_ISA_M => true,
      RISCV_ISA_U => false,
      RISCV_ISA_Zaamo => false,
      RISCV_ISA_Zalrsc => false,
      RISCV_ISA_Zba => false,
      RISCV_ISA_Zbb => false,
      RISCV_ISA_Zbkb => false,
      RISCV_ISA_Zbkc => false,
      RISCV_ISA_Zbkx => false,
      RISCV_ISA_Zbs => false,
      RISCV_ISA_Zcb => false,
      RISCV_ISA_Zfinx => false,
      RISCV_ISA_Zibi => false,
      RISCV_ISA_Zicntr => false,
      RISCV_ISA_Zicond => false,
      RISCV_ISA_Zihpm => false,
      RISCV_ISA_Zimop => false,
      RISCV_ISA_Zmmul => false,
      RISCV_ISA_Zknd => false,
      RISCV_ISA_Zkne => false,
      RISCV_ISA_Zknh => false,
      RISCV_ISA_Zksed => false,
      RISCV_ISA_Zksh => false,
      RISCV_ISA_Zxcfu => false,
      CPU_CONSTT_BR_EN => false,
      CPU_FAST_MUL_EN => false,
      CPU_FAST_SHIFT_EN => false,
      CPU_RF_HW_RST_EN => false,
      PMP_NUM_REGIONS => 0,
      PMP_MIN_GRANULARITY => 4,
      PMP_TOR_MODE_EN => false,
      PMP_NAP_MODE_EN => false,
      HPM_NUM_CNTS => 0,
      HPM_CNT_WIDTH => 40,
      IMEM_EN => true,
      IMEM_SIZE => 32768,
      IMEM_OUTREG_EN => true,
      DMEM_EN => false,
      DMEM_SIZE => 8192,
      DMEM_OUTREG_EN => false,
      ICACHE_EN => true,
      ICACHE_NUM_BLOCKS => 4,
      DCACHE_EN => true,
      DCACHE_NUM_BLOCKS => 4,
      CACHE_BLOCK_SIZE => 64,
      CACHE_BURSTS_EN => true,
      XBUS_EN => true,
      XBUS_TIMEOUT => 2048,
      XBUS_REGSTAGE_EN => true,
      IO_GPIO_EN => true,
      IO_GPIO_IN_NUM => 16,
      IO_GPIO_OUT_NUM => 16,
      IO_CLINT_EN => false,
      IO_UART0_EN => true,
      IO_UART0_RX_FIFO => 64,
      IO_UART0_TX_FIFO => 64,
      IO_UART1_EN => false,
      IO_UART1_RX_FIFO => 1,
      IO_UART1_TX_FIFO => 1,
      IO_SPI_EN => true,
      IO_SPI_FIFO => 1,
      IO_SDI_EN => false,
      IO_SDI_FIFO => 1,
      IO_TWI_EN => false,
      IO_TWI_FIFO => 1,
      IO_TWD_EN => false,
      IO_TWD_RX_FIFO => 1,
      IO_TWD_TX_FIFO => 1,
      IO_PWM_EN => false,
      IO_PWM_NUM => 1,
      IO_WDT_EN => false,
      IO_TRNG_EN => false,
      IO_TRNG_FIFO => 1,
      IO_CFS_EN => false,
      IO_NEOLED_EN => false,
      IO_NEOLED_TX_FIFO => 1,
      IO_GPTMR_EN => false,
      IO_GPTMR_NUM => 1,
      IO_ONEWIRE_EN => false,
      IO_DMA_EN => false,
      IO_DMA_DSC_FIFO => 4,
      IO_SLINK_EN => true,
      IO_SLINK_RX_FIFO => 1,
      IO_SLINK_TX_FIFO => 1,
      IO_TRACER_EN => false,
      IO_TRACER_BUFFER => 1
    )
    PORT MAP (
      clk => clk,
      resetn => resetn,
      m_axi_awaddr => m_axi_awaddr,
      m_axi_awlen => m_axi_awlen,
      m_axi_awsize => m_axi_awsize,
      m_axi_awburst => m_axi_awburst,
      m_axi_awcache => m_axi_awcache,
      m_axi_awprot => m_axi_awprot,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awready => m_axi_awready,
      m_axi_wdata => m_axi_wdata,
      m_axi_wstrb => m_axi_wstrb,
      m_axi_wlast => m_axi_wlast,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wready => m_axi_wready,
      m_axi_araddr => m_axi_araddr,
      m_axi_arlen => m_axi_arlen,
      m_axi_arsize => m_axi_arsize,
      m_axi_arburst => m_axi_arburst,
      m_axi_arcache => m_axi_arcache,
      m_axi_arprot => m_axi_arprot,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arready => m_axi_arready,
      m_axi_rdata => m_axi_rdata,
      m_axi_rresp => m_axi_rresp,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rready => m_axi_rready,
      m_axi_bresp => m_axi_bresp,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bready => m_axi_bready,
      s0_axis_tdest => s0_axis_tdest,
      s0_axis_tvalid => s0_axis_tvalid,
      s0_axis_tready => s0_axis_tready,
      s0_axis_tdata => s0_axis_tdata,
      s0_axis_tlast => s0_axis_tlast,
      s1_axis_tid => s1_axis_tid,
      s1_axis_tvalid => s1_axis_tvalid,
      s1_axis_tready => s1_axis_tready,
      s1_axis_tdata => s1_axis_tdata,
      s1_axis_tlast => s1_axis_tlast,
      jtag_tck_i => '0',
      jtag_tdi_i => '0',
      jtag_tms_i => '0',
      gpio_o => gpio_o,
      gpio_i => gpio_i,
      uart0_txd_o => uart0_txd_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_rtsn_o => uart0_rtsn_o,
      uart0_ctsn_i => uart0_ctsn_i,
      uart1_rxd_i => '0',
      uart1_ctsn_i => '0',
      spi_clk_o => spi_clk_o,
      spi_dat_o => spi_dat_o,
      spi_dat_i => spi_dat_i,
      spi_csn_o => spi_csn_o,
      sdi_clk_i => '0',
      sdi_dat_i => '0',
      sdi_csn_i => '0',
      twi_sda_i => '0',
      twi_scl_i => '0',
      twd_sda_i => '0',
      twd_scl_i => '0',
      onewire_i => '0',
      cfs_in_i => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 256)),
      mtime_irq_i => mtime_irq_i,
      msw_irq_i => msw_irq_i,
      mext_irq_i => mext_irq_i
    );
END system_neorv32_vivado_ip_0_0_arch;
