{
  "module_name": "sun8i_csc.c",
  "hash_id": "b150119a2a7a53b70fcd10e69679d1608d3f62f8db03f4949eb2323818cbbecc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/sun4i/sun8i_csc.c",
  "human_readable_source": "\n \n\n#include <drm/drm_print.h>\n\n#include \"sun8i_csc.h\"\n#include \"sun8i_mixer.h\"\n\nstatic const u32 ccsc_base[][2] = {\n\t[CCSC_MIXER0_LAYOUT]\t= {CCSC00_OFFSET, CCSC01_OFFSET},\n\t[CCSC_MIXER1_LAYOUT]\t= {CCSC10_OFFSET, CCSC11_OFFSET},\n\t[CCSC_D1_MIXER0_LAYOUT]\t= {CCSC00_OFFSET, CCSC01_D1_OFFSET},\n};\n\n \n\nstatic const u32 yuv2rgb[2][2][12] = {\n\t[DRM_COLOR_YCBCR_LIMITED_RANGE] = {\n\t\t[DRM_COLOR_YCBCR_BT601] = {\n\t\t\t0x000004A8, 0x00000000, 0x00000662, 0xFFFC8451,\n\t\t\t0x000004A8, 0xFFFFFE6F, 0xFFFFFCC0, 0x00021E4D,\n\t\t\t0x000004A8, 0x00000811, 0x00000000, 0xFFFBACA9,\n\t\t},\n\t\t[DRM_COLOR_YCBCR_BT709] = {\n\t\t\t0x000004A8, 0x00000000, 0x0000072B, 0xFFFC1F99,\n\t\t\t0x000004A8, 0xFFFFFF26, 0xFFFFFDDF, 0x00013383,\n\t\t\t0x000004A8, 0x00000873, 0x00000000, 0xFFFB7BEF,\n\t\t}\n\t},\n\t[DRM_COLOR_YCBCR_FULL_RANGE] = {\n\t\t[DRM_COLOR_YCBCR_BT601] = {\n\t\t\t0x00000400, 0x00000000, 0x0000059B, 0xFFFD322E,\n\t\t\t0x00000400, 0xFFFFFEA0, 0xFFFFFD25, 0x00021DD5,\n\t\t\t0x00000400, 0x00000716, 0x00000000, 0xFFFC74BD,\n\t\t},\n\t\t[DRM_COLOR_YCBCR_BT709] = {\n\t\t\t0x00000400, 0x00000000, 0x0000064C, 0xFFFCD9B4,\n\t\t\t0x00000400, 0xFFFFFF41, 0xFFFFFE21, 0x00014F96,\n\t\t\t0x00000400, 0x0000076C, 0x00000000, 0xFFFC49EF,\n\t\t}\n\t},\n};\n\n \n\nstatic const u32 yuv2rgb_de3[2][3][12] = {\n\t[DRM_COLOR_YCBCR_LIMITED_RANGE] = {\n\t\t[DRM_COLOR_YCBCR_BT601] = {\n\t\t\t0x0002542A, 0x00000000, 0x0003312A, 0xFFC00000,\n\t\t\t0x0002542A, 0xFFFF376B, 0xFFFE5FC3, 0xFE000000,\n\t\t\t0x0002542A, 0x000408D2, 0x00000000, 0xFE000000,\n\t\t},\n\t\t[DRM_COLOR_YCBCR_BT709] = {\n\t\t\t0x0002542A, 0x00000000, 0x000395E2, 0xFFC00000,\n\t\t\t0x0002542A, 0xFFFF92D2, 0xFFFEEF27, 0xFE000000,\n\t\t\t0x0002542A, 0x0004398C, 0x00000000, 0xFE000000,\n\t\t},\n\t\t[DRM_COLOR_YCBCR_BT2020] = {\n\t\t\t0x0002542A, 0x00000000, 0x00035B7B, 0xFFC00000,\n\t\t\t0x0002542A, 0xFFFFA017, 0xFFFEB2FC, 0xFE000000,\n\t\t\t0x0002542A, 0x00044896, 0x00000000, 0xFE000000,\n\t\t}\n\t},\n\t[DRM_COLOR_YCBCR_FULL_RANGE] = {\n\t\t[DRM_COLOR_YCBCR_BT601] = {\n\t\t\t0x00020000, 0x00000000, 0x0002CDD2, 0x00000000,\n\t\t\t0x00020000, 0xFFFF4FCE, 0xFFFE925D, 0xFE000000,\n\t\t\t0x00020000, 0x00038B43, 0x00000000, 0xFE000000,\n\t\t},\n\t\t[DRM_COLOR_YCBCR_BT709] = {\n\t\t\t0x00020000, 0x00000000, 0x0003264C, 0x00000000,\n\t\t\t0x00020000, 0xFFFFA018, 0xFFFF1053, 0xFE000000,\n\t\t\t0x00020000, 0x0003B611, 0x00000000, 0xFE000000,\n\t\t},\n\t\t[DRM_COLOR_YCBCR_BT2020] = {\n\t\t\t0x00020000, 0x00000000, 0x0002F2FE, 0x00000000,\n\t\t\t0x00020000, 0xFFFFABC0, 0xFFFEDB78, 0xFE000000,\n\t\t\t0x00020000, 0x0003C346, 0x00000000, 0xFE000000,\n\t\t}\n\t},\n};\n\nstatic void sun8i_csc_set_coefficients(struct regmap *map, u32 base,\n\t\t\t\t       enum sun8i_csc_mode mode,\n\t\t\t\t       enum drm_color_encoding encoding,\n\t\t\t\t       enum drm_color_range range)\n{\n\tconst u32 *table;\n\tu32 base_reg;\n\tint i;\n\n\ttable = yuv2rgb[range][encoding];\n\n\tswitch (mode) {\n\tcase SUN8I_CSC_MODE_YUV2RGB:\n\t\tbase_reg = SUN8I_CSC_COEFF(base, 0);\n\t\tregmap_bulk_write(map, base_reg, table, 12);\n\t\tbreak;\n\tcase SUN8I_CSC_MODE_YVU2RGB:\n\t\tfor (i = 0; i < 12; i++) {\n\t\t\tif ((i & 3) == 1)\n\t\t\t\tbase_reg = SUN8I_CSC_COEFF(base, i + 1);\n\t\t\telse if ((i & 3) == 2)\n\t\t\t\tbase_reg = SUN8I_CSC_COEFF(base, i - 1);\n\t\t\telse\n\t\t\t\tbase_reg = SUN8I_CSC_COEFF(base, i);\n\t\t\tregmap_write(map, base_reg, table[i]);\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tDRM_WARN(\"Wrong CSC mode specified.\\n\");\n\t\treturn;\n\t}\n}\n\nstatic void sun8i_de3_ccsc_set_coefficients(struct regmap *map, int layer,\n\t\t\t\t\t    enum sun8i_csc_mode mode,\n\t\t\t\t\t    enum drm_color_encoding encoding,\n\t\t\t\t\t    enum drm_color_range range)\n{\n\tconst u32 *table;\n\tu32 addr;\n\tint i;\n\n\ttable = yuv2rgb_de3[range][encoding];\n\n\tswitch (mode) {\n\tcase SUN8I_CSC_MODE_YUV2RGB:\n\t\taddr = SUN50I_MIXER_BLEND_CSC_COEFF(DE3_BLD_BASE, layer, 0);\n\t\tregmap_bulk_write(map, addr, table, 12);\n\t\tbreak;\n\tcase SUN8I_CSC_MODE_YVU2RGB:\n\t\tfor (i = 0; i < 12; i++) {\n\t\t\tif ((i & 3) == 1)\n\t\t\t\taddr = SUN50I_MIXER_BLEND_CSC_COEFF(DE3_BLD_BASE,\n\t\t\t\t\t\t\t\t    layer,\n\t\t\t\t\t\t\t\t    i + 1);\n\t\t\telse if ((i & 3) == 2)\n\t\t\t\taddr = SUN50I_MIXER_BLEND_CSC_COEFF(DE3_BLD_BASE,\n\t\t\t\t\t\t\t\t    layer,\n\t\t\t\t\t\t\t\t    i - 1);\n\t\t\telse\n\t\t\t\taddr = SUN50I_MIXER_BLEND_CSC_COEFF(DE3_BLD_BASE,\n\t\t\t\t\t\t\t\t    layer, i);\n\t\t\tregmap_write(map, addr, table[i]);\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tDRM_WARN(\"Wrong CSC mode specified.\\n\");\n\t\treturn;\n\t}\n}\n\nstatic void sun8i_csc_enable(struct regmap *map, u32 base, bool enable)\n{\n\tu32 val;\n\n\tif (enable)\n\t\tval = SUN8I_CSC_CTRL_EN;\n\telse\n\t\tval = 0;\n\n\tregmap_update_bits(map, SUN8I_CSC_CTRL(base), SUN8I_CSC_CTRL_EN, val);\n}\n\nstatic void sun8i_de3_ccsc_enable(struct regmap *map, int layer, bool enable)\n{\n\tu32 val, mask;\n\n\tmask = SUN50I_MIXER_BLEND_CSC_CTL_EN(layer);\n\n\tif (enable)\n\t\tval = mask;\n\telse\n\t\tval = 0;\n\n\tregmap_update_bits(map, SUN50I_MIXER_BLEND_CSC_CTL(DE3_BLD_BASE),\n\t\t\t   mask, val);\n}\n\nvoid sun8i_csc_set_ccsc_coefficients(struct sun8i_mixer *mixer, int layer,\n\t\t\t\t     enum sun8i_csc_mode mode,\n\t\t\t\t     enum drm_color_encoding encoding,\n\t\t\t\t     enum drm_color_range range)\n{\n\tu32 base;\n\n\tif (mixer->cfg->is_de3) {\n\t\tsun8i_de3_ccsc_set_coefficients(mixer->engine.regs, layer,\n\t\t\t\t\t\tmode, encoding, range);\n\t\treturn;\n\t}\n\n\tbase = ccsc_base[mixer->cfg->ccsc][layer];\n\n\tsun8i_csc_set_coefficients(mixer->engine.regs, base,\n\t\t\t\t   mode, encoding, range);\n}\n\nvoid sun8i_csc_enable_ccsc(struct sun8i_mixer *mixer, int layer, bool enable)\n{\n\tu32 base;\n\n\tif (mixer->cfg->is_de3) {\n\t\tsun8i_de3_ccsc_enable(mixer->engine.regs, layer, enable);\n\t\treturn;\n\t}\n\n\tbase = ccsc_base[mixer->cfg->ccsc][layer];\n\n\tsun8i_csc_enable(mixer->engine.regs, base, enable);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}