#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.03
# platform  : Linux 3.10.0-1160.125.1.el7.x86_64
# version   : 2019.03p002 64 bits
# build date: 2019.06.01 18:04:02 PDT
#----------------------------------------
# started Sat Feb 22 13:10:03 UTC 2025
# hostname  : p1lg511249.dc01.its.hpecorp.net
# pid       : 28820
# arguments : '-label' 'session_0' '-console' 'p1lg511249:43546' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/jgproject/sessionLogs/session_0' '-init' '-hidden' '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/jgproject/.tmp/.initCmds.tcl' 'run_formal_div.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /v/288/ws3/moral/maestria/project_root/env/picosoc_env/jgproject/sessionLogs/session_0

/v/288/ws3/moral/maestria/project_root/env/picosoc_env/jgproject/jg.log
INFO: successfully checked out licenses "jasper_pint" and "jasper_papp".
INFO: reading configuration file "/h/moral/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
% elaborate -top hdl_top
INFO (ISW003): Top module name is "hdl_top".
[ERROR (VERI-9029)] Module hdl_top has not been analyzed yet
[ERROR] Module work.hdl_top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-9029)] Module hdl_top has not been analyzed yet
	[ERROR] Module work.hdl_top could not be elaborated
ERROR (ENL034): 2 errors detected in the design file(s).

ERROR: problem encountered at line 3 in file run_formal_div.tcl

% include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(67): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(68): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(69): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
Hpcustom1: Custom engine code is hT3NZbhPPfqY2AbBQnsjfOxn6c+6e6yL+/e8fYueaMCoQAEA
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 10 of 10 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom2: Custom engine code is hT3N/LhP/2Dz3DrVSe2lNjiSpGmyu5Klv2ELvwL2WCQ+iY7rtAZ05ZC7TYTjerFjm57AUr54KxI2LGPAdQPc+eiMri1dI47yA50CRDdixbORmxz6cC+fZzChw2WXiQWUpM8rQS1DvRGCnsdRtkwXwn5/wC8U1oGSk2zvtl/p5mB+RV+nlTid0KCMqOgMR7nmW6XEAQA
Ncustom3: Custom engine code is hT3NR7hPByLp3DrFSTPhwoIgCxPsqvZp21H/ym7EyTra3ms6eTBVZwJJnDhKmpN3woHootcWDlvmP07qcJRE1mUlIYMcSXUf1ExUD+hh5xN33vG9+qWOknUTM64CUjZpIk7qvPS+5IOws79QOzn5IqFPWD8RgByBUKPsu4ZUa9AO97P6cus4/HdmN+iijpsbAG5PrODXEeit9bdDREds7k7Rd2Vug5lgs78jIAEA
Ncustom4: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom5: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 7
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 28966@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_1
0.0.Hp: Proofgrid shell started at 28967@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_1
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.15 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.06 s]
0.0.Hp: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt 37	[0.10 s]
0.0.N: A trace with 37 cycles was found. [0.11 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.15 s by the incidental trace "top_hdl.sva_inst.assert_write_when_ready:precondition1".
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.15 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.15 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.15 s].
0.0.Hp: Trace Attempt  5	[0.11 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 28983@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_1
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.Ht: Proofgrid shell started at 28982@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_1
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.36]
0.0.Ht: Trace Attempt 37	[0.09 s]
0.0.Ht: A trace with 37 cycles was found. [0.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.18 s.
0.0.Ht: All properties determined. [0.18 s]
0.0.Ht: Exited with Success (@ 0.36 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 10	[0.18 s]
0.0.Hp: Interrupted. [0.29 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.21 s].
0.0.B: Trace Attempt 20	[0.21 s]
0.0.B: Interrupted. [0.24 s]
0.0.Hp: Exited with Success (@ 0.38 s)
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.22 s].
0.0.N: Trace Attempt 37	[0.26 s]
0.0.N: Interrupted. [0.32 s]
0.0.B: Exited with Success (@ 0.38 s)
0.0.N: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.35        0.00       57.59 %
     Hp        0.24        0.35        0.00       59.29 %
     Ht        0.16        0.18        0.00       52.88 %
      B        0.12        0.22        0.00       63.93 %
    all        0.20        0.28        0.00       58.38 %

    Data read    : 62.40 kiB
    Data written : 4.28 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(67): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(68): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(69): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 12 of 12 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 30047@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_2
0.0.N: Proofgrid shell started at 30046@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_2
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: Trace Attempt  4	[0.05 s]
0.0.Hp: Trace Attempt  5	[0.07 s]
0.0.B: Proofgrid shell started at 30061@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_2
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt 37	[0.09 s]
0.0.N: A trace with 37 cycles was found. [0.09 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.12 s.
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.12 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.12 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.12 s].
0.0.Ht: Proofgrid shell started at 30060@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_2
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt 37	[0.13 s]
0.0.Ht: A trace with 37 cycles was found. [0.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.21 s.
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.24 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.26 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.41]
0.0.Ht: A trace with 37 cycles was found. [0.24 s]
INFO (IPF047): 0.0.Ht: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.25 s.
0.0.Ht: All properties determined. [0.19 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.02 s].
0.0.Ht: Exited with Success (@ 0.41 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt 37	[0.40 s]
0.0.Hp: All properties determined. [0.38 s]
0.0.B: Trace Attempt 37	[0.02 s]
0.0.B: Interrupted. [0.25 s]
0.0.N: Trace Attempt 29	[0.02 s]
0.0.N: Interrupted. [0.38 s]
0.0.B: Exited with Success (@ 0.41 s)
0.0.N: Exited with Success (@ 0.41 s)
0.0.Hp: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.40        0.00       77.07 %
     Hp        0.10        0.40        0.00       79.94 %
     Ht        0.13        0.27        0.00       67.36 %
      B        0.09        0.28        0.00       74.72 %
    all        0.11        0.34        0.00       75.23 %

    Data read    : 119.53 kiB
    Data written : 4.59 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(67): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(68): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(69): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 14 of 14 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 30670@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_3
0.0.N: Proofgrid shell started at 30669@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_3
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs2_non_zero_only:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.08 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt 37	[0.09 s]
0.0.N: A trace with 37 cycles was found. [0.10 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.10 s.
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.10 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.10 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.10 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 30684@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_3
0.0.Ht: Proofgrid shell started at 30683@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_3
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt 37	[0.11 s]
0.0.Ht: A trace with 37 cycles was found. [0.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.21 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.38]
0.0.Ht: A trace with 37 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Ht: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.21 s.
0.0.Ht: All properties determined. [0.18 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.23 s].
0.0.B: Trace Attempt 21	[0.21 s]
0.0.B: Interrupted. [0.23 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 16	[0.21 s]
0.0.Hp: Interrupted. [0.36 s]
0.0.Ht: Exited with Success (@ 0.39 s)
0: ProofGrid usable level: 0
0.0.B: Exited with Success (@ 0.39 s)
0.0.Hp: Exited with Success (@ 0.39 s)
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.28 s].
0.0.N: Trace Attempt 36	[0.15 s]
0.0.N: Interrupted. [0.33 s]
0.0.N: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.37        0.00       77.98 %
     Hp        0.09        0.38        0.00       80.65 %
     Ht        0.16        0.21        0.00       57.20 %
      B        0.14        0.22        0.00       60.72 %
    all        0.12        0.30        0.00       70.40 %

    Data read    : 82.92 kiB
    Data written : 4.45 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 9
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(67): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(68): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(69): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 14 of 14 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 31449@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_4
0.0.N: Proofgrid shell started at 31448@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_4
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs2_non_zero_only:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.09 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.Hp: Trace Attempt  4	[0.06 s]
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt 37	[0.09 s]
0.0.N: A trace with 37 cycles was found. [0.09 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.09 s.
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.09 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.09 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.09 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Proofgrid shell started at 31463@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_4
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.Ht: Proofgrid shell started at 31462@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_4
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.Ht: Trace Attempt 37	[0.11 s]
0.0.Ht: A trace with 37 cycles was found. [0.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.10 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.26 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.37]
0.0.Ht: A trace with 37 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Ht: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.13 s.
0.0.Ht: All properties determined. [0.13 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.25 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt 16	[0.26 s]
0.0.Hp: Interrupted. [0.27 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.B: Interrupted. [0.18 s]
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.01 s].
0.0.N: Trace Attempt 10	[0.01 s]
0.0.N: Interrupted. [0.33 s]
0.0.Ht: Exited with Success (@ 0.37 s)
0: ProofGrid usable level: 0
0.0.B: Exited with Success (@ 0.37 s)
0.0.N: Exited with Success (@ 0.38 s)
0.0.Hp: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.36        0.00       74.05 %
     Hp        0.10        0.36        0.00       78.45 %
     Ht        0.21        0.15        0.00       40.67 %
      B        0.11        0.25        0.00       70.04 %
    all        0.14        0.28        0.00       67.28 %

    Data read    : 84.42 kiB
    Data written : 4.39 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 9
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VERI-1209)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(73): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(74): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(75): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(76): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 14 of 14 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 32094@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_5
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Proofgrid shell started at 32095@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_5
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs2_non_zero_only:precondition1" was covered in 1 cycles in 0.35 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.35 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.35 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.35 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: Trace Attempt  4	[0.06 s]
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Ht: Proofgrid shell started at 32108@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_5
0.0.B: Proofgrid shell started at 32109@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_5
0.0.N: Trace Attempt 37	[0.13 s]
0.0.N: A trace with 37 cycles was found. [0.13 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.38 s.
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.38 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.38 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.38 s].
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt 37	[0.11 s]
0.0.Ht: A trace with 37 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.01 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.39]
0.0.Ht: A trace with 37 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Ht: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.01 s.
0.0.Ht: All properties determined. [0.20 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.01 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Hp: Trace Attempt 37	[0.36 s]
0.0.Hp: All properties determined. [0.35 s]
0.0.Ht: Exited with Success (@ 0.39 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.39 s)
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.B: Trace Attempt 37	[0.02 s]
0.0.B: Interrupted. [0.25 s]
0.0.N: Trace Attempt 27	[0.03 s]
0.0.N: Interrupted. [0.37 s]
0.0.N: Exited with Success (@ 0.40 s)
0.0.B: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.39        0.00       75.59 %
     Hp        0.12        0.36        0.00       75.05 %
     Ht        0.13        0.26        0.00       67.11 %
      B        0.12        0.26        0.00       67.75 %
    all        0.12        0.32        0.00       71.86 %

    Data read    : 115.12 kiB
    Data written : 4.48 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 9
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VERI-1209)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(73): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(74): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(75): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(76): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 16 of 80 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 9
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 32577@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_6
0.0.N: Proofgrid shell started at 32576@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_6
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs1_rs2_constant_only:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs2_non_zero_only:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: Trace Attempt  5	[0.11 s]
0.0.Ht: Proofgrid shell started at 32590@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_6
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.20]
0.0.N: Trace Attempt 37	[0.17 s]
0.0.N: A trace with 37 cycles was found. [0.18 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.19 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.19 s by the incidental trace "top_hdl.sva_inst.assert_write_when_ready:precondition1".
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.19 s by the incidental trace "top_hdl.sva_inst.assert_write_when_ready:precondition1".
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.19 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.19 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.19 s].
0.0.Hp: Interrupted (multi)
0.0.N: Interrupted. [0.18 s]
0.0.Hp: Trace Attempt  7	[0.19 s]
0.0.Hp: Interrupted. [0.19 s]
0.0.Ht: Interrupted. [0.01 s]
0.0.Ht: Exited with Success (@ 0.20 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.20 s)
0.0.B: Proofgrid shell started at 32591@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_6
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.21 s)
0.0.Hp: Exited with Success (@ 0.21 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     1
     jobs where 15 minute load exceeded core count :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.19        0.00       55.44 %
     Hp        0.11        0.20        0.00       63.43 %
     Ht        0.18        0.00        0.00        0.05 %
      B        0.20        0.00        0.00        0.00 %
    all        0.16        0.10        0.00       37.67 %

    Data read    : 45.95 kiB
    Data written : 2.65 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VERI-1209)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(73): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(74): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(75): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(76): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 14 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 19 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 10
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 33248@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_7
0.0.N: Proofgrid shell started at 33247@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_7
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.17 s.
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs1_rs2_constant_only:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_then_ready_only:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs2_non_zero_only:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: Trace Attempt  4	[0.10 s]
0.0.B: Proofgrid shell started at 33262@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_7
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.14 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt 37	[0.14 s]
0.0.N: A trace with 37 cycles was found. [0.14 s]
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.17 s.
INFO (IPF047): 0.0.N: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.17 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.17 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.17 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 33261@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_7
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: Trace Attempt 37	[0.16 s]
0.0.Ht: A trace with 37 cycles was found. [0.26 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "top_hdl.sva_inst.assert_calculate_result" in 0.24 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.47]
0.0.Ht: A trace with 37 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Ht: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was covered in 37 cycles in 0.26 s.
0.0.Ht: All properties determined. [0.22 s]
0.0.Ht: Exited with Success (@ 0.47 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.30 s].
0.0.N: Trace Attempt 36	[0.20 s]
0.0.N: Interrupted. [0.44 s]
0.0.N: Exited with Success (@ 0.48 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt  6	[0.19 s]
0.0.Hp: Interrupted. [0.38 s]
0.0.Hp: Exited with Success (@ 0.49 s)
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.31 s].
0.0.B: Trace Attempt 18	[0.32 s]
0.0.B: Interrupted. [0.25 s]
0.0.B: Exited with Success (@ 0.50 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.46        0.00       78.76 %
     Hp        0.09        0.47        0.00       83.73 %
     Ht        0.18        0.28        0.00       60.49 %
      B        0.12        0.34        0.00       73.64 %
    all        0.13        0.39        0.00       74.90 %

    Data read    : 97.91 kiB
    Data written : 4.68 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 14
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 11
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::top_hdl.sva_inst.assert_calculate_result -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top_hdl.sva_inst.assert_calculate_result".
cex
[<embedded>] % include /v/288/ws3/moral/maestria/project_root/env/picosoc_env/run_formal_div.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze +define+FORMAL -sv -f vc_file_div top_hdl_pcp_div.sv pcpi_div.v
[-- (VERI-1482)] Analyzing Verilog file '/v/315/cadence3/jasper/19.03.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/agents/picorv32_pcpi_div_agt/pcpi_div_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/pcpi_div.v'
[-- (VERI-1482)] Analyzing Verilog file '/v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv'
[-- (VERI-1482)] Analyzing Verilog file 'top_hdl_pcp_div.sv'
[-- (VERI-1482)] Analyzing Verilog file 'pcpi_div.v'
[WARN (VERI-1206)] pcpi_div.v(91): overwriting previous definition of module 'picorv32_pcpi_div'
[INFO (VERI-2142)] pcpi_div.v(91): previous definition of design element 'picorv32_pcpi_div' is here
%% elaborate -top top_hdl
INFO (ISW003): Top module name is "top_hdl".
[INFO (VERI-1018)] top_hdl_pcp_div.sv(1): compiling module 'top_hdl'
[WARN (VERI-1060)] top_hdl_pcp_div.sv(26): 'initial' construct ignored
[WARN (VERI-1060)] top_hdl_pcp_div.sv(37): 'initial' construct ignored
[INFO (VERI-1018)] pcpi_div.v(1): compiling module 'picorv32_pcpi_div'
[WARN (VERI-1209)] pcpi_div.v(80): expression size 63 truncated to fit in target size 32
[INFO (VERI-1018)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(4): compiling module 'pcpi_div_sva:(pcpi_if=pcpi_div_if)'
[WARN (VERI-1209)] /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(66): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] top_hdl_pcp_div.sv(2): net 'clk' does not have a driver
[WARN (VDB-1002)] top_hdl_pcp_div.sv(3): net 'resetn' does not have a driver
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(73): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(74): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(75): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL033): /v/288/ws3/moral/maestria/project_root/env/picosoc_env/sva_model/pcpi_div_sva.sv(76): modulus operator mod_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top_hdl
%% clock clk
%% reset  (resetn==0)
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 15 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 201 design flops, 0 of 0 design latches, 21 of 118 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_data_integrity" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top_hdl.sva_inst.assert_write_when_ready" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 10
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 34798@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_8
0.0.N: Proofgrid shell started at 34797@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_8
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_div" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_divu" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_rem" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.cover_remu" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_instruction_constant_only:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_then_ready_only:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_valid_instructions_only:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs1_rs2_constant_only:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top_hdl.sva_inst.assume_rs2_non_zero_only:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: Trace Attempt  3	[0.07 s]
0.0.B: Proofgrid shell started at 34812@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_8
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.00 s].
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.17 s]
0.0.Ht: Proofgrid shell started at 34811@p1lg511249(local) jg_28820_p1lg511249.dc01.its.hpecorp.net_8
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 37	[0.05 s]
0.0.B: A trace with 37 cycles was found. [0.06 s]
INFO (IPF047): 0.0.B: The cover property "top_hdl.sva_inst.assert_write_when_ready:precondition1" was covered in 37 cycles in 0.06 s.
INFO (IPF047): 0.0.B: The cover property "top_hdl.sva_inst.assert_data_integrity:precondition1" was covered in 37 cycles in 0.06 s.
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.06 s].
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.06 s].
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_write_when_ready:precondition1"	[0.22 s].
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_data_integrity:precondition1"	[0.22 s].
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 12	[0.15 s]
0.0.N: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.N: The property "top_hdl.sva_inst.assert_calculate_result" was proven in 0.19 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.19 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result"	[0.22 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52]
0.0.N: Trace Attempt 12	[0.08 s]
0.0.N: A proof was found: No trace exists. [0.09 s]
INFO (IPF051): 0.0.N: The cover property "top_hdl.sva_inst.assert_calculate_result:precondition1" was proven unreachable in 0.09 s.
0.0.N: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.09 s].
0.0.N: Interrupted. [0.41 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 79	[0.35 s]
0.0.Ht: Interrupted. [0.27 s]
0.0.B: Stopped processing property "top_hdl.sva_inst.assert_calculate_result:precondition1"	[0.06 s].
0.0.B: Trace Attempt 49	[0.08 s]
0.0.B: Interrupted. [0.33 s]
0.0.N: Exited with Success (@ 0.53 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.53 s)
0.0.Hp: Interrupted (multi)
0.0.B: Exited with Success (@ 0.53 s)
0.0.Hp: Interrupted. [0.44 s]
0.0.Hp: Exited with Success (@ 0.53 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.51        0.00       81.71 %
     Hp        0.10        0.52        0.00       84.43 %
     Ht        0.17        0.34        0.00       66.45 %
      B        0.14        0.36        0.00       72.81 %
    all        0.13        0.43        0.00       77.02 %

    Data read    : 60.51 kiB
    Data written : 5.85 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 15
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 1 (8.33333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (91.6667%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
INFO (IIM002): *** Stopping all proof jobs ***
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
