(pcb "/home/rob/Documents/PlatformIO/Projects/hyperwiper/hardware/DWP 2020/DWP2020 prototype/DWP2020 prototype.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.99.0-unknown-aa7ce74~88~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  983198 -60371.4  902236 -60371.4  902236 -17070  983198 -17070
            983198 -60371.4)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Teensy:Teensy40_SMT
      (place U1 972185 -36195 front -90 (PN Teensy4.0))
    )
    (component "DWP2020 prototype:SSD1351_128X128_LCD Waveshare"
      (place U2 921385 -37465 front 0 (PN SSD1351_128X128_Waveshare))
    )
  )
  (library
    (image Teensy:Teensy40_SMT
      (outline (path signal 120  16510 8600  16510 -8600))
      (outline (path signal 120  13970 -8600  13970 8600))
      (outline (path signal 120  16510 -8600  13970 -8600))
      (outline (path signal 120  13970 8600  16510 8600))
      (outline (path signal 120  11430 8600  8890 8600))
      (outline (path signal 120  11430 -8600  11430 8600))
      (outline (path signal 120  8890 -8600  11430 -8600))
      (outline (path signal 120  8890 8600  8890 -8600))
      (outline (path signal 120  7000 7640  7000 -7600))
      (outline (path signal 120  -9390 7620  7000 7600))
      (outline (path signal 120  -9390 -7620  7000 -7620))
      (outline (path signal 120  -9390 7620  -9390 -7620))
      (outline (path signal 120  -17780 7620  -17780 -7620))
      (outline (path signal 120  -17780 -7620  -15240 -7620))
      (outline (path signal 120  -17780 7620  -15240 7620))
      (outline (path signal 150  -15240 7620  -15240 -7620))
      (outline (path signal 150  -19050 -3810  -17780 -3810))
      (outline (path signal 150  -19050 3810  -19050 -3810))
      (outline (path signal 150  -17780 3810  -19050 3810))
      (outline (path signal 150  17780 8890  -17780 8890))
      (outline (path signal 150  17780 -8890  17780 8890))
      (outline (path signal 150  -17780 -8890  17780 -8890))
      (outline (path signal 150  -17780 8890  -17780 -8890))
      (pin Round[A]Pad_1404_um 13 13970 -7620)
      (pin Round[A]Pad_1404_um 33 -16510 7620)
      (pin Round[A]Pad_1404_um 34 -13970 5080)
      (pin Round[A]Pad_1404_um 32 -13970 7620)
      (pin Round[A]Pad_1404_um 31 -11430 7620)
      (pin Round[A]Pad_1404_um 30 -8890 7620)
      (pin Round[A]Pad_1404_um 29 -6350 7620)
      (pin Round[A]Pad_1404_um 28 -3810 7620)
      (pin Round[A]Pad_1404_um 27 -1270 7620)
      (pin Round[A]Pad_1404_um 26 1270 7620)
      (pin Round[A]Pad_1404_um 25 3810 7620)
      (pin Round[A]Pad_1404_um 24 6350 7620)
      (pin Round[A]Pad_1404_um 23 8890 7620)
      (pin Round[A]Pad_1404_um 22 11430 7620)
      (pin Round[A]Pad_1404_um 21 13970 7620)
      (pin Round[A]Pad_1404_um 20 16510 7620)
      (pin Round[A]Pad_1404_um 19 16510 5080)
      (pin Round[A]Pad_1404_um 18 16510 2540)
      (pin Round[A]Pad_1404_um 17 16510 0)
      (pin Round[A]Pad_1404_um 16 16510 -2540)
      (pin Round[A]Pad_1404_um 15 16510 -5080)
      (pin Round[A]Pad_1404_um 14 16510 -7620)
      (pin Round[A]Pad_1404_um 12 11430 -7620)
      (pin Round[A]Pad_1404_um 11 8890 -7620)
      (pin Round[A]Pad_1404_um 10 6350 -7620)
      (pin Round[A]Pad_1404_um 9 3810 -7620)
      (pin Round[A]Pad_1404_um 8 1270 -7620)
      (pin Round[A]Pad_1404_um 7 -1270 -7620)
      (pin Round[A]Pad_1404_um 6 -3810 -7620)
      (pin Round[A]Pad_1404_um 5 -6350 -7620)
      (pin Round[A]Pad_1404_um 4 -8890 -7620)
      (pin Round[A]Pad_1404_um 3 -11430 -7620)
      (pin Round[A]Pad_1304_um 54 -15240 -1270)
      (pin Round[A]Pad_1304_um 53 -15240 1270)
      (pin Round[A]Pad_804_um 52 -9371.6 -3500)
      (pin Round[A]Pad_804_um 51 -9371.6 -2500)
      (pin Round[A]Pad_804_um 50 -9371.6 -1500)
      (pin Round[A]Pad_804_um 49 -9371.6 -500)
      (pin Round[A]Pad_804_um 48 -9371.6 500)
      (pin Round[A]Pad_804_um 47 -9371.6 1500)
      (pin Round[A]Pad_804_um 46 -9371.6 2500)
      (pin Round[A]Pad_804_um 45 -9371.6 3500)
      (pin Round[A]Pad_1304_um 44 8890 -5080)
      (pin Round[A]Pad_1304_um 43 11430 -5080)
      (pin Round[A]Pad_1304_um 42 8890 -2540)
      (pin Round[A]Pad_1304_um 41 11430 -2540)
      (pin Round[A]Pad_1304_um 40 8890 0)
      (pin Round[A]Pad_1304_um 39 11430 0)
      (pin Round[A]Pad_1304_um 38 8890 2540)
      (pin Round[A]Pad_1304_um 37 11430 2540)
      (pin Round[A]Pad_1304_um 36 8890 5080)
      (pin Round[A]Pad_1304_um 35 11430 5080)
      (pin Round[A]Pad_1404_um 2 -13970 -7620)
      (pin Round[A]Pad_1404_um 1 -16510 -7620)
    )
    (image "DWP2020 prototype:SSD1351_128X128_LCD Waveshare"
      (outline (path signal 2032  -15050 17260  -15126.1 16877.3  -15342.9 16552.9  -15667.3 16336.1
            -16050 16260  -16432.7 16336.1  -16757.1 16552.9  -16973.9 16877.3
            -17050 17260  -16973.9 17642.7  -16757.1 17967.1  -16432.7 18183.9
            -16050 18260  -15667.3 18183.9  -15342.9 17967.1  -15126.1 17642.7
            -15050 17260))
      (outline (path signal 2032  -15050 17260  -15126.1 16877.3  -15342.9 16552.9  -15667.3 16336.1
            -16050 16260  -16432.7 16336.1  -16757.1 16552.9  -16973.9 16877.3
            -17050 17260  -16973.9 17642.7  -16757.1 17967.1  -16432.7 18183.9
            -16050 18260  -15667.3 18183.9  -15342.9 17967.1  -15126.1 17642.7
            -15050 17260))
      (outline (path signal 152.4  -14300 17260  -14377.7 16744.2  -14604.1 16274.2  -14958.9 15891.8
            -15410.7 15631  -15919.2 15514.9  -16439.4 15553.9  -16925 15744.5
            -17332.8 16069.7  -17626.7 16500.7  -17780.5 16999.2  -17780.5 17520.8
            -17626.7 18019.3  -17332.8 18450.3  -16925 18775.5  -16439.4 18966.1
            -15919.2 19005.1  -15410.7 18889  -14958.9 18628.2  -14604.1 18245.8
            -14377.7 17775.8  -14300 17260))
      (outline (path signal 2032  20300 -19860  20223.9 -20242.7  20007.1 -20567.1  19682.7 -20783.9
            19300 -20860  18917.3 -20783.9  18592.9 -20567.1  18376.1 -20242.7
            18300 -19860  18376.1 -19477.3  18592.9 -19152.9  18917.3 -18936.1
            19300 -18860  19682.7 -18936.1  20007.1 -19152.9  20223.9 -19477.3
            20300 -19860))
      (outline (path signal 2032  20300 -19860  20223.9 -20242.7  20007.1 -20567.1  19682.7 -20783.9
            19300 -20860  18917.3 -20783.9  18592.9 -20567.1  18376.1 -20242.7
            18300 -19860  18376.1 -19477.3  18592.9 -19152.9  18917.3 -18936.1
            19300 -18860  19682.7 -18936.1  20007.1 -19152.9  20223.9 -19477.3
            20300 -19860))
      (outline (path signal 152.4  21050 -19860  20972.3 -20375.8  20745.9 -20845.8  20391.1 -21228.2
            19939.3 -21489  19430.8 -21605.1  18910.6 -21566.1  18425 -21375.5
            18017.2 -21050.3  17723.3 -20619.3  17569.5 -20120.8  17569.5 -19599.2
            17723.3 -19100.7  18017.2 -18669.7  18425 -18344.5  18910.6 -18153.9
            19430.8 -18114.9  19939.3 -18231  20391.1 -18491.8  20745.9 -18874.2
            20972.3 -19344.2  21050 -19860))
      (outline (path signal 2032  -15050 -19860  -15126.1 -20242.7  -15342.9 -20567.1  -15667.3 -20783.9
            -16050 -20860  -16432.7 -20783.9  -16757.1 -20567.1  -16973.9 -20242.7
            -17050 -19860  -16973.9 -19477.3  -16757.1 -19152.9  -16432.7 -18936.1
            -16050 -18860  -15667.3 -18936.1  -15342.9 -19152.9  -15126.1 -19477.3
            -15050 -19860))
      (outline (path signal 2032  -15050 -19860  -15126.1 -20242.7  -15342.9 -20567.1  -15667.3 -20783.9
            -16050 -20860  -16432.7 -20783.9  -16757.1 -20567.1  -16973.9 -20242.7
            -17050 -19860  -16973.9 -19477.3  -16757.1 -19152.9  -16432.7 -18936.1
            -16050 -18860  -15667.3 -18936.1  -15342.9 -19152.9  -15126.1 -19477.3
            -15050 -19860))
      (outline (path signal 152.4  -14300 -19860  -14377.7 -20375.8  -14604.1 -20845.8
            -14958.9 -21228.2  -15410.7 -21489  -15919.2 -21605.1  -16439.4 -21566.1
            -16925 -21375.5  -17332.8 -21050.3  -17626.7 -20619.3  -17780.5 -20120.8
            -17780.5 -19599.2  -17626.7 -19100.7  -17332.8 -18669.7  -16925 -18344.5
            -16439.4 -18153.9  -15919.2 -18114.9  -15410.7 -18231  -14958.9 -18491.8
            -14604.1 -18874.2  -14377.7 -19344.2  -14300 -19860))
      (outline (path signal 2032  20300 17260  20223.9 16877.3  20007.1 16552.9  19682.7 16336.1
            19300 16260  18917.3 16336.1  18592.9 16552.9  18376.1 16877.3
            18300 17260  18376.1 17642.7  18592.9 17967.1  18917.3 18183.9
            19300 18260  19682.7 18183.9  20007.1 17967.1  20223.9 17642.7
            20300 17260))
      (outline (path signal 2032  20300 17260  20223.9 16877.3  20007.1 16552.9  19682.7 16336.1
            19300 16260  18917.3 16336.1  18592.9 16552.9  18376.1 16877.3
            18300 17260  18376.1 17642.7  18592.9 17967.1  18917.3 18183.9
            19300 18260  19682.7 18183.9  20007.1 17967.1  20223.9 17642.7
            20300 17260))
      (outline (path signal 152.4  21050 17260  20972.3 16744.2  20745.9 16274.2  20391.1 15891.8
            19939.3 15631  19430.8 15514.9  18910.6 15553.9  18425 15744.5
            18017.2 16069.7  17723.3 16500.7  17569.5 16999.2  17569.5 17520.8
            17723.3 18019.3  18017.2 18450.3  18425 18775.5  18910.6 18966.1
            19430.8 19005.1  19939.3 18889  20391.1 18628.2  20745.9 18245.8
            20972.3 17775.8  21050 17260))
      (outline (path signal 80.009  18206.5 -22834.6  -16447.4 -22829.3))
      (outline (path signal 80.009  22300 16260  22300 -18860))
      (outline (path signal 80.009  -15050 20260  18300 20260))
      (outline (path signal 80.009  -19050 -18860  -19050 16760))
      (outline (path signal 80.009  18365.3 -22866.4  -16257.8 -22829.2))
      (outline (path signal 80.009  22300 16260  22300 -18860))
      (outline (path signal 80.009  -15050 20260  18300 20260))
      (outline (path signal 80.009  -19050 -18860  -19050 16760))
      (pin Round[A]Pad_1778_um (rotate 90) JP1$6 20320 -6985)
      (pin Round[A]Pad_1778_um (rotate 90) JP1$5 20320 -4445)
      (pin Round[A]Pad_3200_um U$26$P$1 -16050 17260)
      (pin Round[A]Pad_3200_um U$25$P$1 19300 -19860)
      (pin Round[A]Pad_3200_um U$24$P$1 -16050 -19860)
      (pin Round[A]Pad_3200_um U$23$P$1 19300 17260)
      (pin Round[A]Pad_1778_um (rotate 90) JP1$2 20320 3175)
      (pin Round[A]Pad_1778_um (rotate 90) JP1$1 20320 5715)
      (pin Round[A]Pad_1778_um (rotate 90) JP1$3 20320 635)
      (pin Round[A]Pad_1778_um (rotate 90) JP1$4 20320 -1905)
      (pin Round[A]Pad_1778_um (rotate 90) JP1$7 20320 -9525)
    )
    (padstack Round[A]Pad_1304_um
      (shape (circle F.Cu 1304))
      (shape (circle B.Cu 1304))
      (attach off)
    )
    (padstack Round[A]Pad_1404_um
      (shape (circle F.Cu 1404))
      (shape (circle B.Cu 1404))
      (attach off)
    )
    (padstack Round[A]Pad_1778_um
      (shape (circle F.Cu 1778))
      (shape (circle B.Cu 1778))
      (attach off)
    )
    (padstack Round[A]Pad_3200_um
      (shape (circle F.Cu 3200))
      (shape (circle B.Cu 3200))
      (attach off)
    )
    (padstack Round[A]Pad_804_um
      (shape (circle F.Cu 804))
      (shape (circle B.Cu 804))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(U1-Pad44)"
      (pins U1-44)
    )
    (net "Net-(U1-Pad43)"
      (pins U1-43)
    )
    (net "Net-(U1-Pad42)"
      (pins U1-42)
    )
    (net "Net-(U1-Pad41)"
      (pins U1-41)
    )
    (net "Net-(U1-Pad40)"
      (pins U1-40)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39)
    )
    (net "Net-(U1-Pad38)"
      (pins U1-38)
    )
    (net "Net-(U1-Pad37)"
      (pins U1-37)
    )
    (net "Net-(U1-Pad36)"
      (pins U1-36)
    )
    (net "Net-(U1-Pad35)"
      (pins U1-35)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad33)"
      (pins U1-33 U2-JP1$1)
    )
    (net "Net-(U1-Pad32)"
      (pins U1-32)
    )
    (net "Net-(U1-Pad31)"
      (pins U1-31)
    )
    (net "Net-(U1-Pad30)"
      (pins U1-30)
    )
    (net "Net-(U1-Pad29)"
      (pins U1-29)
    )
    (net "Net-(U1-Pad28)"
      (pins U1-28)
    )
    (net "Net-(U1-Pad27)"
      (pins U1-27)
    )
    (net "Net-(U1-Pad26)"
      (pins U1-26)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (net "Net-(U1-Pad22)"
      (pins U1-22)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(U1-Pad19)"
      (pins U1-19)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1 U2-JP1$2)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5 U2-JP1$5)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U2-JP1$3)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U2-JP1$4)
    )
    (net "Net-(U1-Pad34)"
      (pins U1-34)
    )
    (net "Net-(U1-Pad21)"
      (pins U1-21 U2-JP1$7)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14 U2-JP1$6)
    )
    (class kicad_default "" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)"
      "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad16)"
      "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad19)" "Net-(U1-Pad2)" "Net-(U1-Pad20)"
      "Net-(U1-Pad21)" "Net-(U1-Pad22)" "Net-(U1-Pad23)" "Net-(U1-Pad24)"
      "Net-(U1-Pad25)" "Net-(U1-Pad26)" "Net-(U1-Pad27)" "Net-(U1-Pad28)"
      "Net-(U1-Pad29)" "Net-(U1-Pad3)" "Net-(U1-Pad30)" "Net-(U1-Pad31)" "Net-(U1-Pad32)"
      "Net-(U1-Pad34)" "Net-(U1-Pad35)" "Net-(U1-Pad36)" "Net-(U1-Pad37)"
      "Net-(U1-Pad38)" "Net-(U1-Pad39)" "Net-(U1-Pad4)" "Net-(U1-Pad40)" "Net-(U1-Pad41)"
      "Net-(U1-Pad42)" "Net-(U1-Pad43)" "Net-(U1-Pad44)" "Net-(U1-Pad5)" "Net-(U1-Pad6)"
      "Net-(U1-Pad7)" "Net-(U1-Pad8)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power "Net-(U1-Pad1)" "Net-(U1-Pad33)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
