Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b621ba031124e1aa740c31ca1f57363 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port pc [D:/CS214/CPU/CPU.srcs/sources_1/new/test.v:158]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 15 for port upg_adr_o [D:/CS214/CPU/CPU.srcs/sources_1/new/test.v:316]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CXK
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram_ip
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Expander
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.ICU
Compiling module xil_defaultlib.MUX_5
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MUX_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SIMD_ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.PCctrl
Compiling module xil_defaultlib.seg_block
Compiling module xil_defaultlib.button
Compiling module xil_defaultlib.IO_block
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
