Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 31 15:12:01 2023
| Host         : DESKTOP-490OS2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_stackTower_timing_summary_routed.rpt -pb sintesis_stackTower_timing_summary_routed.pb -rpx sintesis_stackTower_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_stackTower
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.409        0.000                      0                  194        0.186        0.000                      0                  194        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.409        0.000                      0                  186        0.186        0.000                      0                  186        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.008        0.000                      0                    8        0.736        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 3.175ns (56.946%)  route 2.400ns (43.054%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.649 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.649    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_6
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 3.154ns (56.783%)  route 2.400ns (43.217%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.628 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.628    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_4
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 3.080ns (56.200%)  route 2.400ns (43.800%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.554 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.554    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_5
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 3.064ns (56.071%)  route 2.400ns (43.928%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.538 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.538    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_7
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 3.061ns (56.047%)  route 2.400ns (43.953%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.535    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_6
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 3.040ns (55.878%)  route 2.400ns (44.122%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.514 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.514    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_4
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 2.966ns (55.269%)  route 2.400ns (44.731%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.440 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.440    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_5
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.950ns (55.135%)  route 2.400ns (44.864%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.201    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.424 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.424    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_7
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.947ns (55.203%)  route 2.391ns (44.797%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.412 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.412    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_6
    SLICE_X33Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.062    15.071    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.926ns (55.026%)  route 2.391ns (44.974%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552     5.073    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]/Q
                         net (fo=2, routed)           1.167     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[2]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.333 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.638 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.216     8.854    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.186 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000     9.186    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.391 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.391    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_4
    SLICE_X33Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.062    15.071    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce2/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce2/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  debouncerInsts_displayce2/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.116     1.694    debouncerInsts_displayce2/synchronizer.aux1_reg_n_0
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce2/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce2/xSync_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDPE (Hold_fdpe_C_D)         0.071     1.508    debouncerInsts_displayce2/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.251ns (73.215%)  route 0.092ns (26.785%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  debouncerInsts_displayce1/xSync_reg/Q
                         net (fo=25, routed)          0.092     1.670    debouncerInsts_displayce1/xSync
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.715 r  debouncerInsts_displayce1/timer.count[0]_i_12/O
                         net (fo=1, routed)           0.000     1.715    debouncerInsts_displayce1/timer.count[0]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.780 r  debouncerInsts_displayce1/timer.count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.780    debouncerInsts_displayce1/timer.count_reg[0]_i_2_n_6
    SLICE_X36Y20         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.105     1.555    debouncerInsts_displayce1/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.423ns (69.665%)  route 0.184ns (30.335%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.551     1.434    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           0.175     1.737    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y23         LUT5 (Prop_lut5_I1_O)        0.099     1.836 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     1.836    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.947 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.987 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.996    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.041 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          0.000     2.041    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X34Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.815     1.942    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.120     1.813    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.079     1.679    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.808 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_6
    SLICE_X38Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.819     1.946    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.134     1.570    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.128     1.561 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/Q
                         net (fo=5, routed)           0.115     1.676    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.104     1.780 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[3]
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.107     1.540    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  debouncerInsts_displayce1/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.176     1.755    debouncerInsts_displayce1/aux1
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDPE (Hold_fdpe_C_D)         0.070     1.507    debouncerInsts_displayce1/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.128     1.561 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/Q
                         net (fo=5, routed)           0.115     1.676    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.098     1.774 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[1]
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.092     1.525    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  displays_inst/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.114     1.716    displays_inst/contador_refresco_reg_n_0_[10]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  displays_inst/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    displays_inst/contador_refresco_reg[8]_i_1_n_5
    SLICE_X42Y20         FDRE                                         r  displays_inst/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.134     1.571    displays_inst/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  displays_inst/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  displays_inst/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.114     1.715    displays_inst/contador_refresco_reg_n_0_[14]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  displays_inst/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    displays_inst/contador_refresco_reg[12]_i_1_n_5
    SLICE_X42Y21         FDRE                                         r  displays_inst/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  displays_inst/contador_refresco_reg[14]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.570    displays_inst/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.438    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  displays_inst/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.114     1.717    displays_inst/contador_refresco_reg_n_0_[6]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  displays_inst/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    displays_inst/contador_refresco_reg[4]_i_1_n_5
    SLICE_X42Y19         FDRE                                         r  displays_inst/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     1.950    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134     1.572    displays_inst/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y20   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y22   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X36Y22   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y23   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y23   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y23   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y20   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y20   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y20   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y20   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   debouncerInsts_displayce1/timer.count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.293%)  route 1.704ns (73.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.145     6.667    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I1_O)        0.152     6.819 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     7.379    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.607    14.387    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.293%)  route 1.704ns (73.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.145     6.667    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I1_O)        0.152     6.819 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     7.379    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.607    14.387    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.293%)  route 1.704ns (73.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.145     6.667    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I1_O)        0.152     6.819 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     7.379    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.607    14.387    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.293%)  route 1.704ns (73.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.145     6.667    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I1_O)        0.152     6.819 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     7.379    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.607    14.387    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.596%)  route 1.199ns (67.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456     5.522 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.484     6.007    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.131 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.715     6.846    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X40Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X40Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.290%)  route 1.162ns (66.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456     5.522 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.484     6.007    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.131 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.678     6.809    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.290%)  route 1.162ns (66.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456     5.522 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.484     6.007    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.131 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.678     6.809    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.290%)  route 1.162ns (66.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456     5.522 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.484     6.007    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.131 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.678     6.809    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  7.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.460%)  route 0.491ns (72.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.141     1.574 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.200     1.775    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.820 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.291     2.110    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X40Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.944    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.043%)  route 0.477ns (71.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.141     1.574 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.200     1.775    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.820 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.277     2.096    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.043%)  route 0.477ns (71.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.141     1.574 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.200     1.775    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.820 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.277     2.096    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.043%)  route 0.477ns (71.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.141     1.574 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.200     1.775    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.820 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.277     2.096    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.187ns (28.607%)  route 0.467ns (71.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.244     1.818    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.864 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.222     2.087    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X37Y24         FDCE (Remov_fdce_C_CLR)     -0.154     1.311    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.187ns (28.607%)  route 0.467ns (71.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.244     1.818    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.864 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.222     2.087    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X37Y24         FDCE (Remov_fdce_C_CLR)     -0.154     1.311    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.187ns (28.607%)  route 0.467ns (71.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.244     1.818    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.864 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.222     2.087    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X37Y24         FDCE (Remov_fdce_C_CLR)     -0.154     1.311    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.187ns (28.607%)  route 0.467ns (71.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.244     1.818    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.864 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.222     2.087    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X37Y24         FDCE (Remov_fdce_C_CLR)     -0.154     1.311    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.776    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 4.190ns (40.929%)  route 6.048ns (59.071%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          2.031     2.590    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124     2.714 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.017     6.731    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.238 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.238    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 4.204ns (41.229%)  route 5.993ns (58.771%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.732     2.291    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124     2.415 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.262     6.676    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.198 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.198    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.201ns (43.312%)  route 5.498ns (56.688%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.641     2.200    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124     2.324 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.858     6.181    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.700 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.700    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.198ns (43.514%)  route 5.450ns (56.486%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          2.032     2.591    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124     2.715 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.418     6.133    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.648 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.648    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.197ns (43.821%)  route 5.381ns (56.179%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.770     2.329    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X40Y27         LUT6 (Prop_lut6_I3_O)        0.124     2.453 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.611     6.064    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.579 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.579    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.188ns (46.698%)  route 4.780ns (53.302%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.506     2.065    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.189 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.274     5.463    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.968 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.968    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.189ns (47.660%)  route 4.601ns (52.340%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.130     1.689    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X40Y27         LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.471     5.284    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.790 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.790    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 4.187ns (48.095%)  route 4.518ns (51.905%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.804     2.363    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124     2.487 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.714     5.201    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.705 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.705    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 4.187ns (49.035%)  route 4.352ns (50.965%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.176     1.735    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.859 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.176     5.035    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.539 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.539    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.191ns (49.489%)  route 4.278ns (50.511%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.508     2.067    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.191 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.770     4.961    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.469 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.469    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.339%)  route 0.137ns (51.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/Q
                         net (fo=4, routed)           0.137     0.265    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[12]
    SLICE_X40Y29         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.855%)  route 0.139ns (52.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/Q
                         net (fo=4, routed)           0.139     0.267    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[15]
    SLICE_X41Y27         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.798%)  route 0.140ns (52.202%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/C
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/Q
                         net (fo=4, routed)           0.140     0.268    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[8]
    SLICE_X41Y27         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.155%)  route 0.149ns (53.845%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/Q
                         net (fo=4, routed)           0.149     0.277    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[4]
    SLICE_X42Y26         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.126%)  route 0.156ns (54.874%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/C
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/Q
                         net (fo=4, routed)           0.156     0.284    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[5]
    SLICE_X40Y27         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.331%)  route 0.145ns (50.669%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/Q
                         net (fo=4, routed)           0.145     0.286    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[10]
    SLICE_X41Y27         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/C
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/Q
                         net (fo=4, routed)           0.154     0.295    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[6]
    SLICE_X40Y27         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/Q
                         net (fo=4, routed)           0.110     0.251    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/Q[10]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.049     0.300 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[9]_i_1/O
                         net (fo=1, routed)           0.000     0.300    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/p_0_in[9]
    SLICE_X41Y28         FDPE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.768%)  route 0.178ns (58.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[3]/C
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[3]/Q
                         net (fo=4, routed)           0.178     0.306    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[3]
    SLICE_X42Y26         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.521%)  route 0.188ns (59.479%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/Q
                         net (fo=4, routed)           0.188     0.316    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[15]
    SLICE_X42Y27         LDPE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.818ns  (logic 4.378ns (49.646%)  route 4.440ns (50.354%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.419     5.485 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          1.229     6.714    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.299     7.013 f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.665     7.678    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.802 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.546    10.348    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.884 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.884    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 4.373ns (50.429%)  route 4.299ns (49.571%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.419     5.485 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          1.231     6.716    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.299     7.015 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.154     7.169    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     7.293 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.914    10.207    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.739 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.739    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.605ns  (logic 4.377ns (50.869%)  route 4.228ns (49.131%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.419     5.485 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          1.427     6.913    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.299     7.212 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.279     7.491    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.615 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.521    10.136    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.671 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.671    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.375ns (52.572%)  route 3.947ns (47.428%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.549     5.070    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=16, routed)          1.315     6.903    displays_inst/L[19]
    SLICE_X43Y24         LUT2 (Prop_lut2_I0_O)        0.152     7.055 r  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.632     9.687    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.392 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.392    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.320ns  (logic 4.277ns (51.402%)  route 4.043ns (48.598%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.549     5.070    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.982     6.571    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.695 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.669     7.364    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.488 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.392     9.880    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.390 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.390    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.208ns (51.761%)  route 3.922ns (48.239%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=12, routed)          1.176     6.698    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.149     6.971    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_2_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.597     9.692    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.197 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.197    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.152ns (51.744%)  route 3.872ns (48.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.549     5.070    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=16, routed)          1.315     6.903    displays_inst/L[19]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.027 r  displays_inst/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.557     9.585    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.095 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.095    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.286ns (53.994%)  route 3.652ns (46.006%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.549     5.070    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.971     6.559    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X40Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.683 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.161     6.845    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_2_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.969 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.519     9.488    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.008 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.008    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.109ns (53.600%)  route 3.557ns (46.400%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=12, routed)          1.174     6.696    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.383     9.203    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.733 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.733    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.606ns (27.668%)  route 1.584ns (72.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.545     5.066    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.858     6.381    stackTowerInsts_displayce/C_CONTROLLER/Q[5]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.150     6.531 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.726     7.256    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X39Y26         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.699%)  route 0.174ns (55.301%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X37Y25         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.174     1.749    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X39Y24         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.141ns (28.582%)  route 0.352ns (71.418%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.352     1.926    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X39Y26         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.186ns (33.513%)  route 0.369ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.169     1.743    stackTowerInsts_displayce/C_CONTROLLER/Q[5]
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.200     1.988    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X39Y26         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.189ns (27.359%)  route 0.502ns (72.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.204     1.778    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.048     1.826 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.298     2.124    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X39Y26         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.439ns (59.410%)  route 0.983ns (40.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.276     1.876    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.628    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.858 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.858    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.545%)  route 0.982ns (40.455%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=16, routed)          0.217     1.817    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[19]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.862 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.765     2.627    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.864 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.864    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.445ns (58.902%)  route 1.008ns (41.098%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.250     1.850    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.895 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.653    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.889 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.889    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.421ns (57.489%)  route 1.051ns (42.511%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.335     1.936    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.715     2.696    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.908 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.908    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.430ns (57.203%)  route 1.070ns (42.797%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.295     1.895    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.940 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.715    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.936 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.936    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.441ns (56.704%)  route 1.101ns (43.296%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.436    displays_inst/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=16, routed)          0.160     1.760    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X41Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.805 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.940     2.746    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.978 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.978    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.467ns  (logic 1.575ns (24.357%)  route 4.892ns (75.643%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.752 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.715     6.467    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X40Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430     4.771    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.575ns (24.497%)  route 4.855ns (75.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.752 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.678     6.430    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.575ns (24.497%)  route 4.855ns (75.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.752 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.678     6.430    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.575ns (24.497%)  route 4.855ns (75.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.752 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.678     6.430    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y25         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.340ns  (logic 1.603ns (25.288%)  route 4.737ns (74.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.780 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     6.340    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.340ns  (logic 1.603ns (25.288%)  route 4.737ns (74.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.780 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     6.340    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.340ns  (logic 1.603ns (25.288%)  route 4.737ns (74.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.780 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     6.340    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.340ns  (logic 1.603ns (25.288%)  route 4.737ns (74.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.177     5.628    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.780 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.559     6.340    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X37Y24         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428     4.769    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/FSM_sequential_controller.state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 1.451ns (24.740%)  route 4.415ns (75.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.415     5.866    debouncerInsts_displayce2/rst_IBUF
    SLICE_X38Y29         FDCE                                         f  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.434     4.775    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.728ns  (logic 1.451ns (25.337%)  route 4.276ns (74.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         4.276     5.728    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X38Y28         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433     4.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.203ns (54.071%)  route 0.172ns (45.929%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.172     0.330    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[11]_i_1/O
                         net (fo=1, routed)           0.000     0.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[11]
    SLICE_X39Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.944    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.206ns (54.435%)  route 0.172ns (45.565%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.172     0.330    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.048     0.378 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[2]
    SLICE_X39Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.944    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.203ns (46.441%)  route 0.234ns (53.559%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.234     0.392    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.437 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[5]_i_1/O
                         net (fo=1, routed)           0.000     0.437    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[5]
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.207ns (46.927%)  route 0.234ns (53.073%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.234     0.392    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.049     0.441 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[9]_i_1/O
                         net (fo=1, routed)           0.000     0.441    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[9]
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.203ns (45.448%)  route 0.244ns (54.552%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X41Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.244     0.402    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/fallo
    SLICE_X36Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.447 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/FSM_onehot_ESTADO[4]_i_1/O
                         net (fo=1, routed)           0.000     0.447    stackTowerInsts_displayce/C_CONTROLLER/D[3]
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.203ns (41.504%)  route 0.286ns (58.496%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.286     0.444    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[12]_i_1/O
                         net (fo=1, routed)           0.000     0.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[12]
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[12]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.623%)  route 0.286ns (58.377%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.286     0.444    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.046     0.490 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[3]_i_1/O
                         net (fo=1, routed)           0.000     0.490    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[3]
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.158ns (31.834%)  route 0.338ns (68.166%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=15, routed)          0.338     0.496    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X35Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.815     1.942    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.203ns (39.805%)  route 0.307ns (60.195%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X41Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.307     0.465    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo
    SLICE_X36Y25         LUT4 (Prop_lut4_I0_O)        0.045     0.510 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[5]_i_1/O
                         net (fo=1, routed)           0.000     0.510    stackTowerInsts_displayce/C_CONTROLLER/D[4]
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.158ns (28.542%)  route 0.396ns (71.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=14, routed)          0.396     0.554    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X34Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/C





