Search.setIndex({"docnames": ["aes", "alu", "apb_thru", "combohash", "duart", "evc", "gluechain", "index", "interrupts", "iox", "mdma", "mesh", "pke", "pl230", "pl230_placeholder", "pwm", "qfc", "rp_pio", "sce_glbsfr", "scedma", "sddc", "sensorc", "sysctrl", "timer_intf", "trng", "udma_adc", "udma_camera", "udma_camera_0", "udma_camera_1", "udma_camera_2", "udma_camera_3", "udma_camera_4", "udma_camera_5", "udma_camera_6", "udma_ctrl", "udma_filter", "udma_filter_0", "udma_filter_1", "udma_filter_2", "udma_filter_3", "udma_filter_4", "udma_filter_5", "udma_filter_6", "udma_i2c", "udma_i2c_0", "udma_i2c_1", "udma_i2c_2", "udma_i2c_3", "udma_i2c_4", "udma_i2c_5", "udma_i2c_6", "udma_i2s", "udma_i2s_0", "udma_i2s_1", "udma_i2s_2", "udma_i2s_3", "udma_i2s_4", "udma_i2s_5", "udma_i2s_6", "udma_scif", "udma_scif_0", "udma_scif_1", "udma_scif_2", "udma_scif_3", "udma_scif_4", "udma_scif_5", "udma_scif_6", "udma_sdio", "udma_sdio_0", "udma_sdio_1", "udma_sdio_2", "udma_sdio_3", "udma_sdio_4", "udma_sdio_5", "udma_sdio_6", "udma_spim_0", "udma_spim_1", "udma_spim_2", "udma_spim_3", "udma_spim_4", "udma_spim_5", "udma_spim_6", "udma_spis_0", "udma_spis_1", "udma_uart", "udma_uart_0", "udma_uart_1", "udma_uart_2", "udma_uart_3", "udma_uart_4", "udma_uart_5", "udma_uart_6", "wdg_intf"], "filenames": ["aes.rst", "alu.rst", "apb_thru.rst", "combohash.rst", "duart.rst", "evc.rst", "gluechain.rst", "index.rst", "interrupts.rst", "iox.rst", "mdma.rst", "mesh.rst", "pke.rst", "pl230.rst", "pl230_placeholder.rst", "pwm.rst", "qfc.rst", "rp_pio.rst", "sce_glbsfr.rst", "scedma.rst", "sddc.rst", "sensorc.rst", "sysctrl.rst", "timer_intf.rst", "trng.rst", "udma_adc.rst", "udma_camera.rst", "udma_camera_0.rst", "udma_camera_1.rst", "udma_camera_2.rst", "udma_camera_3.rst", "udma_camera_4.rst", "udma_camera_5.rst", "udma_camera_6.rst", "udma_ctrl.rst", "udma_filter.rst", "udma_filter_0.rst", "udma_filter_1.rst", "udma_filter_2.rst", "udma_filter_3.rst", "udma_filter_4.rst", "udma_filter_5.rst", "udma_filter_6.rst", "udma_i2c.rst", "udma_i2c_0.rst", "udma_i2c_1.rst", "udma_i2c_2.rst", "udma_i2c_3.rst", "udma_i2c_4.rst", "udma_i2c_5.rst", "udma_i2c_6.rst", "udma_i2s.rst", "udma_i2s_0.rst", "udma_i2s_1.rst", "udma_i2s_2.rst", "udma_i2s_3.rst", "udma_i2s_4.rst", "udma_i2s_5.rst", "udma_i2s_6.rst", "udma_scif.rst", "udma_scif_0.rst", "udma_scif_1.rst", "udma_scif_2.rst", "udma_scif_3.rst", "udma_scif_4.rst", "udma_scif_5.rst", "udma_scif_6.rst", "udma_sdio.rst", "udma_sdio_0.rst", "udma_sdio_1.rst", "udma_sdio_2.rst", "udma_sdio_3.rst", "udma_sdio_4.rst", "udma_sdio_5.rst", "udma_sdio_6.rst", "udma_spim_0.rst", "udma_spim_1.rst", "udma_spim_2.rst", "udma_spim_3.rst", "udma_spim_4.rst", "udma_spim_5.rst", "udma_spim_6.rst", "udma_spis_0.rst", "udma_spis_1.rst", "udma_uart.rst", "udma_uart_0.rst", "udma_uart_1.rst", "udma_uart_2.rst", "udma_uart_3.rst", "udma_uart_4.rst", "udma_uart_5.rst", "udma_uart_6.rst", "wdg_intf.rst"], "titles": ["AES", "ALU", "APB_THRU", "COMBOHASH", "DUART", "EVC", "GLUECHAIN", "Documentation for Cramium SoC", "Interrupt Controller", "IOX", "MDMA", "MESH", "PKE", "PL230", "PL230_PLACEHOLDER", "PWM", "QFC", "RP_PIO", "SCE_GLBSFR", "SCEDMA", "SDDC", "SENSORC", "SYSCTRL", "TIMER_INTF", "TRNG", "UDMA_ADC", "UDMA_CAMERA", "UDMA_CAMERA_0", "UDMA_CAMERA_1", "UDMA_CAMERA_2", "UDMA_CAMERA_3", "UDMA_CAMERA_4", "UDMA_CAMERA_5", "UDMA_CAMERA_6", "UDMA_CTRL", "UDMA_FILTER", "UDMA_FILTER_0", "UDMA_FILTER_1", "UDMA_FILTER_2", "UDMA_FILTER_3", "UDMA_FILTER_4", "UDMA_FILTER_5", "UDMA_FILTER_6", "UDMA_I2C", "UDMA_I2C_0", "UDMA_I2C_1", "UDMA_I2C_2", "UDMA_I2C_3", "UDMA_I2C_4", "UDMA_I2C_5", "UDMA_I2C_6", "UDMA_I2S", "UDMA_I2S_0", "UDMA_I2S_1", "UDMA_I2S_2", "UDMA_I2S_3", "UDMA_I2S_4", "UDMA_I2S_5", "UDMA_I2S_6", "UDMA_SCIF", "UDMA_SCIF_0", "UDMA_SCIF_1", "UDMA_SCIF_2", "UDMA_SCIF_3", "UDMA_SCIF_4", "UDMA_SCIF_5", "UDMA_SCIF_6", "UDMA_SDIO", "UDMA_SDIO_0", "UDMA_SDIO_1", "UDMA_SDIO_2", "UDMA_SDIO_3", "UDMA_SDIO_4", "UDMA_SDIO_5", "UDMA_SDIO_6", "UDMA_SPIM_0", "UDMA_SPIM_1", "UDMA_SPIM_2", "UDMA_SPIM_3", "UDMA_SPIM_4", "UDMA_SPIM_5", "UDMA_SPIM_6", "UDMA_SPIS_0", "UDMA_SPIS_1", "UDMA_UART", "UDMA_UART_0", "UDMA_UART_1", "UDMA_UART_2", "UDMA_UART_3", "UDMA_UART_4", "UDMA_UART_5", "UDMA_UART_6", "WDG_INTF"], "terms": {"address": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92], "0x4002d000": 0, "0x4002d004": 0, "0x4002d008": 0, "0x4002d00c": 0, "0x4002d010": 0, "0x4002d014": 0, "0x4002d018": [], "0x4002d01c": [], "0x4002d020": [], "0x4002d024": [], "0x4002d028": [], "0x4002d02c": [], "0x4002d030": 0, "0x4002d034": 0, "0x4002d038": 0, "0x4002d03c": 0, "0x0": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92], "field": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "name": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "descript": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "7": [0, 3, 4, 5, 9, 10, 12, 16, 17, 18, 19, 20, 21, 22, 34, 51, 59, 67, 85, 86, 87, 88], "0": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "sfr_crfunc": [0, 12], "read": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "write": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "control": [0, 3, 4, 5, 6, 7, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "0x4": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 20, 21, 22, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "31": [0, 3, 5, 6, 9, 11, 12, 16, 17, 18, 19, 20, 22, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 85, 86, 87, 88], "sfr_ar": [0, 3, 12, 16, 20], "perform": [0, 3, 12, 16, 18, 19, 20, 22, 24], "action": [0, 3, 12, 16, 18, 19, 20, 22, 24], "valu": [0, 3, 12, 16, 17, 18, 19, 20, 22, 24], "0x5a": [0, 3, 12, 16, 20], "0x8": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 21, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "sfr_srmfsm": 0, "onli": [0, 3, 4, 6, 9, 10, 11, 12, 17, 18, 21, 22, 24], "statu": [0, 3, 4, 6, 9, 10, 11, 12, 17, 18, 21, 22, 24], "0xc": [0, 3, 4, 5, 6, 9, 10, 11, 12, 17, 24, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 84, 89, 90, 91], "mfsm_done": [0, 3, 12], "flag": [0, 3, 5, 9, 12, 18, 22], "1": [0, 3, 5, 9, 12, 16, 17, 18, 20, 22, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "mean": [0, 3, 5, 9, 12, 18, 22], "event": [0, 3, 5, 8, 9, 12, 18, 22], "happen": [0, 3, 5, 9, 12, 18, 22], "back": [0, 3, 5, 9, 12, 18, 22], "respect": [0, 3, 5, 9, 12, 18, 22], "bit": [0, 3, 5, 9, 12, 18, 22], "posit": [0, 3, 5, 9, 12, 18, 22], "clear": [0, 3, 5, 9, 12, 18, 22], "acore_don": 0, "2": [0, 3, 12, 17, 26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 84, 85, 86, 87, 88, 89, 90, 91], "chnlo_don": [0, 3, 12], "3": [0, 3, 12, 17, 19, 21, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 85, 86, 87, 88], "chnli_don": [0, 3, 12], "0x10": [0, 3, 5, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "opt_klen0": 0, "4": [0, 10, 12, 17, 18, 26, 44, 45, 46, 47, 51, 59, 67, 75, 76, 77, 78, 82, 83, 85, 86, 87, 88], "opt_mode0": 0, "8": [0, 12, 17, 20, 34, 35, 51, 59, 67, 85, 86, 87, 88], "opt_ifstart0": 0, "0x14": [0, 3, 5, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "15": [0, 3, 4, 5, 9, 12, 16, 17, 18, 19, 20, 22, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "sfr_opt1": 0, "0x18": [3, 5, 9, 10, 11, 16, 17, 18, 19, 20, 21, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "0x1c": [5, 9, 10, 11, 16, 17, 18, 19, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 84, 89, 90, 91], "0x20": [3, 5, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "0x24": [3, 5, 10, 11, 16, 17, 18, 19, 20, 21, 22, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "0x28": [10, 17, 20, 21, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "0x2c": [3, 10, 17, 20, 21, 22, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "0x30": [0, 3, 5, 10, 12, 17, 18, 19, 20, 21, 22, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "11": [0, 3, 12, 16, 17, 19, 24, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "ptrid_iv": 0, "cr_segptrstart": [0, 3, 12], "0x34": [0, 3, 5, 10, 12, 17, 18, 19, 20, 21, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "ptrid_akei": 0, "0x38": [0, 3, 10, 12, 17, 19, 20, 21, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ptrid_aib": 0, "0x3c": [0, 10, 12, 17, 19, 20, 21, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ptrid_aob": 0, "0x4002f000": 1, "0x50122000": [2, 28], "0x4002b000": 3, "0x4002b004": 3, "0x4002b008": 3, "0x4002b00c": 3, "0x4002b010": 3, "0x4002b014": 3, "0x4002b018": 3, "0x4002b01c": [], "0x4002b020": 3, "0x4002b024": 3, "0x4002b028": [], "0x4002b02c": 3, "0x4002b030": 3, "0x4002b034": 3, "0x4002b038": 3, "cr_func": 3, "mfsm": [3, 12], "hash_don": 3, "cr_opt_hashcnt": 3, "cr_opt_scrtchk": 3, "cr_opt_ifsob": 3, "cr_opt_ifstart": 3, "segid_lkei": 3, "segid_kei": 3, "segid_scrt": 3, "segid_msg": 3, "segid_hout": 3, "segid_sob": 3, "0x40042000": 4, "0x40042004": 4, "0x40042008": 4, "0x4004200c": 4, "sfr_txd": 4, "sfr_cr": 4, "sfr_sr": 4, "sfr_etuc": 4, "0x40044000": 5, "0x40044004": 5, "0x40044008": 5, "0x4004400c": 5, "0x40044010": 5, "0x40044014": 5, "0x40044018": 5, "0x4004401c": 5, "0x40044020": 5, "0x40044024": 5, "0x40044028": [], "0x4004402c": [], "0x40044030": 5, "0x40044034": 5, "0x40044038": [], "0x4004403c": [], "0x40044040": 5, "0x40044044": 5, "0x40044048": 5, "0x4004404c": 5, "0x40044050": 5, "0x40044054": 5, "0x40044058": 5, "0x4004405c": 5, "0x40044060": 5, "0x40044064": [], "0x40044068": [], "0x4004406c": [], "0x40044070": [], "0x40044074": [], "0x40044078": [], "0x4004407c": [], "0x40044080": 5, "cm7evsel0": 5, "cm7evsel": 5, "cm7evsel1": 5, "cm7evsel2": 5, "cm7evsel3": 5, "cm7evsel4": 5, "cm7evsel5": 5, "cm7evsel6": 5, "cm7evsel7": 5, "cm7even": 5, "cm7ev": 5, "tmr_evsel": 5, "pwm_evsel": 5, "0x40": [5, 10, 12, 16, 17, 18, 19, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven0": 5, "ifeven": 5, "0x44": [5, 10, 16, 17, 18, 19, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven1": 5, "0x48": [5, 10, 16, 17, 18, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven2": 5, "0x4c": [5, 10, 16, 17, 18, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven3": 5, "0x50": [5, 10, 16, 17, 18, 19, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven4": 5, "0x54": [5, 10, 17, 18, 19, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven5": 5, "0x58": [5, 10, 17, 19, 20, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven6": 5, "0x5c": [5, 10, 17, 19, 20, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifeven7": 5, "0x60": [5, 17, 19, 20, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "ifev_err": 5, "0x64": [17, 20, 22], "0x68": [17, 20, 22], "0x6c": [17, 20, 22], "0x70": [17, 20], "0x74": [17, 20], "0x78": [17, 20], "0x7c": [17, 20], "0x80": [5, 17, 20, 22], "errin": 5, "0x40054000": 6, "0x40054004": 6, "0x40054008": 6, "0x4005400c": 6, "cr_gcmask": 6, "gluereg": 6, "gluerst": 6, "gluetest": 6, "interrupt": 7, "ae": 7, "combohash": 7, "pke": 7, "scedma": 7, "sce_glbsfr": 7, "trng": 7, "alu": 7, "duart": 7, "wdg_intf": 7, "timer_intf": 7, "evc": 7, "sysctrl": 7, "apb_thru": 7, "iox": 7, "pwm": 7, "sddc": 7, "mdma": 7, "qfc": 7, "pl230": [], "gluechain": 7, "mesh": 7, "sensorc": 7, "index": 7, "search": 7, "page": 7, "thi": 8, "devic": 8, "ha": 8, "an": 8, "eventmanag": 8, "base": 8, "system": 8, "individu": 8, "modul": 8, "gener": 8, "which": 8, "ar": 8, "wire": 8, "central": 8, "when": 8, "occur": 8, "you": 8, "should": 8, "look": 8, "number": 8, "up": 8, "cpu": 8, "specif": 8, "tabl": 8, "call": 8, "relev": 8, "The": 8, "follow": 8, "0x5012f000": [9, 60], "0x5012f004": [9, 60], "0x5012f008": [9, 60], "0x5012f00c": [9, 60], "0x5012f010": [9, 60], "0x5012f014": [9, 60], "0x5012f018": [9, 60], "0x5012f01c": [9, 60], "0x5012f020": 60, "0x5012f024": 60, "0x5012f028": 60, "0x5012f02c": 60, "0x5012f030": 60, "0x5012f034": 60, "0x5012f038": 60, "0x5012f03c": 60, "0x5012f040": 60, "0x5012f044": 60, "0x5012f048": 60, "0x5012f04c": 60, "0x5012f050": 60, "0x5012f054": 60, "0x5012f058": 60, "0x5012f05c": 60, "0x5012f060": 60, "0x5012f064": [], "0x5012f068": [], "0x5012f06c": [], "0x5012f070": [], "0x5012f074": [], "0x5012f078": [], "0x5012f07c": [], "0x5012f080": [], "0x5012f084": [], "0x5012f088": [], "0x5012f08c": [], "0x5012f090": [], "0x5012f094": [], "0x5012f098": [], "0x5012f09c": [], "0x5012f0a0": [], "0x5012f0a4": [], "0x5012f0a8": [], "0x5012f0ac": [], "0x5012f0b0": [], "0x5012f0b4": [], "0x5012f0b8": [], "0x5012f0bc": [], "0x5012f0c0": [], "0x5012f0c4": [], "0x5012f0c8": [], "0x5012f0cc": [], "0x5012f0d0": [], "0x5012f0d4": [], "0x5012f0d8": [], "0x5012f0dc": [], "0x5012f0e0": [], "0x5012f0e4": [], "0x5012f0e8": [], "0x5012f0ec": [], "0x5012f0f0": [], "0x5012f0f4": [], "0x5012f0f8": [], "0x5012f0fc": [], "0x5012f100": 9, "0x5012f104": 9, "0x5012f108": 9, "0x5012f10c": 9, "0x5012f110": 9, "0x5012f114": 9, "0x5012f118": 9, "0x5012f11c": 9, "0x5012f120": 9, "0x5012f124": [], "0x5012f128": [], "0x5012f12c": [], "0x5012f130": 9, "0x5012f134": 9, "0x5012f138": 9, "0x5012f13c": 9, "0x5012f140": 9, "0x5012f144": 9, "0x5012f148": 9, "0x5012f14c": 9, "0x5012f150": 9, "0x5012f154": 9, "0x5012f158": 9, "0x5012f15c": 9, "0x5012f160": 9, "0x5012f164": 9, "0x5012f168": 9, "0x5012f16c": 9, "0x5012f170": [], "0x5012f174": [], "0x5012f178": [], "0x5012f17c": [], "0x5012f180": [], "0x5012f184": [], "0x5012f188": [], "0x5012f18c": [], "0x5012f190": [], "0x5012f194": [], "0x5012f198": [], "0x5012f19c": [], "0x5012f1a0": [], "0x5012f1a4": [], "0x5012f1a8": [], "0x5012f1ac": [], "0x5012f1b0": [], "0x5012f1b4": [], "0x5012f1b8": [], "0x5012f1bc": [], "0x5012f1c0": [], "0x5012f1c4": [], "0x5012f1c8": [], "0x5012f1cc": [], "0x5012f1d0": [], "0x5012f1d4": [], "0x5012f1d8": [], "0x5012f1dc": [], "0x5012f1e0": [], "0x5012f1e4": [], "0x5012f1e8": [], "0x5012f1ec": [], "0x5012f1f0": [], "0x5012f1f4": [], "0x5012f1f8": [], "0x5012f1fc": [], "0x5012f200": 9, "0x5012f204": [], "0x5012f208": [], "0x5012f20c": [], "0x5012f210": [], "0x5012f214": [], "0x5012f218": [], "0x5012f21c": [], "0x5012f220": [], "0x5012f224": [], "0x5012f228": [], "0x5012f22c": [], "0x5012f230": 9, "0x5012f234": 9, "0x5012f238": 9, "0x5012f23c": 9, "0x5012f240": 9, "0x5012f244": 9, "0x5012f248": 9, "0x5012f24c": 9, "0x5012f250": 9, "0x5012f254": 9, "0x5012f258": 9, "0x5012f25c": 9, "crafsel0": 9, "crafsel": 9, "crafsel1": 9, "crafsel2": 9, "crafsel3": 9, "crafsel4": 9, "crafsel5": 9, "crafsel6": 9, "crafsel7": 9, "0x84": [17, 20, 22], "0x88": [17, 20, 22], "0x8c": [17, 20], "0x90": [17, 20, 22], "0x94": [17, 20, 22], "0x98": [17, 20, 22], "0x9c": [17, 20, 22], "0xa0": [17, 20, 22], "0xa4": [17, 20, 22], "0xa8": [17, 20, 22], "0xac": [17, 20, 22], "0xb0": [17, 20], "0xb4": [17, 20], "0xb8": [17, 20], "0xbc": [17, 20], "0xc0": [17, 20], "0xc4": [17, 20], "0xc8": [17, 20], "0xcc": [17, 20], "0xd0": [17, 20], "0xd4": [17, 20], "0xd8": [17, 20], "0xdc": [17, 20], "0xe0": [17, 20], "0xe4": [17, 20], "0xe8": [17, 20], "0xec": [17, 20], "0xf0": 17, "0xf4": 17, "0xf8": 17, "0xfc": 17, "0x100": [9, 17, 20], "9": [9, 17, 35, 59, 85, 86, 87, 88], "crint0": 9, "crint": 9, "0x104": [9, 17, 20], "crint1": 9, "0x108": [9, 17, 20], "crint2": 9, "0x10c": [9, 17, 20], "crint3": 9, "0x110": [9, 17, 20], "crint4": 9, "0x114": [9, 17, 20], "crint5": 9, "0x118": [9, 17, 20], "crint6": 9, "0x11c": [9, 17, 20], "crint7": 9, "0x120": [9, 17, 20], "frint": 9, "0x124": [17, 20], "0x128": [17, 20], "0x12c": [17, 20], "0x130": [9, 17, 20], "crgo0": 9, "crgo": 9, "0x134": [9, 17, 20], "crgo1": 9, "0x138": [9, 17, 20], "crgo2": 9, "0x13c": [9, 17, 20], "crgo3": 9, "0x140": [9, 17, 20], "crgoe0": 9, "crgoe": 9, "0x144": [9, 20], "crgoe1": 9, "0x148": [9, 20], "crgoe2": 9, "0x14c": [9, 20], "crgoe3": 9, "0x150": [9, 20], "crgpu0": 9, "crgpu": 9, "0x154": [9, 20], "crgpu1": 9, "0x158": [9, 20], "crgpu2": 9, "0x15c": [9, 20], "crgpu3": 9, "0x160": [9, 20], "srgi0": 9, "srgi": 9, "0x164": 9, "srgi1": 9, "0x168": [9, 20], "srgi2": 9, "0x16c": [9, 20], "srgi3": 9, "0x170": 20, "0x174": 20, "0x178": 20, "0x17c": 20, "0x180": [17, 20], "0x184": 17, "0x188": [17, 20], "0x18c": [17, 20], "0x190": [17, 20], "0x194": [17, 20], "0x198": [17, 20], "0x19c": [17, 20], "0x1a0": 20, "0x1a4": [], "0x1a8": 20, "0x1ac": 20, "0x1b0": 20, "0x1b4": 20, "0x1b8": 20, "0x1bc": 20, "0x1c0": 20, "0x1c4": [], "0x1c8": 20, "0x1cc": 20, "0x1d0": 20, "0x1d4": 20, "0x1d8": 20, "0x1dc": 20, "0x1e0": 20, "0x1e4": [], "0x1e8": [], "0x1ec": [], "0x1f0": 20, "0x1f4": [], "0x1f8": [], "0x1fc": [], "0x200": 9, "piosel": 9, "0x204": [], "0x208": [], "0x20c": [], "0x210": [], "0x214": [], "0x218": [], "0x21c": [], "0x220": [], "0x224": [], "0x228": [], "0x22c": [], "0x230": 9, "cr_cfg_schmsel0": 9, "cr_cfg_schmsel": 9, "0x234": 9, "cr_cfg_schmsel1": 9, "0x238": 9, "cr_cfg_schmsel2": 9, "0x23c": 9, "cr_cfg_schmsel3": 9, "0x240": 9, "cr_cfg_slewslow0": 9, "cr_cfg_slewslow": 9, "0x244": 9, "cr_cfg_slewslow1": 9, "0x248": 9, "cr_cfg_slewslow2": 9, "0x24c": 9, "cr_cfg_slewslow3": 9, "0x250": 9, "cr_cfg_drvsel0": 9, "cr_cfg_drvsel": 9, "0x254": 9, "cr_cfg_drvsel1": 9, "0x258": 9, "cr_cfg_drvsel2": 9, "0x25c": 9, "cr_cfg_drvsel3": 9, "0x40002000": [], "0x40002004": [], "0x40002008": [], "0x4000200c": [], "0x40002010": [], "0x40002014": [], "0x40002018": [], "0x4000201c": [], "0x40002020": [], "0x40002024": [], "0x40002028": [], "0x4000202c": [], "0x40002030": [], "0x40002034": [], "0x40002038": [], "0x4000203c": [], "0x40002040": [], "0x40002044": [], "0x40002048": [], "0x4000204c": [], "0x40002050": [], "0x40002054": [], "0x40002058": [], "0x4000205c": [], "cr_evsel0": 10, "cr_evsel": 10, "cr_evsel1": 10, "cr_evsel2": 10, "cr_evsel3": 10, "cr_evsel4": 10, "cr_evsel5": 10, "cr_evsel6": 10, "cr_evsel7": 10, "cr_mdmareq0": 10, "cr_mdmareq": 10, "cr_mdmareq1": 10, "cr_mdmareq2": 10, "cr_mdmareq3": 10, "cr_mdmareq4": 10, "cr_mdmareq5": 10, "cr_mdmareq6": 10, "cr_mdmareq7": 10, "sr_mdmareq0": 10, "sr_mdmareq": 10, "sr_mdmareq1": 10, "sr_mdmareq2": 10, "sr_mdmareq3": 10, "sr_mdmareq4": 10, "sr_mdmareq5": 10, "sr_mdmareq6": 10, "sr_mdmareq7": 10, "0x40052000": 11, "0x40052004": 11, "0x40052008": 11, "0x4005200c": 11, "0x40052010": 11, "0x40052014": 11, "0x40052018": 11, "0x4005201c": 11, "0x40052020": 11, "0x40052024": 11, "cr_mldrv0": 11, "cr_mldrv": 11, "cr_mlie0": 11, "cr_mlie": 11, "sr_mlsr0": 11, "sr_mlsr": 11, "sr_mlsr1": 11, "sr_mlsr2": 11, "sr_mlsr3": 11, "sr_mlsr4": 11, "sr_mlsr5": 11, "sr_mlsr6": 11, "sr_mlsr7": 11, "0x4002c000": 12, "0x4002c004": 12, "0x4002c008": 12, "0x4002c00c": 12, "0x4002c010": 12, "0x4002c014": 12, "0x4002c018": [], "0x4002c01c": [], "0x4002c020": 12, "0x4002c024": [], "0x4002c028": [], "0x4002c02c": [], "0x4002c030": 12, "0x4002c034": 12, "0x4002c038": 12, "0x4002c03c": 12, "0x4002c040": 12, "modinvreadi": 12, "pcore_don": 12, "chnlx_done": 12, "12": [12, 17, 51], "sfr_optnw": 12, "sfr_optew": 12, "sfr_optmask": 12, "ptrid_pcon": 12, "ptrid_pib0": 12, "ptrid_pib1": 12, "ptrid_pkb": 12, "ptrid_pob": 12, "0x40001000": [], "placehold": [], "0x50120000": [15, 58], "0x40000000": [], "0x40000004": [], "0x40000008": [], "0x4000000c": [], "0x40000010": [], "0x40000014": [], "0x40000018": [], "0x4000001c": [], "0x40000020": [], "0x40000024": [], "sfr_io": [16, 20], "paddrvsel": 16, "cr_xip_addrmod": 16, "cr_xip_opcod": 16, "5": [16, 17, 18, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 85, 86, 87, 88], "cr_xip_width": 16, "6": [16, 17, 22, 26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88], "cr_xip_ssel": 16, "cr_xip_dumcyc": 16, "13": [16, 17, 51, 67], "cr_xip_cfg": 16, "0x40028000": 18, "0x40028004": 18, "0x40028008": 18, "0x4002800c": [], "0x40028010": 18, "0x40028014": 18, "0x40028018": 18, "0x4002801c": 18, "0x40028020": 18, "0x40028024": 18, "0x40028028": [], "0x4002802c": [], "0x40028030": 18, "0x40028034": 18, "0x40028038": [], "0x4002803c": [], "0x40028040": 18, "0x40028044": 18, "0x40028048": 18, "0x4002804c": 18, "0x40028050": 18, "0x40028054": 18, "cr_scemod": 18, "cr_suben": 18, "cr_ahbsopt": 18, "sr_busi": 18, "fr_done": 18, "fr_err": 18, "ar_clrram": 18, "0xa5": [18, 24], "sfr_tickcyc": 18, "sfr_tickcnt": 18, "cr_ffen": 18, "ar_ffclr": 18, "32": [17, 18], "hff00": 18, "i": 18, "sr_ff0": 18, "sr_ff": 18, "sr_ff1": 18, "sr_ff2": 18, "sr_ff3": 18, "sr_ff4": 18, "sr_ff5": 18, "0x40029000": 19, "0x40029004": [], "0x40029008": [], "0x4002900c": [], "0x40029010": 19, "0x40029014": 19, "0x40029018": 19, "0x4002901c": 19, "0x40029020": 19, "0x40029024": 19, "0x40029028": [], "0x4002902c": [], "0x40029030": 19, "0x40029034": 19, "0x40029038": 19, "0x4002903c": 19, "0x40029040": 19, "0x40029044": 19, "0x40029048": [], "0x4002904c": [], "0x40029050": 19, "0x40029054": 19, "0x40029058": 19, "0x4002905c": 19, "0x40029060": 19, "sfr_schstart_ar": 19, "0xaa": 19, "sfr_xch_func": 19, "sfr_xch_opt": 19, "sfr_xch_axstart": 19, "sfr_xch_segid": 19, "xchcr_segstart": 19, "29": [17, 19, 26, 51], "xchcr_transiz": 19, "sfr_sch_func": 19, "sfr_sch_opt": 19, "sfr_sch_axstart": 19, "sfr_sch_segid": 19, "schcr_segstart": 19, "schcr_transiz": 19, "sfr_ich_opt": 19, "sfr_ich_segid": 19, "ichcr_rpstart": 19, "ichcr_wpstart": 19, "ichcr_trans": 19, "0x50121000": [20, 27], "0x50121004": [20, 27], "0x50121008": 27, "0x5012100c": 27, "0x50121010": [20, 27], "0x50121014": [20, 27], "0x50121018": [20, 27], "0x5012101c": [20, 27], "0x50121020": [20, 27], "0x50121024": [20, 27], "0x50121028": [20, 27], "0x5012102c": [20, 27], "0x50121030": [20, 27], "0x50121034": [20, 27], "0x50121038": [20, 27], "0x5012103c": [20, 27], "0x50121040": [20, 27], "0x50121044": [20, 27], "0x50121048": [20, 27], "0x5012104c": [20, 27], "0x50121050": [20, 27], "0x50121054": [20, 27], "0x50121058": [20, 27], "0x5012105c": [20, 27], "0x50121060": [20, 27], "0x50121064": 20, "0x50121068": 20, "0x5012106c": 20, "0x50121070": 20, "0x50121074": 20, "0x50121078": 20, "0x5012107c": 20, "0x50121080": 20, "0x50121084": 20, "0x50121088": 20, "0x5012108c": 20, "0x50121090": 20, "0x50121094": 20, "0x50121098": 20, "0x5012109c": 20, "0x501210a0": 20, "0x501210a4": 20, "0x501210a8": 20, "0x501210ac": 20, "0x501210b0": 20, "0x501210b4": 20, "0x501210b8": 20, "0x501210bc": 20, "0x501210c0": 20, "0x501210c4": 20, "0x501210c8": 20, "0x501210cc": 20, "0x501210d0": 20, "0x501210d4": 20, "0x501210d8": 20, "0x501210dc": 20, "0x501210e0": 20, "0x501210e4": 20, "0x501210e8": 20, "0x501210ec": 20, "0x501210f0": [], "0x501210f4": [], "0x501210f8": [], "0x501210fc": [], "0x50121100": 20, "0x50121104": 20, "0x50121108": 20, "0x5012110c": 20, "0x50121110": 20, "0x50121114": 20, "0x50121118": 20, "0x5012111c": 20, "0x50121120": 20, "0x50121124": 20, "0x50121128": 20, "0x5012112c": 20, "0x50121130": 20, "0x50121134": 20, "0x50121138": 20, "0x5012113c": 20, "0x50121140": 20, "0x50121144": 20, "0x50121148": 20, "0x5012114c": 20, "0x50121150": 20, "0x50121154": 20, "0x50121158": 20, "0x5012115c": 20, "0x50121160": 20, "0x50121164": [], "0x50121168": 20, "0x5012116c": 20, "0x50121170": 20, "0x50121174": 20, "0x50121178": 20, "0x5012117c": 20, "0x50121180": 20, "0x50121184": [], "0x50121188": 20, "0x5012118c": 20, "0x50121190": 20, "0x50121194": 20, "0x50121198": 20, "0x5012119c": 20, "0x501211a0": 20, "0x501211a4": [], "0x501211a8": 20, "0x501211ac": 20, "0x501211b0": 20, "0x501211b4": 20, "0x501211b8": 20, "0x501211bc": 20, "0x501211c0": 20, "0x501211c4": [], "0x501211c8": 20, "0x501211cc": 20, "0x501211d0": 20, "0x501211d4": 20, "0x501211d8": 20, "0x501211dc": 20, "0x501211e0": 20, "0x501211e4": [], "0x501211e8": [], "0x501211ec": [], "0x501211f0": 20, "23": [17, 20, 34, 43, 51, 84, 89, 90, 91], "cr_ocr": 20, "cr_rdffthre": 20, "cfg_reg_sd_spec_revis": 20, "cfg_reg_cccr_sdio_revis": 20, "17": [17, 20, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 84, 89, 90, 91], "cfg_base_addr_csa": 20, "cfg_base_addr_io_func0": 20, "cfg_base_addr_io_func": 20, "cfg_base_addr_io_func1": 20, "cfg_base_addr_io_func2": 20, "cfg_base_addr_io_func3": 20, "cfg_base_addr_io_func4": 20, "cfg_base_addr_io_func5": 20, "cfg_base_addr_io_func6": 20, "cfg_base_addr_io_func7": 20, "16": [17, 20, 22, 24, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 84, 85, 86, 87, 88, 89, 90, 91], "cfg_reg_func_cis_ptr0": 20, "cfg_reg_func_cis_ptr": 20, "cfg_reg_func_cis_ptr1": 20, "cfg_reg_func_cis_ptr2": 20, "cfg_reg_func_cis_ptr3": 20, "cfg_reg_func_cis_ptr4": 20, "cfg_reg_func_cis_ptr5": 20, "cfg_reg_func_cis_ptr6": 20, "cfg_reg_func_cis_ptr7": 20, "cfg_reg_func_ext_std_code0": 20, "cfg_reg_func_ext_std_cod": 20, "cfg_reg_func_ext_std_code1": 20, "cfg_reg_func_ext_std_code2": 20, "cfg_reg_func_ext_std_code3": 20, "cfg_reg_func_ext_std_code4": 20, "cfg_reg_func_ext_std_code5": 20, "cfg_reg_func_ext_std_code6": 20, "cfg_reg_func_ext_std_code7": 20, "cr_write_protect": 20, "cr_reg_dsr": 20, "cfg_reg_cid0": 20, "cr_reg_cid": 20, "cfg_reg_cid1": 20, "cfg_reg_cid2": 20, "cfg_reg_cid3": 20, "cfg_reg_csd0": 20, "cr_reg_csd": 20, "cfg_reg_csd1": 20, "cfg_reg_csd2": 20, "cfg_reg_csd3": 20, "cfg_reg_scr0": 20, "cr_reg_scr": 20, "cfg_reg_scr1": 20, "cfg_reg_sd_status0": 20, "cr_reg_sd_statu": 20, "cfg_reg_sd_status1": 20, "cfg_reg_sd_status2": 20, "cfg_reg_sd_status3": 20, "cfg_reg_sd_status4": 20, "cfg_reg_sd_status5": 20, "cfg_reg_sd_status6": 20, "cfg_reg_sd_status7": 20, "cfg_reg_sd_status8": 20, "cfg_reg_sd_status9": 20, "cfg_reg_sd_status10": 20, "cfg_reg_sd_status11": 20, "cfg_reg_sd_status12": 20, "cfg_reg_sd_status13": 20, "cfg_reg_sd_status14": 20, "cfg_reg_sd_status15": 20, "cfg_base_addr_mem_func0": 20, "cfg_base_addr_mem_func": 20, "cfg_base_addr_mem_func1": 20, "cfg_base_addr_mem_func2": 20, "cfg_base_addr_mem_func3": 20, "cfg_base_addr_mem_func4": 20, "cfg_base_addr_mem_func5": 20, "cfg_base_addr_mem_func6": 20, "cfg_base_addr_mem_func7": 20, "cfg_base_addr_mem_func8": 20, "cfg_base_addr_mem_func9": 20, "cfg_base_addr_mem_func10": 20, "cfg_base_addr_mem_func11": 20, "cfg_base_addr_mem_func12": 20, "cfg_base_addr_mem_func13": 20, "cfg_base_addr_mem_func14": 20, "cfg_base_addr_mem_func15": 20, "cfg_base_addr_mem_func16": 20, "cfg_base_addr_mem_func17": 20, "cfg_reg_func_isdio_interface_code0": 20, "cfg_reg_func_isdio_interface_cod": 20, "cfg_reg_func_isdio_interface_code1": 20, "cfg_reg_func_isdio_interface_code2": 20, "cfg_reg_func_isdio_interface_code3": 20, "cfg_reg_func_isdio_interface_code4": 20, "cfg_reg_func_isdio_interface_code5": 20, "cfg_reg_func_isdio_interface_code6": 20, "cfg_reg_func_manufact_code0": 20, "cfg_reg_func_manufact_cod": 20, "cfg_reg_func_manufact_code1": 20, "cfg_reg_func_manufact_code2": 20, "cfg_reg_func_manufact_code3": 20, "cfg_reg_func_manufact_code4": 20, "cfg_reg_func_manufact_code5": 20, "cfg_reg_func_manufact_code6": 20, "cfg_reg_func_manufact_info0": 20, "cfg_reg_func_manufact_info": 20, "cfg_reg_func_manufact_info1": 20, "cfg_reg_func_manufact_info2": 20, "cfg_reg_func_manufact_info3": 20, "cfg_reg_func_manufact_info4": 20, "cfg_reg_func_manufact_info5": 20, "cfg_reg_func_manufact_info6": 20, "cfg_reg_func_isdio_type_sup_code0": 20, "cfg_reg_func_isdio_type_sup_cod": 20, "cfg_reg_func_isdio_type_sup_code1": 20, "cfg_reg_func_isdio_type_sup_code2": 20, "cfg_reg_func_isdio_type_sup_code3": 20, "cfg_reg_func_isdio_type_sup_code4": 20, "cfg_reg_func_isdio_type_sup_code5": 20, "cfg_reg_func_isdio_type_sup_code6": 20, "cfg_reg_func_info0": 20, "cfg_reg_func_info": 20, "cfg_reg_func_info1": 20, "cfg_reg_func_info2": 20, "cfg_reg_func_info3": 20, "cfg_reg_func_info4": 20, "cfg_reg_func_info5": 20, "cfg_reg_func_info6": 20, "cfg_reg_max_curr": 20, "cfg_reg_data_strc_vers": 20, "24": [17, 20, 22, 34, 43, 51], "cfg_reg_uhs_1_support": 20, "0x40053000": 21, "0x40053004": 21, "0x40053008": 21, "0x4005300c": [], "0x40053010": 21, "0x40053014": 21, "0x40053018": 21, "0x4005301c": [], "0x40053020": 21, "0x40053024": 21, "0x40053028": 21, "0x4005302c": 21, "0x40053030": 21, "0x40053034": 21, "0x40053038": 21, "0x4005303c": 21, "cr_vdmask0": 21, "cr_vdmask1": 21, "sr_vdsr": 21, "cr_ldmask": 21, "sr_ldsr": 21, "sfr_ldcfg": 21, "cr_vdcfg0": 21, "cr_vdcfg": 21, "cr_vdcfg1": 21, "cr_vdcfg2": 21, "cr_vdcfg3": 21, "cr_vdcfg4": 21, "cr_vdcfg5": 21, "cr_vdcfg6": 21, "cr_vdcfg7": 21, "0x40040000": 22, "0x40040004": 22, "0x40040008": [], "0x4004000c": [], "0x40040010": 22, "0x40040014": 22, "0x40040018": 22, "0x4004001c": 22, "0x40040020": 22, "0x40040024": 22, "0x40040028": [], "0x4004002c": 22, "0x40040030": 22, "0x40040034": [], "0x40040038": [], "0x4004003c": [], "0x40040040": 22, "0x40040044": 22, "0x40040048": 22, "0x4004004c": 22, "0x40040050": 22, "0x40040054": 22, "0x40040058": [], "0x4004005c": [], "0x40040060": 22, "0x40040064": 22, "0x40040068": 22, "0x4004006c": 22, "0x40040070": [], "0x40040074": [], "0x40040078": [], "0x4004007c": [], "0x40040080": 22, "0x40040084": 22, "0x40040088": 22, "0x4004008c": [], "0x40040090": 22, "0x40040094": 22, "0x40040098": 22, "0x4004009c": 22, "0x400400a0": 22, "0x400400a4": 22, "0x400400a8": 22, "0x400400ac": 22, "sfr_cgusec": 22, "sfr_cgulp": 22, "sfr_cgusel0": 22, "cfgfdcr0": 22, "cfgfdcr": 22, "cfgfdcr1": 22, "cfgfdcr2": 22, "cfgfdcr3": 22, "cfgfdcr4": 22, "sfr_cguset": 22, "0x32": 22, "sfr_cgusel1": 22, "fsfreq0": 22, "fsfreq": 22, "fsfreq1": 22, "fsfreq2": 22, "fsfreq3": 22, "sfr_cgufsvld": 22, "sfr_cgufscr": 22, "sfr_aclkgr": 22, "sfr_hclkgr": 22, "sfr_iclkgr": 22, "sfr_pclkgr": 22, "sfr_rcurst0": 22, "0x55aa": 22, "sfr_rcurst1": 22, "sfr_rcusrcfr": 22, "sfr_ipcaripflow": 22, "0x57": 22, "sfr_ipcen": 22, "sfr_ipclpen": 22, "sfr_ipcosc": 22, "sfr_ipcpllmn": 22, "sfr_ipcpllf": 22, "14": [17, 22, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "sfr_ipcpllq": 22, "sfr_ipccr": 22, "0x40043000": 23, "0x4002e000": 24, "0x40041000": 92, "cr_opt": 3, "scrtchk": 3, "ifsob": 3, "ifstart": 3, "rp_pio": 7, "0x50123000": [17, 29], "0x50123004": [17, 29], "0x50123008": [17, 29], "0x5012300c": [17, 29], "0x50123010": [17, 29], "0x50123014": [17, 29], "0x50123018": [17, 29], "0x5012301c": [17, 29], "0x50123020": [17, 29], "0x50123024": [17, 29], "0x50123028": [17, 29], "0x5012302c": [17, 29], "0x50123030": [17, 29], "0x50123034": [17, 29], "0x50123038": [17, 29], "0x5012303c": [17, 29], "0x50123040": [17, 29], "0x50123044": [17, 29], "0x50123048": [17, 29], "0x5012304c": [17, 29], "0x50123050": [17, 29], "0x50123054": [17, 29], "0x50123058": [17, 29], "0x5012305c": [17, 29], "0x50123060": [17, 29], "0x50123064": 17, "0x50123068": 17, "0x5012306c": 17, "0x50123070": 17, "0x50123074": 17, "0x50123078": 17, "0x5012307c": 17, "0x50123080": 17, "0x50123084": 17, "0x50123088": 17, "0x5012308c": 17, "0x50123090": 17, "0x50123094": 17, "0x50123098": 17, "0x5012309c": 17, "0x501230a0": 17, "0x501230a4": 17, "0x501230a8": 17, "0x501230ac": 17, "0x501230b0": 17, "0x501230b4": 17, "0x501230b8": 17, "0x501230bc": 17, "0x501230c0": 17, "0x501230c4": 17, "0x501230c8": 17, "0x501230cc": 17, "0x501230d0": 17, "0x501230d4": 17, "0x501230d8": 17, "0x501230dc": 17, "0x501230e0": 17, "0x501230e4": 17, "0x501230e8": 17, "0x501230ec": 17, "0x501230f0": 17, "0x501230f4": 17, "0x501230f8": 17, "0x501230fc": 17, "0x50123100": 17, "0x50123104": 17, "0x50123108": 17, "0x5012310c": 17, "0x50123110": 17, "0x50123114": 17, "0x50123118": 17, "0x5012311c": 17, "0x50123120": 17, "0x50123124": 17, "0x50123128": 17, "0x5012312c": 17, "0x50123130": 17, "0x50123134": 17, "0x50123138": 17, "0x5012313c": 17, "0x50123140": 17, "0x50123180": 17, "0x50123184": 17, "0x50123188": 17, "0x5012318c": 17, "0x50123190": 17, "0x50123194": 17, "0x50123198": 17, "0x5012319c": 17, "en": 17, "restart": 17, "clkdiv_restart": 17, "rx_full": 17, "constant0": 17, "constant": 17, "rx_empti": 17, "constant1": 17, "19": [17, 43, 84, 89, 90, 91], "tx_full": 17, "20": [17, 35, 43, 84, 89, 90, 91], "constant2": 17, "27": 17, "tx_empti": 17, "28": [17, 51], "constant3": 17, "rxstall": 17, "nc_dbg3": 17, "rxunder": 17, "nc_dbg2": 17, "txover": 17, "nc_dbg1": 17, "txstall": 17, "nc_dbg0": 17, "tx_level0": 17, "tx_level": 17, "rx_level0": 17, "rx_level": 17, "10": [17, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "tx_level1": 17, "rx_level1": 17, "18": [17, 43, 84, 89, 90, 91], "tx_level2": 17, "constant4": 17, "22": [17, 43, 84, 89, 90, 91], "rx_level2": 17, "constant5": 17, "26": [17, 51], "tx_level3": 17, "constant6": 17, "30": [17, 26, 51], "rx_level3": 17, "constant7": 17, "fdin": 17, "pdout": 17, "sfr_irq": 17, "sfr_irq_forc": 17, "sfr_sync_bypass": 17, "sfr_dbg_padout": 17, "sfr_dbg_pado": 17, "instr": 17, "unused_div": 17, "div_frac": 17, "div_int": 17, "status_n": 17, "status_sel": 17, "resvd_exec": 17, "wrap_target": 17, "pend": 17, "out_sticki": 17, "inline_out_en": 17, "out_en_sel": 17, "jmp_pin": 17, "side_pindir": 17, "sideset_enable_bit": 17, "exec_stalled_ro0": 17, "resvd_shift": 17, "auto_push": 17, "auto_pul": 17, "in_shift_dir": 17, "out_shift_dir": 17, "isr_threshold": 17, "25": [17, 43, 51, 67], "osr_threshold": 17, "join_tx": 17, "join_rx": 17, "pc": 17, "imm_instr": 17, "pins_out_bas": 17, "pins_set_bas": 17, "pins_side_bas": 17, "pins_in_bas": 17, "pins_out_count": 17, "pins_set_count": 17, "pins_side_count": 17, "exec_stalled_ro1": 17, "exec_stalled_ro2": 17, "exec_stalled_ro3": 17, "intr_rxnempti": 17, "intr_txnful": 17, "intr_sm": 17, "irq0_inte_rxnempti": 17, "irq0_inte_txnful": 17, "irq0_inte_sm": 17, "irq0_intf_rxnempti": 17, "irq0_intf_txnful": 17, "irq0_intf_sm": 17, "irq0_ints_rxnempti": 17, "irq0_ints_txnful": 17, "irq0_ints_sm": 17, "irq1_inte_rxnempti": 17, "irq1_inte_txnful": 17, "irq1_inte_sm": 17, "irq1_intf_rxnempti": 17, "irq1_intf_txnful": 17, "irq1_intf_sm": 17, "irq1_ints_rxnempti": 17, "irq1_ints_txnful": 17, "irq1_ints_sm": 17, "sfr_io_oe_inv": 17, "sfr_io_o_inv": 17, "sfr_io_i_inv": 17, "fifo_tx_margin0": 17, "fifo_rx_margin0": 17, "fifo_tx_margin1": 17, "fifo_rx_margin1": 17, "fifo_tx_margin2": 17, "fifo_rx_margin2": 17, "fifo_tx_margin3": 17, "fifo_rx_margin3": 17, "sfr_zero0": 17, "sfr_zero1": 17, "sfr_zero2": 17, "sfr_zero3": 17, "0x40000040": [], "0x40000044": [], "0x40000048": [], "0x4000004c": [], "0x40000050": [], "aeskeyin0": 16, "cr_aeskei": 16, "aeskeyin1": 16, "aeskeyin2": 16, "aeskeyin3": 16, "cr_aesena": 16, "0x4002e004": 24, "0x4002e008": 24, "0x4002e00c": 24, "0x4002e010": 24, "0x4002e014": [], "0x4002e020": [], "0x4002e030": [], "0x4002e034": [], "0x4002e038": [], "0x4002e03c": [], "0x4002e040": [], "start": [], "opt_nw": [], "opt_ew": [], "opt_mask": [], "cr_segptrstart0": [], "cr_segptrstart1": [], "cr_segptrstart2": [], "cr_segptrstart3": [], "cr_segptrstart4": [], "pl230_placehold": [], "0x40010000": 16, "0x40011000": [], "udma_uart": [], "udma_uart_0": 7, "udma_uart_1": 7, "udma_uart_2": 7, "udma_uart_3": 7, "udma_uart_4": [], "udma_uart_5": [], "udma_uart_6": [], "0x50100000": [34, 84], "0x50100004": [34, 84], "0x50100008": [34, 84], "0x5010000c": 84, "0x50100010": 84, "0x50100014": 84, "0x50100018": 84, "0x5010001c": 84, "0x50100020": 84, "0x50100024": 84, "0x50100028": 84, "0x5010002c": 84, "0x50100030": 84, "0x50100034": 84, "r_rx_startaddr": [26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_rx_size": [26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_rx_clr": [26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_rx_en": [26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_rx_continu": [26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_tx_startaddr": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_tx_size": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_tx_clr": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_tx_en": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_tx_continu": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91], "r_uart_div": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_en_rx": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_en_tx": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_rx_clean_fifo": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_rx_polling_en": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_stop_bit": [84, 85, 86, 87, 88, 89, 90, 91], "21": [43, 84, 89, 90, 91], "r_uart_bit": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_parity_en": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_err_irq_en": [84, 85, 86, 87, 88, 89, 90, 91], "r_uart_rx_irq_en": [84, 85, 86, 87, 88, 89, 90, 91], "0x5010a000": [45, 80], "0x5010a004": [45, 80], "0x5010a008": [45, 80], "0x5010a00c": 80, "0x5010a010": [45, 80], "0x5010a014": [45, 80], "0x5010a018": [45, 80], "0x5010a01c": 80, "0x5010a020": [45, 80], "0x5010a024": [45, 80], "0x5010a028": [45, 80], "0x5010a02c": 80, "0x5010a030": [45, 80], "0x5010a034": [45, 80], "0x5010b000": [46, 81], "0x5010b004": [46, 81], "0x5010b008": [46, 81], "0x5010b00c": 81, "0x5010b010": [46, 81], "0x5010b014": [46, 81], "0x5010b018": [46, 81], "0x5010b01c": 81, "0x5010b020": [46, 81], "0x5010b024": [46, 81], "0x5010b028": [46, 81], "0x5010b02c": 81, "0x5010b030": [46, 81], "0x5010b034": [46, 81], "0x5010c000": 47, "0x5010c004": 47, "0x5010c008": 47, "0x5010c00c": [], "0x5010c010": 47, "0x5010c014": 47, "0x5010c018": 47, "0x5010c01c": [], "0x5010c020": 47, "0x5010c024": 47, "0x5010c028": 47, "0x5010c02c": [], "0x5010c030": 47, "0x5010c034": 47, "0x5010d000": [67, 89, 91], "0x5010d004": [67, 89, 91], "0x5010d008": [67, 89, 91], "0x5010d00c": [89, 91], "0x5010d010": [67, 89, 91], "0x5010d014": [67, 89, 91], "0x5010d018": [67, 89, 91], "0x5010d01c": [89, 91], "0x5010d020": [67, 89, 91], "0x5010d024": [89, 91], "0x5010d028": [67, 89, 91], "0x5010d02c": [67, 89, 91], "0x5010d030": [67, 89, 91], "0x5010d034": [67, 89, 91], "0x5010e000": [51, 90], "0x5010e004": [51, 90], "0x5010e008": [51, 90], "0x5010e00c": 90, "0x5010e010": [51, 90], "0x5010e014": [51, 90], "0x5010e018": [51, 90], "0x5010e01c": 90, "0x5010e020": [51, 90], "0x5010e024": [51, 90], "0x5010e028": [51, 90], "0x5010e02c": [51, 90], "0x5010e030": 90, "0x5010e034": 90, "udma_ctrl": 7, "udma_spim_0": 7, "udma_spim_1": 7, "udma_spim_2": 7, "udma_spim_3": 7, "udma_spim_4": [], "udma_spim_5": [], "udma_spim_6": [], "udma_i2c_0": 7, "udma_i2c_1": 7, "udma_i2c_2": 7, "udma_i2c_3": 7, "udma_i2c_4": [], "udma_i2c_5": [], "udma_i2c_6": [], "udma_sdio_0": [], "udma_sdio_1": [], "udma_sdio_2": [], "udma_sdio_3": [], "udma_sdio_4": [], "udma_sdio_5": [], "udma_sdio_6": [], "udma_i2s_0": [], "udma_i2s_1": [], "udma_i2s_2": [], "udma_i2s_3": [], "udma_i2s_4": [], "udma_i2s_5": [], "udma_i2s_6": [], "udma_camera_0": [], "udma_camera_1": [], "udma_camera_2": [], "udma_camera_3": [], "udma_camera_4": [], "udma_camera_5": [], "udma_camera_6": [], "udma_filter_0": [], "udma_filter_1": [], "udma_filter_2": [], "udma_filter_3": [], "udma_filter_4": [], "udma_filter_5": [], "udma_filter_6": [], "udma_scif_0": [], "udma_scif_1": [], "udma_scif_2": [], "udma_scif_3": [], "udma_scif_4": [], "udma_scif_5": [], "udma_scif_6": [], "udma_spis_0": 7, "udma_spis_1": 7, "cfgcpol": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "cfgcpha": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "sr_seot_cnt": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "seot_irq_en": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "cfgrxcnt": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "cfgtxcnt": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "cfgdmcnt": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81, 82, 83], "r_scif_etu": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_scif_err_irq_en": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_scif_rx_irq_en": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_au_use_sign": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_au_bypass": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_au_mod": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_au_shift": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_au_reg0": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_au_reg1": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_bincu_threshold": [27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_bincu_count": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_bincu_en_count": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_bincu_datas": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_filter_mod": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "r_filter_don": [27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 79, 80, 81], "0x50122004": 28, "0x50122008": 28, "0x5012200c": 28, "0x50122010": 28, "0x50122014": 28, "0x50122018": 28, "0x5012201c": 28, "0x50122020": 28, "0x50122024": 28, "0x50122028": 28, "0x5012202c": 28, "0x50122030": 28, "0x50122034": 28, "0x50122038": 28, "0x5012203c": 28, "0x50122040": 28, "0x50122044": 28, "0x50122048": 28, "0x5012204c": 28, "0x50122050": 28, "0x50122054": 28, "0x50122058": 28, "0x5012205c": 28, "0x50122060": 28, "0x50124000": 30, "0x50124004": 30, "0x50124008": 30, "0x5012400c": 30, "0x50124010": 30, "0x50124014": 30, "0x50124018": 30, "0x5012401c": 30, "0x50124020": 30, "0x50124024": 30, "0x50124028": 30, "0x5012402c": 30, "0x50124030": 30, "0x50124034": 30, "0x50124038": 30, "0x5012403c": 30, "0x50124040": 30, "0x50124044": 30, "0x50124048": 30, "0x5012404c": 30, "0x50124050": 30, "0x50124054": 30, "0x50124058": 30, "0x5012405c": 30, "0x50124060": 30, "0x50125000": 31, "0x50125004": 31, "0x50125008": 31, "0x5012500c": 31, "0x50125010": 31, "0x50125014": 31, "0x50125018": 31, "0x5012501c": 31, "0x50125020": 31, "0x50125024": 31, "0x50125028": 31, "0x5012502c": 31, "0x50125030": 31, "0x50125034": 31, "0x50125038": 31, "0x5012503c": 31, "0x50125040": 31, "0x50125044": 31, "0x50125048": 31, "0x5012504c": 31, "0x50125050": 31, "0x50125054": 31, "0x50125058": 31, "0x5012505c": 31, "0x50125060": 31, "0x50126000": 32, "0x50126004": 32, "0x50126008": 32, "0x5012600c": 32, "0x50126010": 32, "0x50126014": 32, "0x50126018": 32, "0x5012601c": 32, "0x50126020": 32, "0x50126024": 32, "0x50126028": 32, "0x5012602c": 32, "0x50126030": 32, "0x50126034": 32, "0x50126038": 32, "0x5012603c": 32, "0x50126040": 32, "0x50126044": 32, "0x50126048": 32, "0x5012604c": 32, "0x50126050": 32, "0x50126054": 32, "0x50126058": 32, "0x5012605c": 32, "0x50126060": 32, "0x50127000": 33, "0x50127004": 33, "0x50127008": 33, "0x5012700c": 33, "0x50127010": 33, "0x50127014": 33, "0x50127018": 33, "0x5012701c": 33, "0x50127020": 33, "0x50127024": 33, "0x50127028": 33, "0x5012702c": 33, "0x50127030": 33, "0x50127034": 33, "0x50127038": 33, "0x5012703c": 33, "0x50127040": 33, "0x50127044": 33, "0x50127048": 33, "0x5012704c": 33, "0x50127050": 33, "0x50127054": 33, "0x50127058": 33, "0x5012705c": 33, "0x50127060": 33, "0x50100038": [], "0x5010003c": [], "0x50100040": [], "0x50100044": [], "0x50100048": [], "0x5010004c": [], "0x50100050": [], "0x50100054": [], "0x50100058": [], "0x5010005c": [], "0x50100060": [], "0x50128000": 36, "0x50128004": 36, "0x50128008": 36, "0x5012800c": 36, "0x50128010": 36, "0x50128014": 36, "0x50128018": 36, "0x5012801c": 36, "0x50128020": 36, "0x50128024": 36, "0x50128028": 36, "0x5012802c": 36, "0x50128030": 36, "0x50128034": 36, "0x50128038": 36, "0x5012803c": 36, "0x50128040": 36, "0x50128044": 36, "0x50128048": 36, "0x5012804c": 36, "0x50128050": 36, "0x50128054": 36, "0x50128058": 36, "0x5012805c": 36, "0x50128060": 36, "0x50129000": 37, "0x50129004": 37, "0x50129008": 37, "0x5012900c": 37, "0x50129010": 37, "0x50129014": 37, "0x50129018": 37, "0x5012901c": 37, "0x50129020": 37, "0x50129024": 37, "0x50129028": 37, "0x5012902c": 37, "0x50129030": 37, "0x50129034": 37, "0x50129038": 37, "0x5012903c": 37, "0x50129040": 37, "0x50129044": 37, "0x50129048": 37, "0x5012904c": 37, "0x50129050": 37, "0x50129054": 37, "0x50129058": 37, "0x5012905c": 37, "0x50129060": 37, "0x5012a000": 38, "0x5012a004": 38, "0x5012a008": 38, "0x5012a00c": 38, "0x5012a010": 38, "0x5012a014": 38, "0x5012a018": 38, "0x5012a01c": 38, "0x5012a020": 38, "0x5012a024": 38, "0x5012a028": 38, "0x5012a02c": 38, "0x5012a030": 38, "0x5012a034": 38, "0x5012a038": 38, "0x5012a03c": 38, "0x5012a040": 38, "0x5012a044": 38, "0x5012a048": 38, "0x5012a04c": 38, "0x5012a050": 38, "0x5012a054": 38, "0x5012a058": 38, "0x5012a05c": 38, "0x5012a060": 38, "0x5012b000": 39, "0x5012b004": 39, "0x5012b008": 39, "0x5012b00c": 39, "0x5012b010": 39, "0x5012b014": 39, "0x5012b018": 39, "0x5012b01c": 39, "0x5012b020": 39, "0x5012b024": 39, "0x5012b028": 39, "0x5012b02c": 39, "0x5012b030": 39, "0x5012b034": 39, "0x5012b038": 39, "0x5012b03c": 39, "0x5012b040": 39, "0x5012b044": 39, "0x5012b048": 39, "0x5012b04c": 39, "0x5012b050": 39, "0x5012b054": 39, "0x5012b058": 39, "0x5012b05c": 39, "0x5012b060": 39, "0x5012c000": 40, "0x5012c004": 40, "0x5012c008": 40, "0x5012c00c": 40, "0x5012c010": 40, "0x5012c014": 40, "0x5012c018": 40, "0x5012c01c": 40, "0x5012c020": 40, "0x5012c024": 40, "0x5012c028": 40, "0x5012c02c": 40, "0x5012c030": 40, "0x5012c034": 40, "0x5012c038": 40, "0x5012c03c": 40, "0x5012c040": 40, "0x5012c044": 40, "0x5012c048": 40, "0x5012c04c": 40, "0x5012c050": 40, "0x5012c054": 40, "0x5012c058": 40, "0x5012c05c": 40, "0x5012c060": 40, "0x5012d000": 41, "0x5012d004": 41, "0x5012d008": 41, "0x5012d00c": 41, "0x5012d010": 41, "0x5012d014": 41, "0x5012d018": 41, "0x5012d01c": 41, "0x5012d020": 41, "0x5012d024": 41, "0x5012d028": 41, "0x5012d02c": 41, "0x5012d030": 41, "0x5012d034": 41, "0x5012d038": 41, "0x5012d03c": 41, "0x5012d040": 41, "0x5012d044": 41, "0x5012d048": 41, "0x5012d04c": 41, "0x5012d050": 41, "0x5012d054": 41, "0x5012d058": 41, "0x5012d05c": 41, "0x5012d060": 41, "0x5012e000": 42, "0x5012e004": 42, "0x5012e008": 42, "0x5012e00c": 42, "0x5012e010": 42, "0x5012e014": 42, "0x5012e018": 42, "0x5012e01c": 42, "0x5012e020": 42, "0x5012e024": 42, "0x5012e028": 42, "0x5012e02c": 42, "0x5012e030": 42, "0x5012e034": 42, "0x5012e038": 42, "0x5012e03c": 42, "0x5012e040": 42, "0x5012e044": 42, "0x5012e048": 42, "0x5012e04c": 42, "0x5012e050": 42, "0x5012e054": 42, "0x5012e058": 42, "0x5012e05c": 42, "0x5012e060": 42, "0x5010c038": 47, "0x5010c03c": [], "0x5010c040": [], "0x5010c044": [], "0x5010c048": [], "0x5010c04c": [], "0x5010c050": [], "0x5010c054": [], "0x5010c058": [], "0x5010c05c": [], "0x5010c060": [], "0x5010d038": 67, "0x5010d03c": 67, "0x5010d040": 67, "0x5010d044": 67, "0x5010d048": [], "0x5010d04c": [], "0x5010d050": [], "0x5010d054": [], "0x5010d058": [], "0x5010d05c": [], "0x5010d060": [], "0x5010e038": [], "0x5010e03c": [], "0x5010e040": [], "0x5010e044": [], "0x5010e048": [], "0x5010e04c": [], "0x5010e050": [], "0x5010e054": [], "0x5010e058": [], "0x5010e05c": [], "0x5010e060": [], "0x5010f000": 26, "0x5010f004": 26, "0x5010f008": 26, "0x5010f00c": [], "0x5010f010": [], "0x5010f014": [], "0x5010f018": [], "0x5010f01c": [], "0x5010f020": 26, "0x5010f024": 26, "0x5010f028": 26, "0x5010f02c": 26, "0x5010f030": 26, "0x5010f034": 26, "0x5010f038": [], "0x5010f03c": [], "0x5010f040": [], "0x5010f044": [], "0x5010f048": [], "0x5010f04c": [], "0x5010f050": [], "0x5010f054": [], "0x5010f058": [], "0x5010f05c": [], "0x5010f060": [], "0x50110000": [35, 48], "0x50110004": [35, 48], "0x50110008": [35, 48], "0x5011000c": [35, 48], "0x50110010": [35, 48], "0x50110014": [35, 48], "0x50110018": [35, 48], "0x5011001c": [35, 48], "0x50110020": [35, 48], "0x50110024": [35, 48], "0x50110028": [35, 48], "0x5011002c": [35, 48], "0x50110030": [35, 48], "0x50110034": [35, 48], "0x50110038": [35, 48], "0x5011003c": [35, 48], "0x50110040": [35, 48], "0x50110044": [35, 48], "0x50110048": [35, 48], "0x5011004c": [35, 48], "0x50110050": [35, 48], "0x50110054": [35, 48], "0x50110058": [35, 48], "0x5011005c": 48, "0x50110060": [35, 48], "0x50111000": [49, 59], "0x50111004": [49, 59], "0x50111008": [49, 59], "0x5011100c": 49, "0x50111010": [49, 59], "0x50111014": [49, 59], "0x50111018": [49, 59], "0x5011101c": 49, "0x50111020": [49, 59], "0x50111024": [49, 59], "0x50111028": [49, 59], "0x5011102c": [49, 59], "0x50111030": [49, 59], "0x50111034": [49, 59], "0x50111038": [49, 59], "0x5011103c": 49, "0x50111040": 49, "0x50111044": 49, "0x50111048": 49, "0x5011104c": 49, "0x50111050": 49, "0x50111054": 49, "0x50111058": 49, "0x5011105c": 49, "0x50111060": 49, "0x50112000": [50, 82], "0x50112004": [50, 82], "0x50112008": [50, 82], "0x5011200c": 50, "0x50112010": [50, 82], "0x50112014": [50, 82], "0x50112018": [50, 82], "0x5011201c": 50, "0x50112020": [50, 82], "0x50112024": [50, 82], "0x50112028": [50, 82], "0x5011202c": [50, 82], "0x50112030": [50, 82], "0x50112034": [50, 82], "0x50112038": 50, "0x5011203c": 50, "0x50112040": 50, "0x50112044": 50, "0x50112048": 50, "0x5011204c": 50, "0x50112050": 50, "0x50112054": 50, "0x50112058": 50, "0x5011205c": 50, "0x50112060": 50, "0x5011a000": 52, "0x5011a004": 52, "0x5011a008": 52, "0x5011a00c": 52, "0x5011a010": 52, "0x5011a014": 52, "0x5011a018": 52, "0x5011a01c": 52, "0x5011a020": 52, "0x5011a024": 52, "0x5011a028": 52, "0x5011a02c": 52, "0x5011a030": 52, "0x5011a034": 52, "0x5011a038": 52, "0x5011a03c": 52, "0x5011a040": 52, "0x5011a044": 52, "0x5011a048": 52, "0x5011a04c": 52, "0x5011a050": 52, "0x5011a054": 52, "0x5011a058": 52, "0x5011a05c": 52, "0x5011a060": 52, "0x5011b000": 53, "0x5011b004": 53, "0x5011b008": 53, "0x5011b00c": 53, "0x5011b010": 53, "0x5011b014": 53, "0x5011b018": 53, "0x5011b01c": 53, "0x5011b020": 53, "0x5011b024": 53, "0x5011b028": 53, "0x5011b02c": 53, "0x5011b030": 53, "0x5011b034": 53, "0x5011b038": 53, "0x5011b03c": 53, "0x5011b040": 53, "0x5011b044": 53, "0x5011b048": 53, "0x5011b04c": 53, "0x5011b050": 53, "0x5011b054": 53, "0x5011b058": 53, "0x5011b05c": 53, "0x5011b060": 53, "0x5011c000": 54, "0x5011c004": 54, "0x5011c008": 54, "0x5011c00c": 54, "0x5011c010": 54, "0x5011c014": 54, "0x5011c018": 54, "0x5011c01c": 54, "0x5011c020": 54, "0x5011c024": 54, "0x5011c028": 54, "0x5011c02c": 54, "0x5011c030": 54, "0x5011c034": 54, "0x5011c038": 54, "0x5011c03c": 54, "0x5011c040": 54, "0x5011c044": 54, "0x5011c048": 54, "0x5011c04c": 54, "0x5011c050": 54, "0x5011c054": 54, "0x5011c058": 54, "0x5011c05c": 54, "0x5011c060": 54, "0x5011d000": 55, "0x5011d004": 55, "0x5011d008": 55, "0x5011d00c": 55, "0x5011d010": 55, "0x5011d014": 55, "0x5011d018": 55, "0x5011d01c": 55, "0x5011d020": 55, "0x5011d024": 55, "0x5011d028": 55, "0x5011d02c": 55, "0x5011d030": 55, "0x5011d034": 55, "0x5011d038": 55, "0x5011d03c": 55, "0x5011d040": 55, "0x5011d044": 55, "0x5011d048": 55, "0x5011d04c": 55, "0x5011d050": 55, "0x5011d054": 55, "0x5011d058": 55, "0x5011d05c": 55, "0x5011d060": 55, "0x5011e000": 56, "0x5011e004": 56, "0x5011e008": 56, "0x5011e00c": 56, "0x5011e010": 56, "0x5011e014": 56, "0x5011e018": 56, "0x5011e01c": 56, "0x5011e020": 56, "0x5011e024": 56, "0x5011e028": 56, "0x5011e02c": 56, "0x5011e030": 56, "0x5011e034": 56, "0x5011e038": 56, "0x5011e03c": 56, "0x5011e040": 56, "0x5011e044": 56, "0x5011e048": 56, "0x5011e04c": 56, "0x5011e050": 56, "0x5011e054": 56, "0x5011e058": 56, "0x5011e05c": 56, "0x5011e060": 56, "0x5011f000": 57, "0x5011f004": 57, "0x5011f008": 57, "0x5011f00c": 57, "0x5011f010": 57, "0x5011f014": 57, "0x5011f018": 57, "0x5011f01c": 57, "0x5011f020": 57, "0x5011f024": 57, "0x5011f028": 57, "0x5011f02c": 57, "0x5011f030": 57, "0x5011f034": 57, "0x5011f038": 57, "0x5011f03c": 57, "0x5011f040": 57, "0x5011f044": 57, "0x5011f048": 57, "0x5011f04c": 57, "0x5011f050": 57, "0x5011f054": 57, "0x5011f058": 57, "0x5011f05c": 57, "0x5011f060": 57, "0x50120004": 58, "0x50120008": 58, "0x5012000c": 58, "0x50120010": 58, "0x50120014": 58, "0x50120018": 58, "0x5012001c": 58, "0x50120020": 58, "0x50120024": 58, "0x50120028": 58, "0x5012002c": 58, "0x50120030": 58, "0x50120034": 58, "0x50120038": 58, "0x5012003c": 58, "0x50120040": 58, "0x50120044": 58, "0x50120048": 58, "0x5012004c": 58, "0x50120050": 58, "0x50120054": 58, "0x50120058": 58, "0x5012005c": 58, "0x50120060": 58, "0x50130000": 61, "0x50130004": 61, "0x50130008": 61, "0x5013000c": 61, "0x50130010": 61, "0x50130014": 61, "0x50130018": 61, "0x5013001c": 61, "0x50130020": 61, "0x50130024": 61, "0x50130028": 61, "0x5013002c": 61, "0x50130030": 61, "0x50130034": 61, "0x50130038": 61, "0x5013003c": 61, "0x50130040": 61, "0x50130044": 61, "0x50130048": 61, "0x5013004c": 61, "0x50130050": 61, "0x50130054": 61, "0x50130058": 61, "0x5013005c": 61, "0x50130060": 61, "0x50131000": 62, "0x50131004": 62, "0x50131008": 62, "0x5013100c": 62, "0x50131010": 62, "0x50131014": 62, "0x50131018": 62, "0x5013101c": 62, "0x50131020": 62, "0x50131024": 62, "0x50131028": 62, "0x5013102c": 62, "0x50131030": 62, "0x50131034": 62, "0x50131038": 62, "0x5013103c": 62, "0x50131040": 62, "0x50131044": 62, "0x50131048": 62, "0x5013104c": 62, "0x50131050": 62, "0x50131054": 62, "0x50131058": 62, "0x5013105c": 62, "0x50131060": 62, "0x50132000": 63, "0x50132004": 63, "0x50132008": 63, "0x5013200c": 63, "0x50132010": 63, "0x50132014": 63, "0x50132018": 63, "0x5013201c": 63, "0x50132020": 63, "0x50132024": 63, "0x50132028": 63, "0x5013202c": 63, "0x50132030": 63, "0x50132034": 63, "0x50132038": 63, "0x5013203c": 63, "0x50132040": 63, "0x50132044": 63, "0x50132048": 63, "0x5013204c": 63, "0x50132050": 63, "0x50132054": 63, "0x50132058": 63, "0x5013205c": 63, "0x50132060": 63, "0x50133000": 64, "0x50133004": 64, "0x50133008": 64, "0x5013300c": 64, "0x50133010": 64, "0x50133014": 64, "0x50133018": 64, "0x5013301c": 64, "0x50133020": 64, "0x50133024": 64, "0x50133028": 64, "0x5013302c": 64, "0x50133030": 64, "0x50133034": 64, "0x50133038": 64, "0x5013303c": 64, "0x50133040": 64, "0x50133044": 64, "0x50133048": 64, "0x5013304c": 64, "0x50133050": 64, "0x50133054": 64, "0x50133058": 64, "0x5013305c": 64, "0x50133060": 64, "0x50134000": 65, "0x50134004": 65, "0x50134008": 65, "0x5013400c": 65, "0x50134010": 65, "0x50134014": 65, "0x50134018": 65, "0x5013401c": 65, "0x50134020": 65, "0x50134024": 65, "0x50134028": 65, "0x5013402c": 65, "0x50134030": 65, "0x50134034": 65, "0x50134038": 65, "0x5013403c": 65, "0x50134040": 65, "0x50134044": 65, "0x50134048": 65, "0x5013404c": 65, "0x50134050": 65, "0x50134054": 65, "0x50134058": 65, "0x5013405c": 65, "0x50134060": 65, "0x50135000": 66, "0x50135004": 66, "0x50135008": 66, "0x5013500c": 66, "0x50135010": 66, "0x50135014": 66, "0x50135018": 66, "0x5013501c": 66, "0x50135020": 66, "0x50135024": 66, "0x50135028": 66, "0x5013502c": 66, "0x50135030": 66, "0x50135034": 66, "0x50135038": 66, "0x5013503c": 66, "0x50135040": 66, "0x50135044": 66, "0x50135048": 66, "0x5013504c": 66, "0x50135050": 66, "0x50135054": 66, "0x50135058": 66, "0x5013505c": 66, "0x50135060": 66, "0x50113000": [68, 83], "0x50113004": [68, 83], "0x50113008": [68, 83], "0x5011300c": 68, "0x50113010": [68, 83], "0x50113014": [68, 83], "0x50113018": [68, 83], "0x5011301c": 68, "0x50113020": [68, 83], "0x50113024": [68, 83], "0x50113028": [68, 83], "0x5011302c": [68, 83], "0x50113030": [68, 83], "0x50113034": [68, 83], "0x50113038": 68, "0x5011303c": 68, "0x50113040": 68, "0x50113044": 68, "0x50113048": 68, "0x5011304c": 68, "0x50113050": 68, "0x50113054": 68, "0x50113058": 68, "0x5011305c": 68, "0x50113060": 68, "0x50114000": [25, 69], "0x50114004": 69, "0x50114008": 69, "0x5011400c": 69, "0x50114010": 69, "0x50114014": 69, "0x50114018": 69, "0x5011401c": 69, "0x50114020": 69, "0x50114024": 69, "0x50114028": 69, "0x5011402c": 69, "0x50114030": 69, "0x50114034": 69, "0x50114038": 69, "0x5011403c": 69, "0x50114040": 69, "0x50114044": 69, "0x50114048": 69, "0x5011404c": 69, "0x50114050": 69, "0x50114054": 69, "0x50114058": 69, "0x5011405c": 69, "0x50114060": 69, "0x50115000": 70, "0x50115004": 70, "0x50115008": 70, "0x5011500c": 70, "0x50115010": 70, "0x50115014": 70, "0x50115018": 70, "0x5011501c": 70, "0x50115020": 70, "0x50115024": 70, "0x50115028": 70, "0x5011502c": 70, "0x50115030": 70, "0x50115034": 70, "0x50115038": 70, "0x5011503c": 70, "0x50115040": 70, "0x50115044": 70, "0x50115048": 70, "0x5011504c": 70, "0x50115050": 70, "0x50115054": 70, "0x50115058": 70, "0x5011505c": 70, "0x50115060": 70, "0x50116000": 71, "0x50116004": 71, "0x50116008": 71, "0x5011600c": 71, "0x50116010": 71, "0x50116014": 71, "0x50116018": 71, "0x5011601c": 71, "0x50116020": 71, "0x50116024": 71, "0x50116028": 71, "0x5011602c": 71, "0x50116030": 71, "0x50116034": 71, "0x50116038": 71, "0x5011603c": 71, "0x50116040": 71, "0x50116044": 71, "0x50116048": 71, "0x5011604c": 71, "0x50116050": 71, "0x50116054": 71, "0x50116058": 71, "0x5011605c": 71, "0x50116060": 71, "0x50117000": 72, "0x50117004": 72, "0x50117008": 72, "0x5011700c": 72, "0x50117010": 72, "0x50117014": 72, "0x50117018": 72, "0x5011701c": 72, "0x50117020": 72, "0x50117024": 72, "0x50117028": 72, "0x5011702c": 72, "0x50117030": 72, "0x50117034": 72, "0x50117038": 72, "0x5011703c": 72, "0x50117040": 72, "0x50117044": 72, "0x50117048": 72, "0x5011704c": 72, "0x50117050": 72, "0x50117054": 72, "0x50117058": 72, "0x5011705c": 72, "0x50117060": 72, "0x50118000": 73, "0x50118004": 73, "0x50118008": 73, "0x5011800c": 73, "0x50118010": 73, "0x50118014": 73, "0x50118018": 73, "0x5011801c": 73, "0x50118020": 73, "0x50118024": 73, "0x50118028": 73, "0x5011802c": 73, "0x50118030": 73, "0x50118034": 73, "0x50118038": 73, "0x5011803c": 73, "0x50118040": 73, "0x50118044": 73, "0x50118048": 73, "0x5011804c": 73, "0x50118050": 73, "0x50118054": 73, "0x50118058": 73, "0x5011805c": 73, "0x50118060": 73, "0x50119000": 74, "0x50119004": 74, "0x50119008": 74, "0x5011900c": 74, "0x50119010": 74, "0x50119014": 74, "0x50119018": 74, "0x5011901c": 74, "0x50119020": 74, "0x50119024": 74, "0x50119028": 74, "0x5011902c": 74, "0x50119030": 74, "0x50119034": 74, "0x50119038": 74, "0x5011903c": 74, "0x50119040": 74, "0x50119044": 74, "0x50119048": 74, "0x5011904c": 74, "0x50119050": 74, "0x50119054": 74, "0x50119058": 74, "0x5011905c": 74, "0x50119060": 74, "0x50105000": 75, "0x50105004": 75, "0x50105008": 75, "0x5010500c": [], "0x50105010": 75, "0x50105014": 75, "0x50105018": 75, "0x5010501c": [], "0x50105020": 75, "0x50105024": 75, "0x50105028": 75, "0x5010502c": [], "0x50105030": 75, "0x50105034": [], "0x50105038": [], "0x5010503c": [], "0x50105040": [], "0x50105044": [], "0x50105048": [], "0x5010504c": [], "0x50105050": [], "0x50105054": [], "0x50105058": [], "0x5010505c": [], "0x50105060": [], "0x50106000": 76, "0x50106004": 76, "0x50106008": 76, "0x5010600c": [], "0x50106010": 76, "0x50106014": 76, "0x50106018": 76, "0x5010601c": [], "0x50106020": 76, "0x50106024": 76, "0x50106028": 76, "0x5010602c": [], "0x50106030": 76, "0x50106034": [], "0x50106038": [], "0x5010603c": [], "0x50106040": [], "0x50106044": [], "0x50106048": [], "0x5010604c": [], "0x50106050": [], "0x50106054": [], "0x50106058": [], "0x5010605c": [], "0x50106060": [], "0x50107000": 77, "0x50107004": 77, "0x50107008": 77, "0x5010700c": [], "0x50107010": 77, "0x50107014": 77, "0x50107018": 77, "0x5010701c": [], "0x50107020": 77, "0x50107024": 77, "0x50107028": 77, "0x5010702c": [], "0x50107030": 77, "0x50107034": [], "0x50107038": [], "0x5010703c": [], "0x50107040": [], "0x50107044": [], "0x50107048": [], "0x5010704c": [], "0x50107050": [], "0x50107054": [], "0x50107058": [], "0x5010705c": [], "0x50107060": [], "0x50108000": 78, "0x50108004": 78, "0x50108008": 78, "0x5010800c": [], "0x50108010": 78, "0x50108014": 78, "0x50108018": 78, "0x5010801c": [], "0x50108020": 78, "0x50108024": 78, "0x50108028": 78, "0x5010802c": [], "0x50108030": 78, "0x50108034": [], "0x50108038": [], "0x5010803c": [], "0x50108040": [], "0x50108044": [], "0x50108048": [], "0x5010804c": [], "0x50108050": [], "0x50108054": [], "0x50108058": [], "0x5010805c": [], "0x50108060": [], "0x50109000": [43, 44, 79], "0x50109004": [43, 44, 79], "0x50109008": [43, 44, 79], "0x5010900c": [43, 79], "0x50109010": [43, 44, 79], "0x50109014": [43, 44, 79], "0x50109018": [43, 44, 79], "0x5010901c": [43, 79], "0x50109020": [43, 44, 79], "0x50109024": [43, 44, 79], "0x50109028": [43, 44, 79], "0x5010902c": [43, 79], "0x50109030": [43, 44, 79], "0x50109034": [43, 44, 79], "0x50109038": [43, 44, 79], "0x5010903c": [43, 79], "0x50109040": [43, 79], "0x50109044": [43, 79], "0x50109048": [43, 79], "0x5010904c": [43, 79], "0x50109050": [43, 79], "0x50109054": [43, 79], "0x50109058": [43, 79], "0x5010905c": [43, 79], "0x50109060": [43, 79], "0x5010a038": [45, 80], "0x5010a03c": 80, "0x5010a040": 80, "0x5010a044": 80, "0x5010a048": 80, "0x5010a04c": 80, "0x5010a050": 80, "0x5010a054": 80, "0x5010a058": 80, "0x5010a05c": 80, "0x5010a060": 80, "0x5010b038": [46, 81], "0x5010b03c": 81, "0x5010b040": 81, "0x5010b044": 81, "0x5010b048": 81, "0x5010b04c": 81, "0x5010b050": 81, "0x5010b054": 81, "0x5010b058": 81, "0x5010b05c": 81, "0x5010b060": 81, "0x50136000": [], "0x50136004": [], "0x50136008": [], "0x5013600c": [], "0x50136010": [], "0x50136014": [], "0x50136018": [], "0x5013601c": [], "0x50136020": [], "0x50136024": [], "0x50136028": [], "0x5013602c": [], "0x50136030": [], "0x50136034": [], "0x50136038": [], "0x5013603c": [], "0x50136040": [], "0x50136044": [], "0x50136048": [], "0x5013604c": [], "0x50136050": [], "0x50136054": [], "0x50136058": [], "0x5013605c": [], "0x50136060": [], "0x50137000": [], "0x50137004": [], "0x50137008": [], "0x5013700c": [], "0x50137010": [], "0x50137014": [], "0x50137018": [], "0x5013701c": [], "0x50137020": [], "0x50137024": [], "0x50137028": [], "0x5013702c": [], "0x50137030": [], "0x50137034": [], "0x50137038": [], "0x5013703c": [], "0x50137040": [], "0x50137044": [], "0x50137048": [], "0x5013704c": [], "0x50137050": [], "0x50137054": [], "0x50137058": [], "0x5013705c": [], "0x50137060": [], "0x50101000": 85, "0x50101004": 85, "0x50101008": 85, "0x5010100c": [], "0x50101010": 85, "0x50101014": 85, "0x50101018": 85, "0x5010101c": [], "0x50101020": 85, "0x50101024": 85, "0x50101028": 85, "0x5010102c": 85, "0x50101030": 85, "0x50101034": 85, "0x50101038": [], "0x5010103c": [], "0x50101040": [], "0x50101044": [], "0x50101048": [], "0x5010104c": [], "0x50101050": [], "0x50101054": [], "0x50101058": [], "0x5010105c": [], "0x50101060": [], "0x50102000": 86, "0x50102004": 86, "0x50102008": 86, "0x5010200c": [], "0x50102010": 86, "0x50102014": 86, "0x50102018": 86, "0x5010201c": [], "0x50102020": 86, "0x50102024": 86, "0x50102028": 86, "0x5010202c": 86, "0x50102030": 86, "0x50102034": 86, "0x50102038": [], "0x5010203c": [], "0x50102040": [], "0x50102044": [], "0x50102048": [], "0x5010204c": [], "0x50102050": [], "0x50102054": [], "0x50102058": [], "0x5010205c": [], "0x50102060": [], "0x50103000": 87, "0x50103004": 87, "0x50103008": 87, "0x5010300c": [], "0x50103010": 87, "0x50103014": 87, "0x50103018": 87, "0x5010301c": [], "0x50103020": 87, "0x50103024": 87, "0x50103028": 87, "0x5010302c": 87, "0x50103030": 87, "0x50103034": 87, "0x50103038": [], "0x5010303c": [], "0x50103040": [], "0x50103044": [], "0x50103048": [], "0x5010304c": [], "0x50103050": [], "0x50103054": [], "0x50103058": [], "0x5010305c": [], "0x50103060": [], "0x50104000": 88, "0x50104004": 88, "0x50104008": 88, "0x5010400c": [], "0x50104010": 88, "0x50104014": 88, "0x50104018": 88, "0x5010401c": [], "0x50104020": 88, "0x50104024": 88, "0x50104028": 88, "0x5010402c": 88, "0x50104030": 88, "0x50104034": 88, "0x50104038": [], "0x5010403c": [], "0x50104040": [], "0x50104044": [], "0x50104048": [], "0x5010404c": [], "0x50104050": [], "0x50104054": [], "0x50104058": [], "0x5010405c": [], "0x50104060": [], "udma_i2c": [], "udma_sdio": 7, "udma_i2": 7, "udma_camera": 7, "udma_filt": 7, "udma_scif": 7, "r_scif_div": [43, 59], "r_scif_clksel": [43, 59], "r_scif_en_rx": [43, 59], "r_scif_en_tx": [43, 59], "r_scif_rx_clean_fifo": [43, 59], "r_scif_rx_polling_en": [43, 59], "r_scif_stop_bit": [43, 59], "r_scif_bit": [43, 59], "r_scif_parity_en": [43, 59], "r_rx_datas": [26, 51, 75, 76, 77, 78], "r_cam_vsync_polar": 26, "r_cam_hsync_polar": 26, "r_cg": 34, "r_cmp_evt_0": 34, "r_cmp_evt_1": 34, "r_cmp_evt_2": 34, "r_cmp_evt_3": 34, "r_rst": 34, "r_filter_tx_start_addr_0": 35, "r_filter_tx_datasize_0": 35, "r_filter_tx_mode_0": 35, "r_filter_tx_len0_0": 35, "r_filter_tx_len1_0": 35, "r_filter_tx_len2_0": 35, "r_filter_tx_start_addr_1": 35, "r_filter_tx_datasize_1": 35, "r_filter_tx_mode_1": 35, "r_filter_tx_len0_1": 35, "r_filter_tx_len1_1": 35, "r_filter_tx_len2_1": 35, "r_filter_rx_start_addr": 35, "r_filter_rx_datas": 35, "r_filter_rx_mod": 35, "r_filter_rx_len0": 35, "r_filter_rx_len1": 35, "r_filter_rx_len2": 35, "r_cmd_startaddr": [44, 45, 46, 47, 75, 76, 77, 78], "r_cmd_size": [44, 45, 46, 47, 75, 76, 77, 78], "r_cmd_continu": [44, 45, 46, 47, 75, 76, 77, 78], "r_cmd_en": [44, 45, 46, 47, 75, 76, 77, 78], "r_cmd_clr": [44, 45, 46, 47, 75, 76, 77, 78], "r_do_rst": [44, 45, 46, 47], "r_tx_datas": [51, 75, 76, 77, 78], "r_master_gen_clk_div": 51, "r_slave_gen_clk_div": 51, "r_common_gen_clk_div": 51, "r_slave_clk_en": 51, "r_master_clk_en": 51, "r_pdm_clk_en": 51, "r_slave_sel_ext": 51, "r_slave_sel_num": 51, "r_master_sel_ext": 51, "r_master_sel_num": 51, "r_slave_i2s_word": 51, "r_slave_i2s_bits_word": 51, "r_slave_i2s_lsb_first": 51, "r_slave_i2s_2ch": 51, "r_slave_i2s_en": 51, "r_master_i2s_word": 51, "r_master_i2s_bits_word": 51, "r_master_i2s_lsb_first": 51, "r_master_i2s_2ch": 51, "r_master_i2s_en": 51, "r_slave_pdm_shift": 51, "r_slave_pdm_decim": 51, "r_slave_pdm_mod": 51, "r_slave_pdm_en": 51, "r_cmd_rsp_type": 67, "r_cmd_op": 67, "r_data_en": 67, "r_data_rwn": 67, "r_data_quad": 67, "r_data_block_num": 67, "r_data_block_s": 67, "r_sdio_start": 67, "r_clk_div_data": 67, "r_clk_div_valid": 67, "r_eot": 67, "r_err": 67, "r_cam_cfg": 26, "cfg_cam_ip_en_i": 26, "r_cam_cfg_ll": 26, "r_cam_cfg_ur": 26, "r_cam_cfg_siz": 26, "r_cam_cfg_filt": 26, "r_commit_au_reg0": 35, "r_commit_au_reg1": 35, "r_commit_bincu_threshold": 35, "bincu_counter_i": 35, "r_busi": [44, 45, 46, 47], "r_al": [44, 45, 46, 47], "r_nack": [44, 45, 46, 47], "status_i": [59, 75, 76, 77, 78, 85, 86, 87, 88], "r_err_overflow": [59, 85, 86, 87, 88], "r_err_par": [59, 85, 86, 87, 88], "r_scif_rx_data_valid": 59, "r_scif_rx_data": 59, "cfg_rsp_data_i_31_0": 67, "cfg_rsp_data_i_63_32": 67, "cfg_rsp_data_i_95_64": 67, "cfg_rsp_data_i_127_96": 67, "r_uart_rx_data_valid": [85, 86, 87, 88], "r_uart_rx_data": [85, 86, 87, 88], "0x40012000": 10, "0x40012004": 10, "0x40012008": 10, "0x4001200c": 10, "0x40012010": 10, "0x40012014": 10, "0x40012018": 10, "0x4001201c": 10, "0x40012020": 10, "0x40012024": 10, "0x40012028": 10, "0x4001202c": 10, "0x40012030": 10, "0x40012034": 10, "0x40012038": 10, "0x4001203c": 10, "0x40012040": 10, "0x40012044": 10, "0x40012048": 10, "0x4001204c": 10, "0x40012050": 10, "0x40012054": 10, "0x40012058": 10, "0x4001205c": 10, "0x40021000": [13, 14], "0x40010004": 16, "0x40010008": 16, "0x40010010": 16, "0x40010014": 16, "0x40010018": 16, "0x4001001c": 16, "0x40010020": 16, "0x40010024": 16, "0x40010040": 16, "0x40010044": 16, "0x40010048": 16, "0x4001004c": 16, "0x40010050": 16, "sfr_opt3": 3, "udma_adc": 7, "sfr_crsrc": 24, "sfr_ar_stop": 24, "sfr_pp": 24, "sfr_opt": 24, "sr_rng": 24}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"ae": 0, "regist": [0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92], "list": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92], "aes_sfr_crfunc": 0, "aes_sfr_ar": 0, "aes_sfr_srmfsm": 0, "aes_sfr_fr": 0, "aes_sfr_opt": 0, "aes_sfr_opt1": 0, "aes_reserved6": [], "aes_reserved7": [], "aes_reserved8": [], "aes_reserved9": [], "aes_reserved10": [], "aes_reserved11": [], "aes_sfr_segptr_ptrid_iv": 0, "aes_sfr_segptr_ptrid_akei": 0, "aes_sfr_segptr_ptrid_aib": 0, "aes_sfr_segptr_ptrid_aob": 0, "alu": 1, "alu_reserved0": 1, "apb_thru": 2, "apb_thru_reserved0": 2, "combohash": 3, "combohash_sfr_crfunc": 3, "combohash_sfr_ar": 3, "combohash_sfr_srmfsm": 3, "combohash_sfr_fr": 3, "combohash_sfr_opt1": 3, "combohash_sfr_opt2": 3, "combohash_reserved6": [], "combohash_reserved7": [], "combohash_sfr_segptr_segid_lkei": 3, "combohash_sfr_segptr_segid_kei": 3, "combohash_reserved10": [], "combohash_sfr_segptr_segid_scrt": 3, "combohash_sfr_segptr_segid_msg": 3, "combohash_sfr_segptr_segid_hout": 3, "combohash_sfr_segptr_segid_sob": 3, "duart": 4, "duart_sfr_txd": 4, "duart_sfr_cr": 4, "duart_sfr_sr": 4, "duart_sfr_etuc": 4, "evc": 5, "evc_sfr_cm7evsel_cm7evsel0": 5, "evc_sfr_cm7evsel_cm7evsel1": 5, "evc_sfr_cm7evsel_cm7evsel2": 5, "evc_sfr_cm7evsel_cm7evsel3": 5, "evc_sfr_cm7evsel_cm7evsel4": 5, "evc_sfr_cm7evsel_cm7evsel5": 5, "evc_sfr_cm7evsel_cm7evsel6": 5, "evc_sfr_cm7evsel_cm7evsel7": 5, "evc_sfr_cm7even": 5, "evc_sfr_cm7evfr": 5, "evc_reserved10": [], "evc_reserved11": [], "evc_sfr_tmrevsel": 5, "evc_sfr_pwmevsel": 5, "evc_reserved14": [], "evc_reserved15": [], "evc_sfr_ifeven_ifeven0": 5, "evc_sfr_ifeven_ifeven1": 5, "evc_sfr_ifeven_ifeven2": 5, "evc_sfr_ifeven_ifeven3": 5, "evc_sfr_ifeven_ifeven4": 5, "evc_sfr_ifeven_ifeven5": 5, "evc_sfr_ifeven_ifeven6": 5, "evc_sfr_ifeven_ifeven7": 5, "evc_sfr_ifeverrfr": 5, "evc_reserved25": [], "evc_reserved26": [], "evc_reserved27": [], "evc_reserved28": [], "evc_reserved29": [], "evc_reserved30": [], "evc_reserved31": [], "evc_sfr_cm7errfr": 5, "gluechain": 6, "gluechain_sfr_gcmask": 6, "gluechain_sfr_gcsr": 6, "gluechain_sfr_gcrst": 6, "gluechain_sfr_gctest": 6, "document": 7, "cramium": 7, "soc": 7, "modul": 7, "group": 7, "indic": 7, "tabl": 7, "interrupt": 8, "control": 8, "assign": 8, "iox": 9, "iox_sfr_afsel_crafsel0": 9, "iox_sfr_afsel_crafsel1": 9, "iox_sfr_afsel_crafsel2": 9, "iox_sfr_afsel_crafsel3": 9, "iox_sfr_afsel_crafsel4": 9, "iox_sfr_afsel_crafsel5": 9, "iox_sfr_afsel_crafsel6": 9, "iox_sfr_afsel_crafsel7": 9, "iox_reserved8": [], "iox_reserved9": [], "iox_reserved10": [], "iox_reserved11": [], "iox_reserved12": [], "iox_reserved13": [], "iox_reserved14": [], "iox_reserved15": [], "iox_reserved16": [], "iox_reserved17": [], "iox_reserved18": [], "iox_reserved19": [], "iox_reserved20": [], "iox_reserved21": [], "iox_reserved22": [], "iox_reserved23": [], "iox_reserved24": [], "iox_reserved25": [], "iox_reserved26": [], "iox_reserved27": [], "iox_reserved28": [], "iox_reserved29": [], "iox_reserved30": [], "iox_reserved31": [], "iox_reserved32": [], "iox_reserved33": [], "iox_reserved34": [], "iox_reserved35": [], "iox_reserved36": [], "iox_reserved37": [], "iox_reserved38": [], "iox_reserved39": [], "iox_reserved40": [], "iox_reserved41": [], "iox_reserved42": [], "iox_reserved43": [], "iox_reserved44": [], "iox_reserved45": [], "iox_reserved46": [], "iox_reserved47": [], "iox_reserved48": [], "iox_reserved49": [], "iox_reserved50": [], "iox_reserved51": [], "iox_reserved52": [], "iox_reserved53": [], "iox_reserved54": [], "iox_reserved55": [], "iox_reserved56": [], "iox_reserved57": [], "iox_reserved58": [], "iox_reserved59": [], "iox_reserved60": [], "iox_reserved61": [], "iox_reserved62": [], "iox_reserved63": [], "iox_sfr_intcr_crint0": 9, "iox_sfr_intcr_crint1": 9, "iox_sfr_intcr_crint2": 9, "iox_sfr_intcr_crint3": 9, "iox_sfr_intcr_crint4": 9, "iox_sfr_intcr_crint5": 9, "iox_sfr_intcr_crint6": 9, "iox_sfr_intcr_crint7": 9, "iox_sfr_intfr": 9, "iox_reserved73": [], "iox_reserved74": [], "iox_reserved75": [], "iox_sfr_gpioout_crgo0": 9, "iox_sfr_gpioout_crgo1": 9, "iox_sfr_gpioout_crgo2": 9, "iox_sfr_gpioout_crgo3": 9, "iox_sfr_gpiooe_crgoe0": 9, "iox_sfr_gpiooe_crgoe1": 9, "iox_sfr_gpiooe_crgoe2": 9, "iox_sfr_gpiooe_crgoe3": 9, "iox_sfr_gpiopu_crgpu0": 9, "iox_sfr_gpiopu_crgpu1": 9, "iox_sfr_gpiopu_crgpu2": 9, "iox_sfr_gpiopu_crgpu3": 9, "iox_sfr_gpioin_srgi0": 9, "iox_sfr_gpioin_srgi1": 9, "iox_sfr_gpioin_srgi2": 9, "iox_sfr_gpioin_srgi3": 9, "iox_reserved92": [], "iox_reserved93": [], "iox_reserved94": [], "iox_reserved95": [], "iox_reserved96": [], "iox_reserved97": [], "iox_reserved98": [], "iox_reserved99": [], "iox_reserved100": [], "iox_reserved101": [], "iox_reserved102": [], "iox_reserved103": [], "iox_reserved104": [], "iox_reserved105": [], "iox_reserved106": [], "iox_reserved107": [], "iox_reserved108": [], "iox_reserved109": [], "iox_reserved110": [], "iox_reserved111": [], "iox_reserved112": [], "iox_reserved113": [], "iox_reserved114": [], "iox_reserved115": [], "iox_reserved116": [], "iox_reserved117": [], "iox_reserved118": [], "iox_reserved119": [], "iox_reserved120": [], "iox_reserved121": [], "iox_reserved122": [], "iox_reserved123": [], "iox_reserved124": [], "iox_reserved125": [], "iox_reserved126": [], "iox_reserved127": [], "iox_sfr_piosel": 9, "iox_reserved129": [], "iox_reserved130": [], "iox_reserved131": [], "iox_reserved132": [], "iox_reserved133": [], "iox_reserved134": [], "iox_reserved135": [], "iox_reserved136": [], "iox_reserved137": [], "iox_reserved138": [], "iox_reserved139": [], "iox_sfr_cfg_schm_cr_cfg_schmsel0": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel1": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel2": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel3": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow0": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow1": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow2": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow3": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel0": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel1": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel2": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel3": 9, "mdma": 10, "mdma_sfr_evsel_cr_evsel0": 10, "mdma_sfr_evsel_cr_evsel1": 10, "mdma_sfr_evsel_cr_evsel2": 10, "mdma_sfr_evsel_cr_evsel3": 10, "mdma_sfr_evsel_cr_evsel4": 10, "mdma_sfr_evsel_cr_evsel5": 10, "mdma_sfr_evsel_cr_evsel6": 10, "mdma_sfr_evsel_cr_evsel7": 10, "mdma_sfr_cr_cr_mdmareq0": 10, "mdma_sfr_cr_cr_mdmareq1": 10, "mdma_sfr_cr_cr_mdmareq2": 10, "mdma_sfr_cr_cr_mdmareq3": 10, "mdma_sfr_cr_cr_mdmareq4": 10, "mdma_sfr_cr_cr_mdmareq5": 10, "mdma_sfr_cr_cr_mdmareq6": 10, "mdma_sfr_cr_cr_mdmareq7": 10, "mdma_sfr_sr_sr_mdmareq0": 10, "mdma_sfr_sr_sr_mdmareq1": 10, "mdma_sfr_sr_sr_mdmareq2": 10, "mdma_sfr_sr_sr_mdmareq3": 10, "mdma_sfr_sr_sr_mdmareq4": 10, "mdma_sfr_sr_sr_mdmareq5": 10, "mdma_sfr_sr_sr_mdmareq6": 10, "mdma_sfr_sr_sr_mdmareq7": 10, "mesh": 11, "mesh_sfr_mldrv_cr_mldrv0": 11, "mesh_sfr_mlie_cr_mlie0": 11, "mesh_sfr_mlsr_sr_mlsr0": 11, "mesh_sfr_mlsr_sr_mlsr1": 11, "mesh_sfr_mlsr_sr_mlsr2": 11, "mesh_sfr_mlsr_sr_mlsr3": 11, "mesh_sfr_mlsr_sr_mlsr4": 11, "mesh_sfr_mlsr_sr_mlsr5": 11, "mesh_sfr_mlsr_sr_mlsr6": 11, "mesh_sfr_mlsr_sr_mlsr7": 11, "pke": 12, "pke_sfr_crfunc": 12, "pke_sfr_ar": 12, "pke_sfr_srmfsm": 12, "pke_sfr_fr": 12, "pke_sfr_optnw": 12, "pke_sfr_optew": 12, "pke_reserved6": [], "pke_reserved7": [], "pke_sfr_optmask": 12, "pke_reserved9": [], "pke_reserved10": [], "pke_reserved11": [], "pke_sfr_segptr_ptrid_pcon": 12, "pke_sfr_segptr_ptrid_pib0": 12, "pke_sfr_segptr_ptrid_pib1": 12, "pke_sfr_segptr_ptrid_pkb": 12, "pke_sfr_segptr_ptrid_pob": 12, "pl230": 13, "pl230_pl230": [], "pwm": 15, "pwm_reserved0": 15, "qfc": 16, "qfc_sfr_io": 16, "qfc_sfr_ar": 16, "qfc_sfr_iodrv": 16, "qfc_reserved3": [], "qfc_cr_xip_addrmod": 16, "qfc_cr_xip_opcod": 16, "qfc_cr_xip_width": 16, "qfc_cr_xip_ssel": 16, "qfc_cr_xip_dumcyc": 16, "qfc_cr_xip_cfg": 16, "sce_glbsfr": 18, "sce_glbsfr_sfr_scemod": 18, "sce_glbsfr_sfr_suben": 18, "sce_glbsfr_sfr_ahb": 18, "sce_glbsfr_reserved3": [], "sce_glbsfr_sfr_srbusi": 18, "sce_glbsfr_sfr_frdon": 18, "sce_glbsfr_sfr_frerr": 18, "sce_glbsfr_sfr_arclr": 18, "sce_glbsfr_sfr_tickcyc": 18, "sce_glbsfr_sfr_tickcnt": 18, "sce_glbsfr_reserved10": [], "sce_glbsfr_reserved11": [], "sce_glbsfr_sfr_ffen": 18, "sce_glbsfr_sfr_ffclr": 18, "sce_glbsfr_reserved14": [], "sce_glbsfr_reserved15": [], "sce_glbsfr_sfr_ffcnt_sr_ff0": 18, "sce_glbsfr_sfr_ffcnt_sr_ff1": 18, "sce_glbsfr_sfr_ffcnt_sr_ff2": 18, "sce_glbsfr_sfr_ffcnt_sr_ff3": 18, "sce_glbsfr_sfr_ffcnt_sr_ff4": 18, "sce_glbsfr_sfr_ffcnt_sr_ff5": 18, "scedma": 19, "scedma_sfr_schstart_ar": 19, "scedma_reserved1": [], "scedma_reserved2": [], "scedma_reserved3": [], "scedma_sfr_xch_func": 19, "scedma_sfr_xch_opt": 19, "scedma_sfr_xch_axstart": 19, "scedma_sfr_xch_segid": 19, "scedma_sfr_xch_segstart": 19, "scedma_sfr_xch_trans": 19, "scedma_reserved10": [], "scedma_reserved11": [], "scedma_sfr_sch_func": 19, "scedma_sfr_sch_opt": 19, "scedma_sfr_sch_axstart": 19, "scedma_sfr_sch_segid": 19, "scedma_sfr_sch_segstart": 19, "scedma_sfr_sch_trans": 19, "scedma_reserved18": [], "scedma_reserved19": [], "scedma_sfr_ich_opt": 19, "scedma_sfr_ich_segid": 19, "scedma_sfr_ich_rpstart": 19, "scedma_sfr_ich_wpstart": 19, "scedma_sfr_ich_trans": 19, "sddc": 20, "sddc_sfr_io": 20, "sddc_sfr_ar": 20, "sddc_reserved2": [], "sddc_reserved3": [], "sddc_cr_ocr": 20, "sddc_cr_rdffthre": 20, "sddc_cr_rev": 20, "sddc_cr_bacsa": 20, "sddc_cr_baiofn_cfg_base_addr_io_func0": 20, "sddc_cr_baiofn_cfg_base_addr_io_func1": 20, "sddc_cr_baiofn_cfg_base_addr_io_func2": 20, "sddc_cr_baiofn_cfg_base_addr_io_func3": 20, "sddc_cr_baiofn_cfg_base_addr_io_func4": 20, "sddc_cr_baiofn_cfg_base_addr_io_func5": 20, "sddc_cr_baiofn_cfg_base_addr_io_func6": 20, "sddc_cr_baiofn_cfg_base_addr_io_func7": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr0": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr1": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr2": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr3": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr4": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr5": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr6": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr7": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code0": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code1": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code2": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code3": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code4": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code5": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code6": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code7": 20, "sddc_cr_write_protect": 20, "sddc_cr_reg_dsr": 20, "sddc_cr_reg_cid_cfg_reg_cid0": 20, "sddc_cr_reg_cid_cfg_reg_cid1": 20, "sddc_cr_reg_cid_cfg_reg_cid2": 20, "sddc_cr_reg_cid_cfg_reg_cid3": 20, "sddc_cr_reg_csd_cfg_reg_csd0": 20, "sddc_cr_reg_csd_cfg_reg_csd1": 20, "sddc_cr_reg_csd_cfg_reg_csd2": 20, "sddc_cr_reg_csd_cfg_reg_csd3": 20, "sddc_cr_reg_scr_cfg_reg_scr0": 20, "sddc_cr_reg_scr_cfg_reg_scr1": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status0": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status1": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status2": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status3": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status4": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status5": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status6": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status7": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status8": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status9": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status10": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status11": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status12": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status13": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status14": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status15": 20, "sddc_reserved60": [], "sddc_reserved61": [], "sddc_reserved62": [], "sddc_reserved63": [], "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func0": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func1": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func2": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func3": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func4": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func5": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func6": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func7": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func8": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func9": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func10": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func11": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func12": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func13": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func14": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func15": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func16": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func17": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code0": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code1": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code2": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code3": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code4": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code5": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code6": 20, "sddc_reserved89": [], "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code0": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code1": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code2": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code3": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code4": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code5": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code6": 20, "sddc_reserved97": [], "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info0": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info1": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info2": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info3": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info4": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info5": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info6": 20, "sddc_reserved105": [], "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code0": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code1": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code2": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code3": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code4": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code5": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code6": 20, "sddc_reserved113": [], "sddc_cr_reg_func_info_cfg_reg_func_info0": 20, "sddc_cr_reg_func_info_cfg_reg_func_info1": 20, "sddc_cr_reg_func_info_cfg_reg_func_info2": 20, "sddc_cr_reg_func_info_cfg_reg_func_info3": 20, "sddc_cr_reg_func_info_cfg_reg_func_info4": 20, "sddc_cr_reg_func_info_cfg_reg_func_info5": 20, "sddc_cr_reg_func_info_cfg_reg_func_info6": 20, "sddc_reserved121": [], "sddc_reserved122": [], "sddc_reserved123": [], "sddc_cr_reg_uhs_1_support": 20, "sensorc": 21, "sensorc_sfr_vdmask0": 21, "sensorc_sfr_vdmask1": 21, "sensorc_sfr_vdsr": 21, "sensorc_reserved3": [], "sensorc_sfr_ldmask": 21, "sensorc_sfr_ldsr": 21, "sensorc_sfr_ldcfg": 21, "sensorc_reserved7": [], "sensorc_sfr_vdcfg_cr_vdcfg0": 21, "sensorc_sfr_vdcfg_cr_vdcfg1": 21, "sensorc_sfr_vdcfg_cr_vdcfg2": 21, "sensorc_sfr_vdcfg_cr_vdcfg3": 21, "sensorc_sfr_vdcfg_cr_vdcfg4": 21, "sensorc_sfr_vdcfg_cr_vdcfg5": 21, "sensorc_sfr_vdcfg_cr_vdcfg6": 21, "sensorc_sfr_vdcfg_cr_vdcfg7": 21, "sysctrl": 22, "sysctrl_sfr_cgusec": 22, "sysctrl_sfr_cgulp": 22, "sysctrl_reserved2": [], "sysctrl_reserved3": [], "sysctrl_sfr_cgusel0": 22, "sysctrl_sfr_cgufd_cfgfdcr0": 22, "sysctrl_sfr_cgufd_cfgfdcr1": 22, "sysctrl_sfr_cgufd_cfgfdcr2": 22, "sysctrl_sfr_cgufd_cfgfdcr3": 22, "sysctrl_sfr_cgufd_cfgfdcr4": 22, "sysctrl_reserved10": [], "sysctrl_sfr_cguset": 22, "sysctrl_sfr_cgusel1": 22, "sysctrl_reserved13": [], "sysctrl_reserved14": [], "sysctrl_reserved15": [], "sysctrl_sfr_cgufssr_fsfreq0": 22, "sysctrl_sfr_cgufssr_fsfreq1": 22, "sysctrl_sfr_cgufssr_fsfreq2": 22, "sysctrl_sfr_cgufssr_fsfreq3": 22, "sysctrl_sfr_cgufsvld": 22, "sysctrl_sfr_cgufscr": 22, "sysctrl_reserved22": [], "sysctrl_reserved23": [], "sysctrl_sfr_aclkgr": 22, "sysctrl_sfr_hclkgr": 22, "sysctrl_sfr_iclkgr": 22, "sysctrl_sfr_pclkgr": 22, "sysctrl_reserved28": [], "sysctrl_reserved29": [], "sysctrl_reserved30": [], "sysctrl_reserved31": [], "sysctrl_sfr_rcurst0": 22, "sysctrl_sfr_rcurst1": 22, "sysctrl_sfr_rcusrcfr": 22, "sysctrl_reserved35": [], "sysctrl_sfr_ipcaripflow": 22, "sysctrl_sfr_ipcen": 22, "sysctrl_sfr_ipclpen": 22, "sysctrl_sfr_ipcosc": 22, "sysctrl_sfr_ipcpllmn": 22, "sysctrl_sfr_ipcpllf": 22, "sysctrl_sfr_ipcpllq": 22, "sysctrl_sfr_ipccr": 22, "timer_intf": 23, "timer_intf_reserved0": 23, "trng": 24, "trng_reserved0": [], "wdg_intf": 92, "wdg_intf_reserved0": 92, "rp_pio": 17, "rp_pio_sfr_ctrl": 17, "rp_pio_sfr_fstat": 17, "rp_pio_sfr_fdebug": 17, "rp_pio_sfr_flevel": 17, "rp_pio_sfr_txf0": 17, "rp_pio_sfr_txf1": 17, "rp_pio_sfr_txf2": 17, "rp_pio_sfr_txf3": 17, "rp_pio_sfr_rxf0": 17, "rp_pio_sfr_rxf1": 17, "rp_pio_sfr_rxf2": 17, "rp_pio_sfr_rxf3": 17, "rp_pio_sfr_irq": 17, "rp_pio_sfr_irq_forc": 17, "rp_pio_sfr_sync_bypass": 17, "rp_pio_sfr_dbg_padout": 17, "rp_pio_sfr_dbg_pado": 17, "rp_pio_sfr_dbg_cfginfo": 17, "rp_pio_sfr_instr_mem0": 17, "rp_pio_sfr_instr_mem1": 17, "rp_pio_sfr_instr_mem2": 17, "rp_pio_sfr_instr_mem3": 17, "rp_pio_sfr_instr_mem4": 17, "rp_pio_sfr_instr_mem5": 17, "rp_pio_sfr_instr_mem6": 17, "rp_pio_sfr_instr_mem7": 17, "rp_pio_sfr_instr_mem8": 17, "rp_pio_sfr_instr_mem9": 17, "rp_pio_sfr_instr_mem10": 17, "rp_pio_sfr_instr_mem11": 17, "rp_pio_sfr_instr_mem12": 17, "rp_pio_sfr_instr_mem13": 17, "rp_pio_sfr_instr_mem14": 17, "rp_pio_sfr_instr_mem15": 17, "rp_pio_sfr_instr_mem16": 17, "rp_pio_sfr_instr_mem17": 17, "rp_pio_sfr_instr_mem18": 17, "rp_pio_sfr_instr_mem19": 17, "rp_pio_sfr_instr_mem20": 17, "rp_pio_sfr_instr_mem21": 17, "rp_pio_sfr_instr_mem22": 17, "rp_pio_sfr_instr_mem23": 17, "rp_pio_sfr_instr_mem24": 17, "rp_pio_sfr_instr_mem25": 17, "rp_pio_sfr_instr_mem26": 17, "rp_pio_sfr_instr_mem27": 17, "rp_pio_sfr_instr_mem28": 17, "rp_pio_sfr_instr_mem29": 17, "rp_pio_sfr_instr_mem30": 17, "rp_pio_sfr_instr_mem31": 17, "rp_pio_sfr_sm0_clkdiv": 17, "rp_pio_sfr_sm0_execctrl": 17, "rp_pio_sfr_sm0_shiftctrl": 17, "rp_pio_sfr_sm0_addr": 17, "rp_pio_sfr_sm0_instr": 17, "rp_pio_sfr_sm0_pinctrl": 17, "rp_pio_sfr_sm1_clkdiv": 17, "rp_pio_sfr_sm1_execctrl": 17, "rp_pio_sfr_sm1_shiftctrl": 17, "rp_pio_sfr_sm1_addr": 17, "rp_pio_sfr_sm1_instr": 17, "rp_pio_sfr_sm1_pinctrl": 17, "rp_pio_sfr_sm2_clkdiv": 17, "rp_pio_sfr_sm2_execctrl": 17, "rp_pio_sfr_sm2_shiftctrl": 17, "rp_pio_sfr_sm2_addr": 17, "rp_pio_sfr_sm2_instr": 17, "rp_pio_sfr_sm2_pinctrl": 17, "rp_pio_sfr_sm3_clkdiv": 17, "rp_pio_sfr_sm3_execctrl": 17, "rp_pio_sfr_sm3_shiftctrl": 17, "rp_pio_sfr_sm3_addr": 17, "rp_pio_sfr_sm3_instr": 17, "rp_pio_sfr_sm3_pinctrl": 17, "rp_pio_sfr_intr": 17, "rp_pio_sfr_irq0_int": 17, "rp_pio_sfr_irq0_intf": 17, "rp_pio_sfr_irq1_int": 17, "rp_pio_sfr_irq1_intf": 17, "rp_pio_sfr_io_oe_inv": 17, "rp_pio_sfr_io_o_inv": 17, "rp_pio_sfr_io_i_inv": 17, "rp_pio_sfr_fifo_margin": 17, "rp_pio_sfr_zero0": 17, "rp_pio_sfr_zero1": 17, "rp_pio_sfr_zero2": 17, "rp_pio_sfr_zero3": 17, "qfc_cr_aeskey_aeskeyin0": 16, "qfc_cr_aeskey_aeskeyin1": 16, "qfc_cr_aeskey_aeskeyin2": 16, "qfc_cr_aeskey_aeskeyin3": 16, "qfc_cr_aesena": 16, "trng_sfr_crfunc": [], "trng_sfr_ar": [], "trng_sfr_srmfsm": [], "trng_sfr_fr": [], "trng_sfr_optnw": [], "trng_sfr_optew": [], "trng_sfr_optmask": [], "trng_sfr_segptr_cr_segptrstart0": [], "trng_sfr_segptr_cr_segptrstart1": [], "trng_sfr_segptr_cr_segptrstart2": [], "trng_sfr_segptr_cr_segptrstart3": [], "trng_sfr_segptr_cr_segptrstart4": [], "pl230_reserved0": 13, "pl230_placehold": 14, "pl230_placeholder_reserved0": 14, "udma_uart": 84, "udma_uart_reg_rx_saddr": 84, "udma_uart_reg_rx_s": 84, "udma_uart_reg_rx_cfg": 84, "udma_uart_reg_rx_intcfg": 84, "udma_uart_reg_tx_saddr": 84, "udma_uart_reg_tx_s": 84, "udma_uart_reg_tx_cfg": 84, "udma_uart_reg_tx_intcfg": 84, "udma_uart_reg_statu": 84, "udma_uart_reg_uart_setup": 84, "udma_uart_reg_error": 84, "udma_uart_reg_irq_en": 84, "udma_uart_reg_valid": 84, "udma_uart_reg_data": 84, "udma_uart_0": 85, "udma_uart_0_reg_rx_saddr": 85, "udma_uart_0_reg_rx_s": 85, "udma_uart_0_reg_rx_cfg": 85, "udma_uart_0_reg_rx_intcfg": [], "udma_uart_0_reg_tx_saddr": 85, "udma_uart_0_reg_tx_s": 85, "udma_uart_0_reg_tx_cfg": 85, "udma_uart_0_reg_tx_intcfg": [], "udma_uart_0_reg_statu": 85, "udma_uart_0_reg_uart_setup": 85, "udma_uart_0_reg_error": 85, "udma_uart_0_reg_irq_en": 85, "udma_uart_0_reg_valid": 85, "udma_uart_0_reg_data": 85, "udma_uart_1": 86, "udma_uart_1_reg_rx_saddr": 86, "udma_uart_1_reg_rx_s": 86, "udma_uart_1_reg_rx_cfg": 86, "udma_uart_1_reg_rx_intcfg": [], "udma_uart_1_reg_tx_saddr": 86, "udma_uart_1_reg_tx_s": 86, "udma_uart_1_reg_tx_cfg": 86, "udma_uart_1_reg_tx_intcfg": [], "udma_uart_1_reg_statu": 86, "udma_uart_1_reg_uart_setup": 86, "udma_uart_1_reg_error": 86, "udma_uart_1_reg_irq_en": 86, "udma_uart_1_reg_valid": 86, "udma_uart_1_reg_data": 86, "udma_uart_2": 87, "udma_uart_2_reg_rx_saddr": 87, "udma_uart_2_reg_rx_s": 87, "udma_uart_2_reg_rx_cfg": 87, "udma_uart_2_reg_rx_intcfg": [], "udma_uart_2_reg_tx_saddr": 87, "udma_uart_2_reg_tx_s": 87, "udma_uart_2_reg_tx_cfg": 87, "udma_uart_2_reg_tx_intcfg": [], "udma_uart_2_reg_statu": 87, "udma_uart_2_reg_uart_setup": 87, "udma_uart_2_reg_error": 87, "udma_uart_2_reg_irq_en": 87, "udma_uart_2_reg_valid": 87, "udma_uart_2_reg_data": 87, "udma_uart_3": 88, "udma_uart_3_reg_rx_saddr": 88, "udma_uart_3_reg_rx_s": 88, "udma_uart_3_reg_rx_cfg": 88, "udma_uart_3_reg_rx_intcfg": [], "udma_uart_3_reg_tx_saddr": 88, "udma_uart_3_reg_tx_s": 88, "udma_uart_3_reg_tx_cfg": 88, "udma_uart_3_reg_tx_intcfg": [], "udma_uart_3_reg_statu": 88, "udma_uart_3_reg_uart_setup": 88, "udma_uart_3_reg_error": 88, "udma_uart_3_reg_irq_en": 88, "udma_uart_3_reg_valid": 88, "udma_uart_3_reg_data": 88, "udma_uart_4": 89, "udma_uart_4_reg_rx_saddr": 89, "udma_uart_4_reg_rx_s": 89, "udma_uart_4_reg_rx_cfg": 89, "udma_uart_4_reg_rx_intcfg": 89, "udma_uart_4_reg_tx_saddr": 89, "udma_uart_4_reg_tx_s": 89, "udma_uart_4_reg_tx_cfg": 89, "udma_uart_4_reg_tx_intcfg": 89, "udma_uart_4_reg_statu": 89, "udma_uart_4_reg_uart_setup": 89, "udma_uart_4_reg_error": 89, "udma_uart_4_reg_irq_en": 89, "udma_uart_4_reg_valid": 89, "udma_uart_4_reg_data": 89, "udma_uart_5": 90, "udma_uart_5_reg_rx_saddr": 90, "udma_uart_5_reg_rx_s": 90, "udma_uart_5_reg_rx_cfg": 90, "udma_uart_5_reg_rx_intcfg": 90, "udma_uart_5_reg_tx_saddr": 90, "udma_uart_5_reg_tx_s": 90, "udma_uart_5_reg_tx_cfg": 90, "udma_uart_5_reg_tx_intcfg": 90, "udma_uart_5_reg_statu": 90, "udma_uart_5_reg_uart_setup": 90, "udma_uart_5_reg_error": 90, "udma_uart_5_reg_irq_en": 90, "udma_uart_5_reg_valid": 90, "udma_uart_5_reg_data": 90, "udma_uart_6": 91, "udma_uart_6_reg_rx_saddr": 91, "udma_uart_6_reg_rx_s": 91, "udma_uart_6_reg_rx_cfg": 91, "udma_uart_6_reg_rx_intcfg": 91, "udma_uart_6_reg_tx_saddr": 91, "udma_uart_6_reg_tx_s": 91, "udma_uart_6_reg_tx_cfg": 91, "udma_uart_6_reg_tx_intcfg": 91, "udma_uart_6_reg_statu": 91, "udma_uart_6_reg_uart_setup": 91, "udma_uart_6_reg_error": 91, "udma_uart_6_reg_irq_en": 91, "udma_uart_6_reg_valid": 91, "udma_uart_6_reg_data": 91, "udma_camera_0": 27, "udma_camera_0_reg_rx_saddr": 27, "udma_camera_0_reg_rx_s": 27, "udma_camera_0_reg_rx_cfg": 27, "udma_camera_0_reg_rx_intcfg": 27, "udma_camera_0_reg_tx_saddr": 27, "udma_camera_0_reg_tx_s": 27, "udma_camera_0_reg_tx_cfg": 27, "udma_camera_0_reg_tx_intcfg": 27, "udma_camera_0_reg_spis_setup": 27, "udma_camera_0_reg_seot_cnt": 27, "udma_camera_0_reg_spis_irq_en": 27, "udma_camera_0_reg_spis_rxcnt": 27, "udma_camera_0_reg_spis_txcnt": 27, "udma_camera_0_reg_spis_dmcnt": 27, "udma_camera_0_reg_scif_etu": 27, "udma_camera_0_reg_au_cfg": 27, "udma_camera_0_reg_au_reg0": 27, "udma_camera_0_reg_au_reg1": 27, "udma_camera_0_reg_bincu_th": 27, "udma_camera_0_reg_bincu_cnt": 27, "udma_camera_0_reg_bincu_setup": 27, "udma_camera_0_reg_bincu_v": 27, "udma_camera_0_reg_filt": 27, "udma_camera_0_reg_filt_cmd": 27, "udma_camera_0_reg_statu": 27, "udma_camera_1": 28, "udma_camera_1_reg_rx_saddr": 28, "udma_camera_1_reg_rx_s": 28, "udma_camera_1_reg_rx_cfg": 28, "udma_camera_1_reg_rx_intcfg": 28, "udma_camera_1_reg_tx_saddr": 28, "udma_camera_1_reg_tx_s": 28, "udma_camera_1_reg_tx_cfg": 28, "udma_camera_1_reg_tx_intcfg": 28, "udma_camera_1_reg_spis_setup": 28, "udma_camera_1_reg_seot_cnt": 28, "udma_camera_1_reg_spis_irq_en": 28, "udma_camera_1_reg_spis_rxcnt": 28, "udma_camera_1_reg_spis_txcnt": 28, "udma_camera_1_reg_spis_dmcnt": 28, "udma_camera_1_reg_scif_etu": 28, "udma_camera_1_reg_au_cfg": 28, "udma_camera_1_reg_au_reg0": 28, "udma_camera_1_reg_au_reg1": 28, "udma_camera_1_reg_bincu_th": 28, "udma_camera_1_reg_bincu_cnt": 28, "udma_camera_1_reg_bincu_setup": 28, "udma_camera_1_reg_bincu_v": 28, "udma_camera_1_reg_filt": 28, "udma_camera_1_reg_filt_cmd": 28, "udma_camera_1_reg_statu": 28, "udma_camera_2": 29, "udma_camera_2_reg_rx_saddr": 29, "udma_camera_2_reg_rx_s": 29, "udma_camera_2_reg_rx_cfg": 29, "udma_camera_2_reg_rx_intcfg": 29, "udma_camera_2_reg_tx_saddr": 29, "udma_camera_2_reg_tx_s": 29, "udma_camera_2_reg_tx_cfg": 29, "udma_camera_2_reg_tx_intcfg": 29, "udma_camera_2_reg_spis_setup": 29, "udma_camera_2_reg_seot_cnt": 29, "udma_camera_2_reg_spis_irq_en": 29, "udma_camera_2_reg_spis_rxcnt": 29, "udma_camera_2_reg_spis_txcnt": 29, "udma_camera_2_reg_spis_dmcnt": 29, "udma_camera_2_reg_scif_etu": 29, "udma_camera_2_reg_au_cfg": 29, "udma_camera_2_reg_au_reg0": 29, "udma_camera_2_reg_au_reg1": 29, "udma_camera_2_reg_bincu_th": 29, "udma_camera_2_reg_bincu_cnt": 29, "udma_camera_2_reg_bincu_setup": 29, "udma_camera_2_reg_bincu_v": 29, "udma_camera_2_reg_filt": 29, "udma_camera_2_reg_filt_cmd": 29, "udma_camera_2_reg_statu": 29, "udma_camera_3": 30, "udma_camera_3_reg_rx_saddr": 30, "udma_camera_3_reg_rx_s": 30, "udma_camera_3_reg_rx_cfg": 30, "udma_camera_3_reg_rx_intcfg": 30, "udma_camera_3_reg_tx_saddr": 30, "udma_camera_3_reg_tx_s": 30, "udma_camera_3_reg_tx_cfg": 30, "udma_camera_3_reg_tx_intcfg": 30, "udma_camera_3_reg_spis_setup": 30, "udma_camera_3_reg_seot_cnt": 30, "udma_camera_3_reg_spis_irq_en": 30, "udma_camera_3_reg_spis_rxcnt": 30, "udma_camera_3_reg_spis_txcnt": 30, "udma_camera_3_reg_spis_dmcnt": 30, "udma_camera_3_reg_scif_etu": 30, "udma_camera_3_reg_au_cfg": 30, "udma_camera_3_reg_au_reg0": 30, "udma_camera_3_reg_au_reg1": 30, "udma_camera_3_reg_bincu_th": 30, "udma_camera_3_reg_bincu_cnt": 30, "udma_camera_3_reg_bincu_setup": 30, "udma_camera_3_reg_bincu_v": 30, "udma_camera_3_reg_filt": 30, "udma_camera_3_reg_filt_cmd": 30, "udma_camera_3_reg_statu": 30, "udma_camera_4": 31, "udma_camera_4_reg_rx_saddr": 31, "udma_camera_4_reg_rx_s": 31, "udma_camera_4_reg_rx_cfg": 31, "udma_camera_4_reg_rx_intcfg": 31, "udma_camera_4_reg_tx_saddr": 31, "udma_camera_4_reg_tx_s": 31, "udma_camera_4_reg_tx_cfg": 31, "udma_camera_4_reg_tx_intcfg": 31, "udma_camera_4_reg_spis_setup": 31, "udma_camera_4_reg_seot_cnt": 31, "udma_camera_4_reg_spis_irq_en": 31, "udma_camera_4_reg_spis_rxcnt": 31, "udma_camera_4_reg_spis_txcnt": 31, "udma_camera_4_reg_spis_dmcnt": 31, "udma_camera_4_reg_scif_etu": 31, "udma_camera_4_reg_au_cfg": 31, "udma_camera_4_reg_au_reg0": 31, "udma_camera_4_reg_au_reg1": 31, "udma_camera_4_reg_bincu_th": 31, "udma_camera_4_reg_bincu_cnt": 31, "udma_camera_4_reg_bincu_setup": 31, "udma_camera_4_reg_bincu_v": 31, "udma_camera_4_reg_filt": 31, "udma_camera_4_reg_filt_cmd": 31, "udma_camera_4_reg_statu": 31, "udma_camera_5": 32, "udma_camera_5_reg_rx_saddr": 32, "udma_camera_5_reg_rx_s": 32, "udma_camera_5_reg_rx_cfg": 32, "udma_camera_5_reg_rx_intcfg": 32, "udma_camera_5_reg_tx_saddr": 32, "udma_camera_5_reg_tx_s": 32, "udma_camera_5_reg_tx_cfg": 32, "udma_camera_5_reg_tx_intcfg": 32, "udma_camera_5_reg_spis_setup": 32, "udma_camera_5_reg_seot_cnt": 32, "udma_camera_5_reg_spis_irq_en": 32, "udma_camera_5_reg_spis_rxcnt": 32, "udma_camera_5_reg_spis_txcnt": 32, "udma_camera_5_reg_spis_dmcnt": 32, "udma_camera_5_reg_scif_etu": 32, "udma_camera_5_reg_au_cfg": 32, "udma_camera_5_reg_au_reg0": 32, "udma_camera_5_reg_au_reg1": 32, "udma_camera_5_reg_bincu_th": 32, "udma_camera_5_reg_bincu_cnt": 32, "udma_camera_5_reg_bincu_setup": 32, "udma_camera_5_reg_bincu_v": 32, "udma_camera_5_reg_filt": 32, "udma_camera_5_reg_filt_cmd": 32, "udma_camera_5_reg_statu": 32, "udma_camera_6": 33, "udma_camera_6_reg_rx_saddr": 33, "udma_camera_6_reg_rx_s": 33, "udma_camera_6_reg_rx_cfg": 33, "udma_camera_6_reg_rx_intcfg": 33, "udma_camera_6_reg_tx_saddr": 33, "udma_camera_6_reg_tx_s": 33, "udma_camera_6_reg_tx_cfg": 33, "udma_camera_6_reg_tx_intcfg": 33, "udma_camera_6_reg_spis_setup": 33, "udma_camera_6_reg_seot_cnt": 33, "udma_camera_6_reg_spis_irq_en": 33, "udma_camera_6_reg_spis_rxcnt": 33, "udma_camera_6_reg_spis_txcnt": 33, "udma_camera_6_reg_spis_dmcnt": 33, "udma_camera_6_reg_scif_etu": 33, "udma_camera_6_reg_au_cfg": 33, "udma_camera_6_reg_au_reg0": 33, "udma_camera_6_reg_au_reg1": 33, "udma_camera_6_reg_bincu_th": 33, "udma_camera_6_reg_bincu_cnt": 33, "udma_camera_6_reg_bincu_setup": 33, "udma_camera_6_reg_bincu_v": 33, "udma_camera_6_reg_filt": 33, "udma_camera_6_reg_filt_cmd": 33, "udma_camera_6_reg_statu": 33, "udma_ctrl": 34, "udma_ctrl_reg_rx_saddr": [], "udma_ctrl_reg_rx_s": [], "udma_ctrl_reg_rx_cfg": [], "udma_ctrl_reg_rx_intcfg": [], "udma_ctrl_reg_tx_saddr": [], "udma_ctrl_reg_tx_s": [], "udma_ctrl_reg_tx_cfg": [], "udma_ctrl_reg_tx_intcfg": [], "udma_ctrl_reg_spis_setup": [], "udma_ctrl_reg_seot_cnt": [], "udma_ctrl_reg_spis_irq_en": [], "udma_ctrl_reg_spis_rxcnt": [], "udma_ctrl_reg_spis_txcnt": [], "udma_ctrl_reg_spis_dmcnt": [], "udma_ctrl_reg_scif_etu": [], "udma_ctrl_reg_au_cfg": [], "udma_ctrl_reg_au_reg0": [], "udma_ctrl_reg_au_reg1": [], "udma_ctrl_reg_bincu_th": [], "udma_ctrl_reg_bincu_cnt": [], "udma_ctrl_reg_bincu_setup": [], "udma_ctrl_reg_bincu_v": [], "udma_ctrl_reg_filt": [], "udma_ctrl_reg_filt_cmd": [], "udma_ctrl_reg_statu": [], "udma_filter_0": 36, "udma_filter_0_reg_rx_saddr": 36, "udma_filter_0_reg_rx_s": 36, "udma_filter_0_reg_rx_cfg": 36, "udma_filter_0_reg_rx_intcfg": 36, "udma_filter_0_reg_tx_saddr": 36, "udma_filter_0_reg_tx_s": 36, "udma_filter_0_reg_tx_cfg": 36, "udma_filter_0_reg_tx_intcfg": 36, "udma_filter_0_reg_spis_setup": 36, "udma_filter_0_reg_seot_cnt": 36, "udma_filter_0_reg_spis_irq_en": 36, "udma_filter_0_reg_spis_rxcnt": 36, "udma_filter_0_reg_spis_txcnt": 36, "udma_filter_0_reg_spis_dmcnt": 36, "udma_filter_0_reg_scif_etu": 36, "udma_filter_0_reg_au_cfg": 36, "udma_filter_0_reg_au_reg0": 36, "udma_filter_0_reg_au_reg1": 36, "udma_filter_0_reg_bincu_th": 36, "udma_filter_0_reg_bincu_cnt": 36, "udma_filter_0_reg_bincu_setup": 36, "udma_filter_0_reg_bincu_v": 36, "udma_filter_0_reg_filt": 36, "udma_filter_0_reg_filt_cmd": 36, "udma_filter_0_reg_statu": 36, "udma_filter_1": 37, "udma_filter_1_reg_rx_saddr": 37, "udma_filter_1_reg_rx_s": 37, "udma_filter_1_reg_rx_cfg": 37, "udma_filter_1_reg_rx_intcfg": 37, "udma_filter_1_reg_tx_saddr": 37, "udma_filter_1_reg_tx_s": 37, "udma_filter_1_reg_tx_cfg": 37, "udma_filter_1_reg_tx_intcfg": 37, "udma_filter_1_reg_spis_setup": 37, "udma_filter_1_reg_seot_cnt": 37, "udma_filter_1_reg_spis_irq_en": 37, "udma_filter_1_reg_spis_rxcnt": 37, "udma_filter_1_reg_spis_txcnt": 37, "udma_filter_1_reg_spis_dmcnt": 37, "udma_filter_1_reg_scif_etu": 37, "udma_filter_1_reg_au_cfg": 37, "udma_filter_1_reg_au_reg0": 37, "udma_filter_1_reg_au_reg1": 37, "udma_filter_1_reg_bincu_th": 37, "udma_filter_1_reg_bincu_cnt": 37, "udma_filter_1_reg_bincu_setup": 37, "udma_filter_1_reg_bincu_v": 37, "udma_filter_1_reg_filt": 37, "udma_filter_1_reg_filt_cmd": 37, "udma_filter_1_reg_statu": 37, "udma_filter_2": 38, "udma_filter_2_reg_rx_saddr": 38, "udma_filter_2_reg_rx_s": 38, "udma_filter_2_reg_rx_cfg": 38, "udma_filter_2_reg_rx_intcfg": 38, "udma_filter_2_reg_tx_saddr": 38, "udma_filter_2_reg_tx_s": 38, "udma_filter_2_reg_tx_cfg": 38, "udma_filter_2_reg_tx_intcfg": 38, "udma_filter_2_reg_spis_setup": 38, "udma_filter_2_reg_seot_cnt": 38, "udma_filter_2_reg_spis_irq_en": 38, "udma_filter_2_reg_spis_rxcnt": 38, "udma_filter_2_reg_spis_txcnt": 38, "udma_filter_2_reg_spis_dmcnt": 38, "udma_filter_2_reg_scif_etu": 38, "udma_filter_2_reg_au_cfg": 38, "udma_filter_2_reg_au_reg0": 38, "udma_filter_2_reg_au_reg1": 38, "udma_filter_2_reg_bincu_th": 38, "udma_filter_2_reg_bincu_cnt": 38, "udma_filter_2_reg_bincu_setup": 38, "udma_filter_2_reg_bincu_v": 38, "udma_filter_2_reg_filt": 38, "udma_filter_2_reg_filt_cmd": 38, "udma_filter_2_reg_statu": 38, "udma_filter_3": 39, "udma_filter_3_reg_rx_saddr": 39, "udma_filter_3_reg_rx_s": 39, "udma_filter_3_reg_rx_cfg": 39, "udma_filter_3_reg_rx_intcfg": 39, "udma_filter_3_reg_tx_saddr": 39, "udma_filter_3_reg_tx_s": 39, "udma_filter_3_reg_tx_cfg": 39, "udma_filter_3_reg_tx_intcfg": 39, "udma_filter_3_reg_spis_setup": 39, "udma_filter_3_reg_seot_cnt": 39, "udma_filter_3_reg_spis_irq_en": 39, "udma_filter_3_reg_spis_rxcnt": 39, "udma_filter_3_reg_spis_txcnt": 39, "udma_filter_3_reg_spis_dmcnt": 39, "udma_filter_3_reg_scif_etu": 39, "udma_filter_3_reg_au_cfg": 39, "udma_filter_3_reg_au_reg0": 39, "udma_filter_3_reg_au_reg1": 39, "udma_filter_3_reg_bincu_th": 39, "udma_filter_3_reg_bincu_cnt": 39, "udma_filter_3_reg_bincu_setup": 39, "udma_filter_3_reg_bincu_v": 39, "udma_filter_3_reg_filt": 39, "udma_filter_3_reg_filt_cmd": 39, "udma_filter_3_reg_statu": 39, "udma_filter_4": 40, "udma_filter_4_reg_rx_saddr": 40, "udma_filter_4_reg_rx_s": 40, "udma_filter_4_reg_rx_cfg": 40, "udma_filter_4_reg_rx_intcfg": 40, "udma_filter_4_reg_tx_saddr": 40, "udma_filter_4_reg_tx_s": 40, "udma_filter_4_reg_tx_cfg": 40, "udma_filter_4_reg_tx_intcfg": 40, "udma_filter_4_reg_spis_setup": 40, "udma_filter_4_reg_seot_cnt": 40, "udma_filter_4_reg_spis_irq_en": 40, "udma_filter_4_reg_spis_rxcnt": 40, "udma_filter_4_reg_spis_txcnt": 40, "udma_filter_4_reg_spis_dmcnt": 40, "udma_filter_4_reg_scif_etu": 40, "udma_filter_4_reg_au_cfg": 40, "udma_filter_4_reg_au_reg0": 40, "udma_filter_4_reg_au_reg1": 40, "udma_filter_4_reg_bincu_th": 40, "udma_filter_4_reg_bincu_cnt": 40, "udma_filter_4_reg_bincu_setup": 40, "udma_filter_4_reg_bincu_v": 40, "udma_filter_4_reg_filt": 40, "udma_filter_4_reg_filt_cmd": 40, "udma_filter_4_reg_statu": 40, "udma_filter_5": 41, "udma_filter_5_reg_rx_saddr": 41, "udma_filter_5_reg_rx_s": 41, "udma_filter_5_reg_rx_cfg": 41, "udma_filter_5_reg_rx_intcfg": 41, "udma_filter_5_reg_tx_saddr": 41, "udma_filter_5_reg_tx_s": 41, "udma_filter_5_reg_tx_cfg": 41, "udma_filter_5_reg_tx_intcfg": 41, "udma_filter_5_reg_spis_setup": 41, "udma_filter_5_reg_seot_cnt": 41, "udma_filter_5_reg_spis_irq_en": 41, "udma_filter_5_reg_spis_rxcnt": 41, "udma_filter_5_reg_spis_txcnt": 41, "udma_filter_5_reg_spis_dmcnt": 41, "udma_filter_5_reg_scif_etu": 41, "udma_filter_5_reg_au_cfg": 41, "udma_filter_5_reg_au_reg0": 41, "udma_filter_5_reg_au_reg1": 41, "udma_filter_5_reg_bincu_th": 41, "udma_filter_5_reg_bincu_cnt": 41, "udma_filter_5_reg_bincu_setup": 41, "udma_filter_5_reg_bincu_v": 41, "udma_filter_5_reg_filt": 41, "udma_filter_5_reg_filt_cmd": 41, "udma_filter_5_reg_statu": 41, "udma_filter_6": 42, "udma_filter_6_reg_rx_saddr": 42, "udma_filter_6_reg_rx_s": 42, "udma_filter_6_reg_rx_cfg": 42, "udma_filter_6_reg_rx_intcfg": 42, "udma_filter_6_reg_tx_saddr": 42, "udma_filter_6_reg_tx_s": 42, "udma_filter_6_reg_tx_cfg": 42, "udma_filter_6_reg_tx_intcfg": 42, "udma_filter_6_reg_spis_setup": 42, "udma_filter_6_reg_seot_cnt": 42, "udma_filter_6_reg_spis_irq_en": 42, "udma_filter_6_reg_spis_rxcnt": 42, "udma_filter_6_reg_spis_txcnt": 42, "udma_filter_6_reg_spis_dmcnt": 42, "udma_filter_6_reg_scif_etu": 42, "udma_filter_6_reg_au_cfg": 42, "udma_filter_6_reg_au_reg0": 42, "udma_filter_6_reg_au_reg1": 42, "udma_filter_6_reg_bincu_th": 42, "udma_filter_6_reg_bincu_cnt": 42, "udma_filter_6_reg_bincu_setup": 42, "udma_filter_6_reg_bincu_v": 42, "udma_filter_6_reg_filt": 42, "udma_filter_6_reg_filt_cmd": 42, "udma_filter_6_reg_statu": 42, "udma_i2c_0": 44, "udma_i2c_0_reg_rx_saddr": 44, "udma_i2c_0_reg_rx_s": 44, "udma_i2c_0_reg_rx_cfg": 44, "udma_i2c_0_reg_rx_intcfg": [], "udma_i2c_0_reg_tx_saddr": 44, "udma_i2c_0_reg_tx_s": 44, "udma_i2c_0_reg_tx_cfg": 44, "udma_i2c_0_reg_tx_intcfg": [], "udma_i2c_0_reg_spis_setup": [], "udma_i2c_0_reg_seot_cnt": [], "udma_i2c_0_reg_spis_irq_en": [], "udma_i2c_0_reg_spis_rxcnt": [], "udma_i2c_0_reg_spis_txcnt": [], "udma_i2c_0_reg_spis_dmcnt": [], "udma_i2c_0_reg_scif_etu": [], "udma_i2c_0_reg_au_cfg": [], "udma_i2c_0_reg_au_reg0": [], "udma_i2c_0_reg_au_reg1": [], "udma_i2c_0_reg_bincu_th": [], "udma_i2c_0_reg_bincu_cnt": [], "udma_i2c_0_reg_bincu_setup": [], "udma_i2c_0_reg_bincu_v": [], "udma_i2c_0_reg_filt": [], "udma_i2c_0_reg_filt_cmd": [], "udma_i2c_0_reg_statu": 44, "udma_i2c_1": 45, "udma_i2c_1_reg_rx_saddr": 45, "udma_i2c_1_reg_rx_s": 45, "udma_i2c_1_reg_rx_cfg": 45, "udma_i2c_1_reg_rx_intcfg": [], "udma_i2c_1_reg_tx_saddr": 45, "udma_i2c_1_reg_tx_s": 45, "udma_i2c_1_reg_tx_cfg": 45, "udma_i2c_1_reg_tx_intcfg": [], "udma_i2c_1_reg_spis_setup": [], "udma_i2c_1_reg_seot_cnt": [], "udma_i2c_1_reg_spis_irq_en": [], "udma_i2c_1_reg_spis_rxcnt": [], "udma_i2c_1_reg_spis_txcnt": [], "udma_i2c_1_reg_spis_dmcnt": [], "udma_i2c_1_reg_scif_etu": [], "udma_i2c_1_reg_au_cfg": [], "udma_i2c_1_reg_au_reg0": [], "udma_i2c_1_reg_au_reg1": [], "udma_i2c_1_reg_bincu_th": [], "udma_i2c_1_reg_bincu_cnt": [], "udma_i2c_1_reg_bincu_setup": [], "udma_i2c_1_reg_bincu_v": [], "udma_i2c_1_reg_filt": [], "udma_i2c_1_reg_filt_cmd": [], "udma_i2c_1_reg_statu": 45, "udma_i2c_2": 46, "udma_i2c_2_reg_rx_saddr": 46, "udma_i2c_2_reg_rx_s": 46, "udma_i2c_2_reg_rx_cfg": 46, "udma_i2c_2_reg_rx_intcfg": [], "udma_i2c_2_reg_tx_saddr": 46, "udma_i2c_2_reg_tx_s": 46, "udma_i2c_2_reg_tx_cfg": 46, "udma_i2c_2_reg_tx_intcfg": [], "udma_i2c_2_reg_spis_setup": [], "udma_i2c_2_reg_seot_cnt": [], "udma_i2c_2_reg_spis_irq_en": [], "udma_i2c_2_reg_spis_rxcnt": [], "udma_i2c_2_reg_spis_txcnt": [], "udma_i2c_2_reg_spis_dmcnt": [], "udma_i2c_2_reg_scif_etu": [], "udma_i2c_2_reg_au_cfg": [], "udma_i2c_2_reg_au_reg0": [], "udma_i2c_2_reg_au_reg1": [], "udma_i2c_2_reg_bincu_th": [], "udma_i2c_2_reg_bincu_cnt": [], "udma_i2c_2_reg_bincu_setup": [], "udma_i2c_2_reg_bincu_v": [], "udma_i2c_2_reg_filt": [], "udma_i2c_2_reg_filt_cmd": [], "udma_i2c_2_reg_statu": 46, "udma_i2c_3": 47, "udma_i2c_3_reg_rx_saddr": 47, "udma_i2c_3_reg_rx_s": 47, "udma_i2c_3_reg_rx_cfg": 47, "udma_i2c_3_reg_rx_intcfg": [], "udma_i2c_3_reg_tx_saddr": 47, "udma_i2c_3_reg_tx_s": 47, "udma_i2c_3_reg_tx_cfg": 47, "udma_i2c_3_reg_tx_intcfg": [], "udma_i2c_3_reg_spis_setup": [], "udma_i2c_3_reg_seot_cnt": [], "udma_i2c_3_reg_spis_irq_en": [], "udma_i2c_3_reg_spis_rxcnt": [], "udma_i2c_3_reg_spis_txcnt": [], "udma_i2c_3_reg_spis_dmcnt": [], "udma_i2c_3_reg_scif_etu": [], "udma_i2c_3_reg_au_cfg": [], "udma_i2c_3_reg_au_reg0": [], "udma_i2c_3_reg_au_reg1": [], "udma_i2c_3_reg_bincu_th": [], "udma_i2c_3_reg_bincu_cnt": [], "udma_i2c_3_reg_bincu_setup": [], "udma_i2c_3_reg_bincu_v": [], "udma_i2c_3_reg_filt": [], "udma_i2c_3_reg_filt_cmd": [], "udma_i2c_3_reg_statu": 47, "udma_i2c_4": 48, "udma_i2c_4_reg_rx_saddr": 48, "udma_i2c_4_reg_rx_s": 48, "udma_i2c_4_reg_rx_cfg": 48, "udma_i2c_4_reg_rx_intcfg": 48, "udma_i2c_4_reg_tx_saddr": 48, "udma_i2c_4_reg_tx_s": 48, "udma_i2c_4_reg_tx_cfg": 48, "udma_i2c_4_reg_tx_intcfg": 48, "udma_i2c_4_reg_spis_setup": 48, "udma_i2c_4_reg_seot_cnt": 48, "udma_i2c_4_reg_spis_irq_en": 48, "udma_i2c_4_reg_spis_rxcnt": 48, "udma_i2c_4_reg_spis_txcnt": 48, "udma_i2c_4_reg_spis_dmcnt": 48, "udma_i2c_4_reg_scif_etu": 48, "udma_i2c_4_reg_au_cfg": 48, "udma_i2c_4_reg_au_reg0": 48, "udma_i2c_4_reg_au_reg1": 48, "udma_i2c_4_reg_bincu_th": 48, "udma_i2c_4_reg_bincu_cnt": 48, "udma_i2c_4_reg_bincu_setup": 48, "udma_i2c_4_reg_bincu_v": 48, "udma_i2c_4_reg_filt": 48, "udma_i2c_4_reg_filt_cmd": 48, "udma_i2c_4_reg_statu": 48, "udma_i2c_5": 49, "udma_i2c_5_reg_rx_saddr": 49, "udma_i2c_5_reg_rx_s": 49, "udma_i2c_5_reg_rx_cfg": 49, "udma_i2c_5_reg_rx_intcfg": 49, "udma_i2c_5_reg_tx_saddr": 49, "udma_i2c_5_reg_tx_s": 49, "udma_i2c_5_reg_tx_cfg": 49, "udma_i2c_5_reg_tx_intcfg": 49, "udma_i2c_5_reg_spis_setup": 49, "udma_i2c_5_reg_seot_cnt": 49, "udma_i2c_5_reg_spis_irq_en": 49, "udma_i2c_5_reg_spis_rxcnt": 49, "udma_i2c_5_reg_spis_txcnt": 49, "udma_i2c_5_reg_spis_dmcnt": 49, "udma_i2c_5_reg_scif_etu": 49, "udma_i2c_5_reg_au_cfg": 49, "udma_i2c_5_reg_au_reg0": 49, "udma_i2c_5_reg_au_reg1": 49, "udma_i2c_5_reg_bincu_th": 49, "udma_i2c_5_reg_bincu_cnt": 49, "udma_i2c_5_reg_bincu_setup": 49, "udma_i2c_5_reg_bincu_v": 49, "udma_i2c_5_reg_filt": 49, "udma_i2c_5_reg_filt_cmd": 49, "udma_i2c_5_reg_statu": 49, "udma_i2c_6": 50, "udma_i2c_6_reg_rx_saddr": 50, "udma_i2c_6_reg_rx_s": 50, "udma_i2c_6_reg_rx_cfg": 50, "udma_i2c_6_reg_rx_intcfg": 50, "udma_i2c_6_reg_tx_saddr": 50, "udma_i2c_6_reg_tx_s": 50, "udma_i2c_6_reg_tx_cfg": 50, "udma_i2c_6_reg_tx_intcfg": 50, "udma_i2c_6_reg_spis_setup": 50, "udma_i2c_6_reg_seot_cnt": 50, "udma_i2c_6_reg_spis_irq_en": 50, "udma_i2c_6_reg_spis_rxcnt": 50, "udma_i2c_6_reg_spis_txcnt": 50, "udma_i2c_6_reg_spis_dmcnt": 50, "udma_i2c_6_reg_scif_etu": 50, "udma_i2c_6_reg_au_cfg": 50, "udma_i2c_6_reg_au_reg0": 50, "udma_i2c_6_reg_au_reg1": 50, "udma_i2c_6_reg_bincu_th": 50, "udma_i2c_6_reg_bincu_cnt": 50, "udma_i2c_6_reg_bincu_setup": 50, "udma_i2c_6_reg_bincu_v": 50, "udma_i2c_6_reg_filt": 50, "udma_i2c_6_reg_filt_cmd": 50, "udma_i2c_6_reg_statu": 50, "udma_i2s_0": 52, "udma_i2s_0_reg_rx_saddr": 52, "udma_i2s_0_reg_rx_s": 52, "udma_i2s_0_reg_rx_cfg": 52, "udma_i2s_0_reg_rx_intcfg": 52, "udma_i2s_0_reg_tx_saddr": 52, "udma_i2s_0_reg_tx_s": 52, "udma_i2s_0_reg_tx_cfg": 52, "udma_i2s_0_reg_tx_intcfg": 52, "udma_i2s_0_reg_spis_setup": 52, "udma_i2s_0_reg_seot_cnt": 52, "udma_i2s_0_reg_spis_irq_en": 52, "udma_i2s_0_reg_spis_rxcnt": 52, "udma_i2s_0_reg_spis_txcnt": 52, "udma_i2s_0_reg_spis_dmcnt": 52, "udma_i2s_0_reg_scif_etu": 52, "udma_i2s_0_reg_au_cfg": 52, "udma_i2s_0_reg_au_reg0": 52, "udma_i2s_0_reg_au_reg1": 52, "udma_i2s_0_reg_bincu_th": 52, "udma_i2s_0_reg_bincu_cnt": 52, "udma_i2s_0_reg_bincu_setup": 52, "udma_i2s_0_reg_bincu_v": 52, "udma_i2s_0_reg_filt": 52, "udma_i2s_0_reg_filt_cmd": 52, "udma_i2s_0_reg_statu": 52, "udma_i2s_1": 53, "udma_i2s_1_reg_rx_saddr": 53, "udma_i2s_1_reg_rx_s": 53, "udma_i2s_1_reg_rx_cfg": 53, "udma_i2s_1_reg_rx_intcfg": 53, "udma_i2s_1_reg_tx_saddr": 53, "udma_i2s_1_reg_tx_s": 53, "udma_i2s_1_reg_tx_cfg": 53, "udma_i2s_1_reg_tx_intcfg": 53, "udma_i2s_1_reg_spis_setup": 53, "udma_i2s_1_reg_seot_cnt": 53, "udma_i2s_1_reg_spis_irq_en": 53, "udma_i2s_1_reg_spis_rxcnt": 53, "udma_i2s_1_reg_spis_txcnt": 53, "udma_i2s_1_reg_spis_dmcnt": 53, "udma_i2s_1_reg_scif_etu": 53, "udma_i2s_1_reg_au_cfg": 53, "udma_i2s_1_reg_au_reg0": 53, "udma_i2s_1_reg_au_reg1": 53, "udma_i2s_1_reg_bincu_th": 53, "udma_i2s_1_reg_bincu_cnt": 53, "udma_i2s_1_reg_bincu_setup": 53, "udma_i2s_1_reg_bincu_v": 53, "udma_i2s_1_reg_filt": 53, "udma_i2s_1_reg_filt_cmd": 53, "udma_i2s_1_reg_statu": 53, "udma_i2s_2": 54, "udma_i2s_2_reg_rx_saddr": 54, "udma_i2s_2_reg_rx_s": 54, "udma_i2s_2_reg_rx_cfg": 54, "udma_i2s_2_reg_rx_intcfg": 54, "udma_i2s_2_reg_tx_saddr": 54, "udma_i2s_2_reg_tx_s": 54, "udma_i2s_2_reg_tx_cfg": 54, "udma_i2s_2_reg_tx_intcfg": 54, "udma_i2s_2_reg_spis_setup": 54, "udma_i2s_2_reg_seot_cnt": 54, "udma_i2s_2_reg_spis_irq_en": 54, "udma_i2s_2_reg_spis_rxcnt": 54, "udma_i2s_2_reg_spis_txcnt": 54, "udma_i2s_2_reg_spis_dmcnt": 54, "udma_i2s_2_reg_scif_etu": 54, "udma_i2s_2_reg_au_cfg": 54, "udma_i2s_2_reg_au_reg0": 54, "udma_i2s_2_reg_au_reg1": 54, "udma_i2s_2_reg_bincu_th": 54, "udma_i2s_2_reg_bincu_cnt": 54, "udma_i2s_2_reg_bincu_setup": 54, "udma_i2s_2_reg_bincu_v": 54, "udma_i2s_2_reg_filt": 54, "udma_i2s_2_reg_filt_cmd": 54, "udma_i2s_2_reg_statu": 54, "udma_i2s_3": 55, "udma_i2s_3_reg_rx_saddr": 55, "udma_i2s_3_reg_rx_s": 55, "udma_i2s_3_reg_rx_cfg": 55, "udma_i2s_3_reg_rx_intcfg": 55, "udma_i2s_3_reg_tx_saddr": 55, "udma_i2s_3_reg_tx_s": 55, "udma_i2s_3_reg_tx_cfg": 55, "udma_i2s_3_reg_tx_intcfg": 55, "udma_i2s_3_reg_spis_setup": 55, "udma_i2s_3_reg_seot_cnt": 55, "udma_i2s_3_reg_spis_irq_en": 55, "udma_i2s_3_reg_spis_rxcnt": 55, "udma_i2s_3_reg_spis_txcnt": 55, "udma_i2s_3_reg_spis_dmcnt": 55, "udma_i2s_3_reg_scif_etu": 55, "udma_i2s_3_reg_au_cfg": 55, "udma_i2s_3_reg_au_reg0": 55, "udma_i2s_3_reg_au_reg1": 55, "udma_i2s_3_reg_bincu_th": 55, "udma_i2s_3_reg_bincu_cnt": 55, "udma_i2s_3_reg_bincu_setup": 55, "udma_i2s_3_reg_bincu_v": 55, "udma_i2s_3_reg_filt": 55, "udma_i2s_3_reg_filt_cmd": 55, "udma_i2s_3_reg_statu": 55, "udma_i2s_4": 56, "udma_i2s_4_reg_rx_saddr": 56, "udma_i2s_4_reg_rx_s": 56, "udma_i2s_4_reg_rx_cfg": 56, "udma_i2s_4_reg_rx_intcfg": 56, "udma_i2s_4_reg_tx_saddr": 56, "udma_i2s_4_reg_tx_s": 56, "udma_i2s_4_reg_tx_cfg": 56, "udma_i2s_4_reg_tx_intcfg": 56, "udma_i2s_4_reg_spis_setup": 56, "udma_i2s_4_reg_seot_cnt": 56, "udma_i2s_4_reg_spis_irq_en": 56, "udma_i2s_4_reg_spis_rxcnt": 56, "udma_i2s_4_reg_spis_txcnt": 56, "udma_i2s_4_reg_spis_dmcnt": 56, "udma_i2s_4_reg_scif_etu": 56, "udma_i2s_4_reg_au_cfg": 56, "udma_i2s_4_reg_au_reg0": 56, "udma_i2s_4_reg_au_reg1": 56, "udma_i2s_4_reg_bincu_th": 56, "udma_i2s_4_reg_bincu_cnt": 56, "udma_i2s_4_reg_bincu_setup": 56, "udma_i2s_4_reg_bincu_v": 56, "udma_i2s_4_reg_filt": 56, "udma_i2s_4_reg_filt_cmd": 56, "udma_i2s_4_reg_statu": 56, "udma_i2s_5": 57, "udma_i2s_5_reg_rx_saddr": 57, "udma_i2s_5_reg_rx_s": 57, "udma_i2s_5_reg_rx_cfg": 57, "udma_i2s_5_reg_rx_intcfg": 57, "udma_i2s_5_reg_tx_saddr": 57, "udma_i2s_5_reg_tx_s": 57, "udma_i2s_5_reg_tx_cfg": 57, "udma_i2s_5_reg_tx_intcfg": 57, "udma_i2s_5_reg_spis_setup": 57, "udma_i2s_5_reg_seot_cnt": 57, "udma_i2s_5_reg_spis_irq_en": 57, "udma_i2s_5_reg_spis_rxcnt": 57, "udma_i2s_5_reg_spis_txcnt": 57, "udma_i2s_5_reg_spis_dmcnt": 57, "udma_i2s_5_reg_scif_etu": 57, "udma_i2s_5_reg_au_cfg": 57, "udma_i2s_5_reg_au_reg0": 57, "udma_i2s_5_reg_au_reg1": 57, "udma_i2s_5_reg_bincu_th": 57, "udma_i2s_5_reg_bincu_cnt": 57, "udma_i2s_5_reg_bincu_setup": 57, "udma_i2s_5_reg_bincu_v": 57, "udma_i2s_5_reg_filt": 57, "udma_i2s_5_reg_filt_cmd": 57, "udma_i2s_5_reg_statu": 57, "udma_i2s_6": 58, "udma_i2s_6_reg_rx_saddr": 58, "udma_i2s_6_reg_rx_s": 58, "udma_i2s_6_reg_rx_cfg": 58, "udma_i2s_6_reg_rx_intcfg": 58, "udma_i2s_6_reg_tx_saddr": 58, "udma_i2s_6_reg_tx_s": 58, "udma_i2s_6_reg_tx_cfg": 58, "udma_i2s_6_reg_tx_intcfg": 58, "udma_i2s_6_reg_spis_setup": 58, "udma_i2s_6_reg_seot_cnt": 58, "udma_i2s_6_reg_spis_irq_en": 58, "udma_i2s_6_reg_spis_rxcnt": 58, "udma_i2s_6_reg_spis_txcnt": 58, "udma_i2s_6_reg_spis_dmcnt": 58, "udma_i2s_6_reg_scif_etu": 58, "udma_i2s_6_reg_au_cfg": 58, "udma_i2s_6_reg_au_reg0": 58, "udma_i2s_6_reg_au_reg1": 58, "udma_i2s_6_reg_bincu_th": 58, "udma_i2s_6_reg_bincu_cnt": 58, "udma_i2s_6_reg_bincu_setup": 58, "udma_i2s_6_reg_bincu_v": 58, "udma_i2s_6_reg_filt": 58, "udma_i2s_6_reg_filt_cmd": 58, "udma_i2s_6_reg_statu": 58, "udma_scif_0": 60, "udma_scif_0_reg_rx_saddr": 60, "udma_scif_0_reg_rx_s": 60, "udma_scif_0_reg_rx_cfg": 60, "udma_scif_0_reg_rx_intcfg": 60, "udma_scif_0_reg_tx_saddr": 60, "udma_scif_0_reg_tx_s": 60, "udma_scif_0_reg_tx_cfg": 60, "udma_scif_0_reg_tx_intcfg": 60, "udma_scif_0_reg_spis_setup": 60, "udma_scif_0_reg_seot_cnt": 60, "udma_scif_0_reg_spis_irq_en": 60, "udma_scif_0_reg_spis_rxcnt": 60, "udma_scif_0_reg_spis_txcnt": 60, "udma_scif_0_reg_spis_dmcnt": 60, "udma_scif_0_reg_scif_etu": 60, "udma_scif_0_reg_au_cfg": 60, "udma_scif_0_reg_au_reg0": 60, "udma_scif_0_reg_au_reg1": 60, "udma_scif_0_reg_bincu_th": 60, "udma_scif_0_reg_bincu_cnt": 60, "udma_scif_0_reg_bincu_setup": 60, "udma_scif_0_reg_bincu_v": 60, "udma_scif_0_reg_filt": 60, "udma_scif_0_reg_filt_cmd": 60, "udma_scif_0_reg_statu": 60, "udma_scif_1": 61, "udma_scif_1_reg_rx_saddr": 61, "udma_scif_1_reg_rx_s": 61, "udma_scif_1_reg_rx_cfg": 61, "udma_scif_1_reg_rx_intcfg": 61, "udma_scif_1_reg_tx_saddr": 61, "udma_scif_1_reg_tx_s": 61, "udma_scif_1_reg_tx_cfg": 61, "udma_scif_1_reg_tx_intcfg": 61, "udma_scif_1_reg_spis_setup": 61, "udma_scif_1_reg_seot_cnt": 61, "udma_scif_1_reg_spis_irq_en": 61, "udma_scif_1_reg_spis_rxcnt": 61, "udma_scif_1_reg_spis_txcnt": 61, "udma_scif_1_reg_spis_dmcnt": 61, "udma_scif_1_reg_scif_etu": 61, "udma_scif_1_reg_au_cfg": 61, "udma_scif_1_reg_au_reg0": 61, "udma_scif_1_reg_au_reg1": 61, "udma_scif_1_reg_bincu_th": 61, "udma_scif_1_reg_bincu_cnt": 61, "udma_scif_1_reg_bincu_setup": 61, "udma_scif_1_reg_bincu_v": 61, "udma_scif_1_reg_filt": 61, "udma_scif_1_reg_filt_cmd": 61, "udma_scif_1_reg_statu": 61, "udma_scif_2": 62, "udma_scif_2_reg_rx_saddr": 62, "udma_scif_2_reg_rx_s": 62, "udma_scif_2_reg_rx_cfg": 62, "udma_scif_2_reg_rx_intcfg": 62, "udma_scif_2_reg_tx_saddr": 62, "udma_scif_2_reg_tx_s": 62, "udma_scif_2_reg_tx_cfg": 62, "udma_scif_2_reg_tx_intcfg": 62, "udma_scif_2_reg_spis_setup": 62, "udma_scif_2_reg_seot_cnt": 62, "udma_scif_2_reg_spis_irq_en": 62, "udma_scif_2_reg_spis_rxcnt": 62, "udma_scif_2_reg_spis_txcnt": 62, "udma_scif_2_reg_spis_dmcnt": 62, "udma_scif_2_reg_scif_etu": 62, "udma_scif_2_reg_au_cfg": 62, "udma_scif_2_reg_au_reg0": 62, "udma_scif_2_reg_au_reg1": 62, "udma_scif_2_reg_bincu_th": 62, "udma_scif_2_reg_bincu_cnt": 62, "udma_scif_2_reg_bincu_setup": 62, "udma_scif_2_reg_bincu_v": 62, "udma_scif_2_reg_filt": 62, "udma_scif_2_reg_filt_cmd": 62, "udma_scif_2_reg_statu": 62, "udma_scif_3": 63, "udma_scif_3_reg_rx_saddr": 63, "udma_scif_3_reg_rx_s": 63, "udma_scif_3_reg_rx_cfg": 63, "udma_scif_3_reg_rx_intcfg": 63, "udma_scif_3_reg_tx_saddr": 63, "udma_scif_3_reg_tx_s": 63, "udma_scif_3_reg_tx_cfg": 63, "udma_scif_3_reg_tx_intcfg": 63, "udma_scif_3_reg_spis_setup": 63, "udma_scif_3_reg_seot_cnt": 63, "udma_scif_3_reg_spis_irq_en": 63, "udma_scif_3_reg_spis_rxcnt": 63, "udma_scif_3_reg_spis_txcnt": 63, "udma_scif_3_reg_spis_dmcnt": 63, "udma_scif_3_reg_scif_etu": 63, "udma_scif_3_reg_au_cfg": 63, "udma_scif_3_reg_au_reg0": 63, "udma_scif_3_reg_au_reg1": 63, "udma_scif_3_reg_bincu_th": 63, "udma_scif_3_reg_bincu_cnt": 63, "udma_scif_3_reg_bincu_setup": 63, "udma_scif_3_reg_bincu_v": 63, "udma_scif_3_reg_filt": 63, "udma_scif_3_reg_filt_cmd": 63, "udma_scif_3_reg_statu": 63, "udma_scif_4": 64, "udma_scif_4_reg_rx_saddr": 64, "udma_scif_4_reg_rx_s": 64, "udma_scif_4_reg_rx_cfg": 64, "udma_scif_4_reg_rx_intcfg": 64, "udma_scif_4_reg_tx_saddr": 64, "udma_scif_4_reg_tx_s": 64, "udma_scif_4_reg_tx_cfg": 64, "udma_scif_4_reg_tx_intcfg": 64, "udma_scif_4_reg_spis_setup": 64, "udma_scif_4_reg_seot_cnt": 64, "udma_scif_4_reg_spis_irq_en": 64, "udma_scif_4_reg_spis_rxcnt": 64, "udma_scif_4_reg_spis_txcnt": 64, "udma_scif_4_reg_spis_dmcnt": 64, "udma_scif_4_reg_scif_etu": 64, "udma_scif_4_reg_au_cfg": 64, "udma_scif_4_reg_au_reg0": 64, "udma_scif_4_reg_au_reg1": 64, "udma_scif_4_reg_bincu_th": 64, "udma_scif_4_reg_bincu_cnt": 64, "udma_scif_4_reg_bincu_setup": 64, "udma_scif_4_reg_bincu_v": 64, "udma_scif_4_reg_filt": 64, "udma_scif_4_reg_filt_cmd": 64, "udma_scif_4_reg_statu": 64, "udma_scif_5": 65, "udma_scif_5_reg_rx_saddr": 65, "udma_scif_5_reg_rx_s": 65, "udma_scif_5_reg_rx_cfg": 65, "udma_scif_5_reg_rx_intcfg": 65, "udma_scif_5_reg_tx_saddr": 65, "udma_scif_5_reg_tx_s": 65, "udma_scif_5_reg_tx_cfg": 65, "udma_scif_5_reg_tx_intcfg": 65, "udma_scif_5_reg_spis_setup": 65, "udma_scif_5_reg_seot_cnt": 65, "udma_scif_5_reg_spis_irq_en": 65, "udma_scif_5_reg_spis_rxcnt": 65, "udma_scif_5_reg_spis_txcnt": 65, "udma_scif_5_reg_spis_dmcnt": 65, "udma_scif_5_reg_scif_etu": 65, "udma_scif_5_reg_au_cfg": 65, "udma_scif_5_reg_au_reg0": 65, "udma_scif_5_reg_au_reg1": 65, "udma_scif_5_reg_bincu_th": 65, "udma_scif_5_reg_bincu_cnt": 65, "udma_scif_5_reg_bincu_setup": 65, "udma_scif_5_reg_bincu_v": 65, "udma_scif_5_reg_filt": 65, "udma_scif_5_reg_filt_cmd": 65, "udma_scif_5_reg_statu": 65, "udma_scif_6": 66, "udma_scif_6_reg_rx_saddr": 66, "udma_scif_6_reg_rx_s": 66, "udma_scif_6_reg_rx_cfg": 66, "udma_scif_6_reg_rx_intcfg": 66, "udma_scif_6_reg_tx_saddr": 66, "udma_scif_6_reg_tx_s": 66, "udma_scif_6_reg_tx_cfg": 66, "udma_scif_6_reg_tx_intcfg": 66, "udma_scif_6_reg_spis_setup": 66, "udma_scif_6_reg_seot_cnt": 66, "udma_scif_6_reg_spis_irq_en": 66, "udma_scif_6_reg_spis_rxcnt": 66, "udma_scif_6_reg_spis_txcnt": 66, "udma_scif_6_reg_spis_dmcnt": 66, "udma_scif_6_reg_scif_etu": 66, "udma_scif_6_reg_au_cfg": 66, "udma_scif_6_reg_au_reg0": 66, "udma_scif_6_reg_au_reg1": 66, "udma_scif_6_reg_bincu_th": 66, "udma_scif_6_reg_bincu_cnt": 66, "udma_scif_6_reg_bincu_setup": 66, "udma_scif_6_reg_bincu_v": 66, "udma_scif_6_reg_filt": 66, "udma_scif_6_reg_filt_cmd": 66, "udma_scif_6_reg_statu": 66, "udma_sdio_0": 68, "udma_sdio_0_reg_rx_saddr": 68, "udma_sdio_0_reg_rx_s": 68, "udma_sdio_0_reg_rx_cfg": 68, "udma_sdio_0_reg_rx_intcfg": 68, "udma_sdio_0_reg_tx_saddr": 68, "udma_sdio_0_reg_tx_s": 68, "udma_sdio_0_reg_tx_cfg": 68, "udma_sdio_0_reg_tx_intcfg": 68, "udma_sdio_0_reg_spis_setup": 68, "udma_sdio_0_reg_seot_cnt": 68, "udma_sdio_0_reg_spis_irq_en": 68, "udma_sdio_0_reg_spis_rxcnt": 68, "udma_sdio_0_reg_spis_txcnt": 68, "udma_sdio_0_reg_spis_dmcnt": 68, "udma_sdio_0_reg_scif_etu": 68, "udma_sdio_0_reg_au_cfg": 68, "udma_sdio_0_reg_au_reg0": 68, "udma_sdio_0_reg_au_reg1": 68, "udma_sdio_0_reg_bincu_th": 68, "udma_sdio_0_reg_bincu_cnt": 68, "udma_sdio_0_reg_bincu_setup": 68, "udma_sdio_0_reg_bincu_v": 68, "udma_sdio_0_reg_filt": 68, "udma_sdio_0_reg_filt_cmd": 68, "udma_sdio_0_reg_statu": 68, "udma_sdio_1": 69, "udma_sdio_1_reg_rx_saddr": 69, "udma_sdio_1_reg_rx_s": 69, "udma_sdio_1_reg_rx_cfg": 69, "udma_sdio_1_reg_rx_intcfg": 69, "udma_sdio_1_reg_tx_saddr": 69, "udma_sdio_1_reg_tx_s": 69, "udma_sdio_1_reg_tx_cfg": 69, "udma_sdio_1_reg_tx_intcfg": 69, "udma_sdio_1_reg_spis_setup": 69, "udma_sdio_1_reg_seot_cnt": 69, "udma_sdio_1_reg_spis_irq_en": 69, "udma_sdio_1_reg_spis_rxcnt": 69, "udma_sdio_1_reg_spis_txcnt": 69, "udma_sdio_1_reg_spis_dmcnt": 69, "udma_sdio_1_reg_scif_etu": 69, "udma_sdio_1_reg_au_cfg": 69, "udma_sdio_1_reg_au_reg0": 69, "udma_sdio_1_reg_au_reg1": 69, "udma_sdio_1_reg_bincu_th": 69, "udma_sdio_1_reg_bincu_cnt": 69, "udma_sdio_1_reg_bincu_setup": 69, "udma_sdio_1_reg_bincu_v": 69, "udma_sdio_1_reg_filt": 69, "udma_sdio_1_reg_filt_cmd": 69, "udma_sdio_1_reg_statu": 69, "udma_sdio_2": 70, "udma_sdio_2_reg_rx_saddr": 70, "udma_sdio_2_reg_rx_s": 70, "udma_sdio_2_reg_rx_cfg": 70, "udma_sdio_2_reg_rx_intcfg": 70, "udma_sdio_2_reg_tx_saddr": 70, "udma_sdio_2_reg_tx_s": 70, "udma_sdio_2_reg_tx_cfg": 70, "udma_sdio_2_reg_tx_intcfg": 70, "udma_sdio_2_reg_spis_setup": 70, "udma_sdio_2_reg_seot_cnt": 70, "udma_sdio_2_reg_spis_irq_en": 70, "udma_sdio_2_reg_spis_rxcnt": 70, "udma_sdio_2_reg_spis_txcnt": 70, "udma_sdio_2_reg_spis_dmcnt": 70, "udma_sdio_2_reg_scif_etu": 70, "udma_sdio_2_reg_au_cfg": 70, "udma_sdio_2_reg_au_reg0": 70, "udma_sdio_2_reg_au_reg1": 70, "udma_sdio_2_reg_bincu_th": 70, "udma_sdio_2_reg_bincu_cnt": 70, "udma_sdio_2_reg_bincu_setup": 70, "udma_sdio_2_reg_bincu_v": 70, "udma_sdio_2_reg_filt": 70, "udma_sdio_2_reg_filt_cmd": 70, "udma_sdio_2_reg_statu": 70, "udma_sdio_3": 71, "udma_sdio_3_reg_rx_saddr": 71, "udma_sdio_3_reg_rx_s": 71, "udma_sdio_3_reg_rx_cfg": 71, "udma_sdio_3_reg_rx_intcfg": 71, "udma_sdio_3_reg_tx_saddr": 71, "udma_sdio_3_reg_tx_s": 71, "udma_sdio_3_reg_tx_cfg": 71, "udma_sdio_3_reg_tx_intcfg": 71, "udma_sdio_3_reg_spis_setup": 71, "udma_sdio_3_reg_seot_cnt": 71, "udma_sdio_3_reg_spis_irq_en": 71, "udma_sdio_3_reg_spis_rxcnt": 71, "udma_sdio_3_reg_spis_txcnt": 71, "udma_sdio_3_reg_spis_dmcnt": 71, "udma_sdio_3_reg_scif_etu": 71, "udma_sdio_3_reg_au_cfg": 71, "udma_sdio_3_reg_au_reg0": 71, "udma_sdio_3_reg_au_reg1": 71, "udma_sdio_3_reg_bincu_th": 71, "udma_sdio_3_reg_bincu_cnt": 71, "udma_sdio_3_reg_bincu_setup": 71, "udma_sdio_3_reg_bincu_v": 71, "udma_sdio_3_reg_filt": 71, "udma_sdio_3_reg_filt_cmd": 71, "udma_sdio_3_reg_statu": 71, "udma_sdio_4": 72, "udma_sdio_4_reg_rx_saddr": 72, "udma_sdio_4_reg_rx_s": 72, "udma_sdio_4_reg_rx_cfg": 72, "udma_sdio_4_reg_rx_intcfg": 72, "udma_sdio_4_reg_tx_saddr": 72, "udma_sdio_4_reg_tx_s": 72, "udma_sdio_4_reg_tx_cfg": 72, "udma_sdio_4_reg_tx_intcfg": 72, "udma_sdio_4_reg_spis_setup": 72, "udma_sdio_4_reg_seot_cnt": 72, "udma_sdio_4_reg_spis_irq_en": 72, "udma_sdio_4_reg_spis_rxcnt": 72, "udma_sdio_4_reg_spis_txcnt": 72, "udma_sdio_4_reg_spis_dmcnt": 72, "udma_sdio_4_reg_scif_etu": 72, "udma_sdio_4_reg_au_cfg": 72, "udma_sdio_4_reg_au_reg0": 72, "udma_sdio_4_reg_au_reg1": 72, "udma_sdio_4_reg_bincu_th": 72, "udma_sdio_4_reg_bincu_cnt": 72, "udma_sdio_4_reg_bincu_setup": 72, "udma_sdio_4_reg_bincu_v": 72, "udma_sdio_4_reg_filt": 72, "udma_sdio_4_reg_filt_cmd": 72, "udma_sdio_4_reg_statu": 72, "udma_sdio_5": 73, "udma_sdio_5_reg_rx_saddr": 73, "udma_sdio_5_reg_rx_s": 73, "udma_sdio_5_reg_rx_cfg": 73, "udma_sdio_5_reg_rx_intcfg": 73, "udma_sdio_5_reg_tx_saddr": 73, "udma_sdio_5_reg_tx_s": 73, "udma_sdio_5_reg_tx_cfg": 73, "udma_sdio_5_reg_tx_intcfg": 73, "udma_sdio_5_reg_spis_setup": 73, "udma_sdio_5_reg_seot_cnt": 73, "udma_sdio_5_reg_spis_irq_en": 73, "udma_sdio_5_reg_spis_rxcnt": 73, "udma_sdio_5_reg_spis_txcnt": 73, "udma_sdio_5_reg_spis_dmcnt": 73, "udma_sdio_5_reg_scif_etu": 73, "udma_sdio_5_reg_au_cfg": 73, "udma_sdio_5_reg_au_reg0": 73, "udma_sdio_5_reg_au_reg1": 73, "udma_sdio_5_reg_bincu_th": 73, "udma_sdio_5_reg_bincu_cnt": 73, "udma_sdio_5_reg_bincu_setup": 73, "udma_sdio_5_reg_bincu_v": 73, "udma_sdio_5_reg_filt": 73, "udma_sdio_5_reg_filt_cmd": 73, "udma_sdio_5_reg_statu": 73, "udma_sdio_6": 74, "udma_sdio_6_reg_rx_saddr": 74, "udma_sdio_6_reg_rx_s": 74, "udma_sdio_6_reg_rx_cfg": 74, "udma_sdio_6_reg_rx_intcfg": 74, "udma_sdio_6_reg_tx_saddr": 74, "udma_sdio_6_reg_tx_s": 74, "udma_sdio_6_reg_tx_cfg": 74, "udma_sdio_6_reg_tx_intcfg": 74, "udma_sdio_6_reg_spis_setup": 74, "udma_sdio_6_reg_seot_cnt": 74, "udma_sdio_6_reg_spis_irq_en": 74, "udma_sdio_6_reg_spis_rxcnt": 74, "udma_sdio_6_reg_spis_txcnt": 74, "udma_sdio_6_reg_spis_dmcnt": 74, "udma_sdio_6_reg_scif_etu": 74, "udma_sdio_6_reg_au_cfg": 74, "udma_sdio_6_reg_au_reg0": 74, "udma_sdio_6_reg_au_reg1": 74, "udma_sdio_6_reg_bincu_th": 74, "udma_sdio_6_reg_bincu_cnt": 74, "udma_sdio_6_reg_bincu_setup": 74, "udma_sdio_6_reg_bincu_v": 74, "udma_sdio_6_reg_filt": 74, "udma_sdio_6_reg_filt_cmd": 74, "udma_sdio_6_reg_statu": 74, "udma_spim_0": 75, "udma_spim_0_reg_rx_saddr": 75, "udma_spim_0_reg_rx_s": 75, "udma_spim_0_reg_rx_cfg": 75, "udma_spim_0_reg_rx_intcfg": [], "udma_spim_0_reg_tx_saddr": 75, "udma_spim_0_reg_tx_s": 75, "udma_spim_0_reg_tx_cfg": 75, "udma_spim_0_reg_tx_intcfg": [], "udma_spim_0_reg_spis_setup": [], "udma_spim_0_reg_seot_cnt": [], "udma_spim_0_reg_spis_irq_en": [], "udma_spim_0_reg_spis_rxcnt": [], "udma_spim_0_reg_spis_txcnt": [], "udma_spim_0_reg_spis_dmcnt": [], "udma_spim_0_reg_scif_etu": [], "udma_spim_0_reg_au_cfg": [], "udma_spim_0_reg_au_reg0": [], "udma_spim_0_reg_au_reg1": [], "udma_spim_0_reg_bincu_th": [], "udma_spim_0_reg_bincu_cnt": [], "udma_spim_0_reg_bincu_setup": [], "udma_spim_0_reg_bincu_v": [], "udma_spim_0_reg_filt": [], "udma_spim_0_reg_filt_cmd": [], "udma_spim_0_reg_statu": 75, "udma_spim_1": 76, "udma_spim_1_reg_rx_saddr": 76, "udma_spim_1_reg_rx_s": 76, "udma_spim_1_reg_rx_cfg": 76, "udma_spim_1_reg_rx_intcfg": [], "udma_spim_1_reg_tx_saddr": 76, "udma_spim_1_reg_tx_s": 76, "udma_spim_1_reg_tx_cfg": 76, "udma_spim_1_reg_tx_intcfg": [], "udma_spim_1_reg_spis_setup": [], "udma_spim_1_reg_seot_cnt": [], "udma_spim_1_reg_spis_irq_en": [], "udma_spim_1_reg_spis_rxcnt": [], "udma_spim_1_reg_spis_txcnt": [], "udma_spim_1_reg_spis_dmcnt": [], "udma_spim_1_reg_scif_etu": [], "udma_spim_1_reg_au_cfg": [], "udma_spim_1_reg_au_reg0": [], "udma_spim_1_reg_au_reg1": [], "udma_spim_1_reg_bincu_th": [], "udma_spim_1_reg_bincu_cnt": [], "udma_spim_1_reg_bincu_setup": [], "udma_spim_1_reg_bincu_v": [], "udma_spim_1_reg_filt": [], "udma_spim_1_reg_filt_cmd": [], "udma_spim_1_reg_statu": 76, "udma_spim_2": 77, "udma_spim_2_reg_rx_saddr": 77, "udma_spim_2_reg_rx_s": 77, "udma_spim_2_reg_rx_cfg": 77, "udma_spim_2_reg_rx_intcfg": [], "udma_spim_2_reg_tx_saddr": 77, "udma_spim_2_reg_tx_s": 77, "udma_spim_2_reg_tx_cfg": 77, "udma_spim_2_reg_tx_intcfg": [], "udma_spim_2_reg_spis_setup": [], "udma_spim_2_reg_seot_cnt": [], "udma_spim_2_reg_spis_irq_en": [], "udma_spim_2_reg_spis_rxcnt": [], "udma_spim_2_reg_spis_txcnt": [], "udma_spim_2_reg_spis_dmcnt": [], "udma_spim_2_reg_scif_etu": [], "udma_spim_2_reg_au_cfg": [], "udma_spim_2_reg_au_reg0": [], "udma_spim_2_reg_au_reg1": [], "udma_spim_2_reg_bincu_th": [], "udma_spim_2_reg_bincu_cnt": [], "udma_spim_2_reg_bincu_setup": [], "udma_spim_2_reg_bincu_v": [], "udma_spim_2_reg_filt": [], "udma_spim_2_reg_filt_cmd": [], "udma_spim_2_reg_statu": 77, "udma_spim_3": 78, "udma_spim_3_reg_rx_saddr": 78, "udma_spim_3_reg_rx_s": 78, "udma_spim_3_reg_rx_cfg": 78, "udma_spim_3_reg_rx_intcfg": [], "udma_spim_3_reg_tx_saddr": 78, "udma_spim_3_reg_tx_s": 78, "udma_spim_3_reg_tx_cfg": 78, "udma_spim_3_reg_tx_intcfg": [], "udma_spim_3_reg_spis_setup": [], "udma_spim_3_reg_seot_cnt": [], "udma_spim_3_reg_spis_irq_en": [], "udma_spim_3_reg_spis_rxcnt": [], "udma_spim_3_reg_spis_txcnt": [], "udma_spim_3_reg_spis_dmcnt": [], "udma_spim_3_reg_scif_etu": [], "udma_spim_3_reg_au_cfg": [], "udma_spim_3_reg_au_reg0": [], "udma_spim_3_reg_au_reg1": [], "udma_spim_3_reg_bincu_th": [], "udma_spim_3_reg_bincu_cnt": [], "udma_spim_3_reg_bincu_setup": [], "udma_spim_3_reg_bincu_v": [], "udma_spim_3_reg_filt": [], "udma_spim_3_reg_filt_cmd": [], "udma_spim_3_reg_statu": 78, "udma_spim_4": 79, "udma_spim_4_reg_rx_saddr": 79, "udma_spim_4_reg_rx_s": 79, "udma_spim_4_reg_rx_cfg": 79, "udma_spim_4_reg_rx_intcfg": 79, "udma_spim_4_reg_tx_saddr": 79, "udma_spim_4_reg_tx_s": 79, "udma_spim_4_reg_tx_cfg": 79, "udma_spim_4_reg_tx_intcfg": 79, "udma_spim_4_reg_spis_setup": 79, "udma_spim_4_reg_seot_cnt": 79, "udma_spim_4_reg_spis_irq_en": 79, "udma_spim_4_reg_spis_rxcnt": 79, "udma_spim_4_reg_spis_txcnt": 79, "udma_spim_4_reg_spis_dmcnt": 79, "udma_spim_4_reg_scif_etu": 79, "udma_spim_4_reg_au_cfg": 79, "udma_spim_4_reg_au_reg0": 79, "udma_spim_4_reg_au_reg1": 79, "udma_spim_4_reg_bincu_th": 79, "udma_spim_4_reg_bincu_cnt": 79, "udma_spim_4_reg_bincu_setup": 79, "udma_spim_4_reg_bincu_v": 79, "udma_spim_4_reg_filt": 79, "udma_spim_4_reg_filt_cmd": 79, "udma_spim_4_reg_statu": 79, "udma_spim_5": 80, "udma_spim_5_reg_rx_saddr": 80, "udma_spim_5_reg_rx_s": 80, "udma_spim_5_reg_rx_cfg": 80, "udma_spim_5_reg_rx_intcfg": 80, "udma_spim_5_reg_tx_saddr": 80, "udma_spim_5_reg_tx_s": 80, "udma_spim_5_reg_tx_cfg": 80, "udma_spim_5_reg_tx_intcfg": 80, "udma_spim_5_reg_spis_setup": 80, "udma_spim_5_reg_seot_cnt": 80, "udma_spim_5_reg_spis_irq_en": 80, "udma_spim_5_reg_spis_rxcnt": 80, "udma_spim_5_reg_spis_txcnt": 80, "udma_spim_5_reg_spis_dmcnt": 80, "udma_spim_5_reg_scif_etu": 80, "udma_spim_5_reg_au_cfg": 80, "udma_spim_5_reg_au_reg0": 80, "udma_spim_5_reg_au_reg1": 80, "udma_spim_5_reg_bincu_th": 80, "udma_spim_5_reg_bincu_cnt": 80, "udma_spim_5_reg_bincu_setup": 80, "udma_spim_5_reg_bincu_v": 80, "udma_spim_5_reg_filt": 80, "udma_spim_5_reg_filt_cmd": 80, "udma_spim_5_reg_statu": 80, "udma_spim_6": 81, "udma_spim_6_reg_rx_saddr": 81, "udma_spim_6_reg_rx_s": 81, "udma_spim_6_reg_rx_cfg": 81, "udma_spim_6_reg_rx_intcfg": 81, "udma_spim_6_reg_tx_saddr": 81, "udma_spim_6_reg_tx_s": 81, "udma_spim_6_reg_tx_cfg": 81, "udma_spim_6_reg_tx_intcfg": 81, "udma_spim_6_reg_spis_setup": 81, "udma_spim_6_reg_seot_cnt": 81, "udma_spim_6_reg_spis_irq_en": 81, "udma_spim_6_reg_spis_rxcnt": 81, "udma_spim_6_reg_spis_txcnt": 81, "udma_spim_6_reg_spis_dmcnt": 81, "udma_spim_6_reg_scif_etu": 81, "udma_spim_6_reg_au_cfg": 81, "udma_spim_6_reg_au_reg0": 81, "udma_spim_6_reg_au_reg1": 81, "udma_spim_6_reg_bincu_th": 81, "udma_spim_6_reg_bincu_cnt": 81, "udma_spim_6_reg_bincu_setup": 81, "udma_spim_6_reg_bincu_v": 81, "udma_spim_6_reg_filt": 81, "udma_spim_6_reg_filt_cmd": 81, "udma_spim_6_reg_statu": 81, "udma_spis_0": 82, "udma_spis_0_reg_rx_saddr": 82, "udma_spis_0_reg_rx_s": 82, "udma_spis_0_reg_rx_cfg": 82, "udma_spis_0_reg_rx_intcfg": [], "udma_spis_0_reg_tx_saddr": 82, "udma_spis_0_reg_tx_s": 82, "udma_spis_0_reg_tx_cfg": 82, "udma_spis_0_reg_tx_intcfg": [], "udma_spis_0_reg_spis_setup": 82, "udma_spis_0_reg_seot_cnt": 82, "udma_spis_0_reg_spis_irq_en": 82, "udma_spis_0_reg_spis_rxcnt": 82, "udma_spis_0_reg_spis_txcnt": 82, "udma_spis_0_reg_spis_dmcnt": 82, "udma_spis_0_reg_scif_etu": [], "udma_spis_0_reg_au_cfg": [], "udma_spis_0_reg_au_reg0": [], "udma_spis_0_reg_au_reg1": [], "udma_spis_0_reg_bincu_th": [], "udma_spis_0_reg_bincu_cnt": [], "udma_spis_0_reg_bincu_setup": [], "udma_spis_0_reg_bincu_v": [], "udma_spis_0_reg_filt": [], "udma_spis_0_reg_filt_cmd": [], "udma_spis_0_reg_statu": [], "udma_spis_1": 83, "udma_spis_1_reg_rx_saddr": 83, "udma_spis_1_reg_rx_s": 83, "udma_spis_1_reg_rx_cfg": 83, "udma_spis_1_reg_rx_intcfg": [], "udma_spis_1_reg_tx_saddr": 83, "udma_spis_1_reg_tx_s": 83, "udma_spis_1_reg_tx_cfg": 83, "udma_spis_1_reg_tx_intcfg": [], "udma_spis_1_reg_spis_setup": 83, "udma_spis_1_reg_seot_cnt": 83, "udma_spis_1_reg_spis_irq_en": 83, "udma_spis_1_reg_spis_rxcnt": 83, "udma_spis_1_reg_spis_txcnt": 83, "udma_spis_1_reg_spis_dmcnt": 83, "udma_spis_1_reg_scif_etu": [], "udma_spis_1_reg_au_cfg": [], "udma_spis_1_reg_au_reg0": [], "udma_spis_1_reg_au_reg1": [], "udma_spis_1_reg_bincu_th": [], "udma_spis_1_reg_bincu_cnt": [], "udma_spis_1_reg_bincu_setup": [], "udma_spis_1_reg_bincu_v": [], "udma_spis_1_reg_filt": [], "udma_spis_1_reg_filt_cmd": [], "udma_spis_1_reg_statu": [], "udma_uart_0_reg_spis_setup": [], "udma_uart_0_reg_seot_cnt": [], "udma_uart_0_reg_spis_irq_en": [], "udma_uart_0_reg_spis_rxcnt": [], "udma_uart_0_reg_spis_txcnt": [], "udma_uart_0_reg_spis_dmcnt": [], "udma_uart_0_reg_scif_etu": [], "udma_uart_0_reg_au_cfg": [], "udma_uart_0_reg_au_reg0": [], "udma_uart_0_reg_au_reg1": [], "udma_uart_0_reg_bincu_th": [], "udma_uart_0_reg_bincu_cnt": [], "udma_uart_0_reg_bincu_setup": [], "udma_uart_0_reg_bincu_v": [], "udma_uart_0_reg_filt": [], "udma_uart_0_reg_filt_cmd": [], "udma_uart_1_reg_spis_setup": [], "udma_uart_1_reg_seot_cnt": [], "udma_uart_1_reg_spis_irq_en": [], "udma_uart_1_reg_spis_rxcnt": [], "udma_uart_1_reg_spis_txcnt": [], "udma_uart_1_reg_spis_dmcnt": [], "udma_uart_1_reg_scif_etu": [], "udma_uart_1_reg_au_cfg": [], "udma_uart_1_reg_au_reg0": [], "udma_uart_1_reg_au_reg1": [], "udma_uart_1_reg_bincu_th": [], "udma_uart_1_reg_bincu_cnt": [], "udma_uart_1_reg_bincu_setup": [], "udma_uart_1_reg_bincu_v": [], "udma_uart_1_reg_filt": [], "udma_uart_1_reg_filt_cmd": [], "udma_uart_2_reg_spis_setup": [], "udma_uart_2_reg_seot_cnt": [], "udma_uart_2_reg_spis_irq_en": [], "udma_uart_2_reg_spis_rxcnt": [], "udma_uart_2_reg_spis_txcnt": [], "udma_uart_2_reg_spis_dmcnt": [], "udma_uart_2_reg_scif_etu": [], "udma_uart_2_reg_au_cfg": [], "udma_uart_2_reg_au_reg0": [], "udma_uart_2_reg_au_reg1": [], "udma_uart_2_reg_bincu_th": [], "udma_uart_2_reg_bincu_cnt": [], "udma_uart_2_reg_bincu_setup": [], "udma_uart_2_reg_bincu_v": [], "udma_uart_2_reg_filt": [], "udma_uart_2_reg_filt_cmd": [], "udma_uart_3_reg_spis_setup": [], "udma_uart_3_reg_seot_cnt": [], "udma_uart_3_reg_spis_irq_en": [], "udma_uart_3_reg_spis_rxcnt": [], "udma_uart_3_reg_spis_txcnt": [], "udma_uart_3_reg_spis_dmcnt": [], "udma_uart_3_reg_scif_etu": [], "udma_uart_3_reg_au_cfg": [], "udma_uart_3_reg_au_reg0": [], "udma_uart_3_reg_au_reg1": [], "udma_uart_3_reg_bincu_th": [], "udma_uart_3_reg_bincu_cnt": [], "udma_uart_3_reg_bincu_setup": [], "udma_uart_3_reg_bincu_v": [], "udma_uart_3_reg_filt": [], "udma_uart_3_reg_filt_cmd": [], "udma_camera": 26, "udma_camera_reg_rx_saddr": 26, "udma_camera_reg_rx_s": 26, "udma_camera_reg_rx_cfg": 26, "udma_camera_reg_rx_intcfg": [], "udma_camera_reg_tx_saddr": [], "udma_camera_reg_tx_s": [], "udma_camera_reg_tx_cfg": [], "udma_camera_reg_tx_intcfg": [], "udma_camera_reg_statu": [], "udma_camera_reg_scif_setup": [], "udma_camera_reg_error": [], "udma_camera_reg_irq_en": [], "udma_camera_reg_valid": [], "udma_camera_reg_data": [], "udma_camera_reg_scif_etu": [], "udma_camera_reg_au_cfg": [], "udma_camera_reg_au_reg0": [], "udma_camera_reg_au_reg1": [], "udma_camera_reg_bincu_th": [], "udma_camera_reg_bincu_cnt": [], "udma_camera_reg_bincu_setup": [], "udma_camera_reg_bincu_v": [], "udma_camera_reg_filt": [], "udma_camera_reg_filt_cmd": [], "udma_ctrl_reg_scif_setup": [], "udma_ctrl_reg_error": [], "udma_ctrl_reg_irq_en": [], "udma_ctrl_reg_valid": [], "udma_ctrl_reg_data": [], "udma_filt": 35, "udma_filter_reg_rx_saddr": [], "udma_filter_reg_rx_s": [], "udma_filter_reg_rx_cfg": [], "udma_filter_reg_rx_intcfg": [], "udma_filter_reg_tx_saddr": [], "udma_filter_reg_tx_s": [], "udma_filter_reg_tx_cfg": [], "udma_filter_reg_tx_intcfg": [], "udma_filter_reg_statu": 35, "udma_filter_reg_scif_setup": [], "udma_filter_reg_error": [], "udma_filter_reg_irq_en": [], "udma_filter_reg_valid": [], "udma_filter_reg_data": [], "udma_filter_reg_scif_etu": [], "udma_filter_reg_au_cfg": 35, "udma_filter_reg_au_reg0": 35, "udma_filter_reg_au_reg1": 35, "udma_filter_reg_bincu_th": 35, "udma_filter_reg_bincu_cnt": 35, "udma_filter_reg_bincu_setup": 35, "udma_filter_reg_bincu_v": 35, "udma_filter_reg_filt": 35, "udma_filter_reg_filt_cmd": [], "udma_i2c": 43, "udma_i2c_reg_rx_saddr": 43, "udma_i2c_reg_rx_s": 43, "udma_i2c_reg_rx_cfg": 43, "udma_i2c_reg_rx_intcfg": 43, "udma_i2c_reg_tx_saddr": 43, "udma_i2c_reg_tx_s": 43, "udma_i2c_reg_tx_cfg": 43, "udma_i2c_reg_tx_intcfg": 43, "udma_i2c_reg_statu": 43, "udma_i2c_reg_scif_setup": 43, "udma_i2c_reg_error": 43, "udma_i2c_reg_irq_en": 43, "udma_i2c_reg_valid": 43, "udma_i2c_reg_data": 43, "udma_i2c_reg_scif_etu": 43, "udma_i2c_reg_au_cfg": 43, "udma_i2c_reg_au_reg0": 43, "udma_i2c_reg_au_reg1": 43, "udma_i2c_reg_bincu_th": 43, "udma_i2c_reg_bincu_cnt": 43, "udma_i2c_reg_bincu_setup": 43, "udma_i2c_reg_bincu_v": 43, "udma_i2c_reg_filt": 43, "udma_i2c_reg_filt_cmd": 43, "udma_i2": 51, "udma_i2s_reg_rx_saddr": 51, "udma_i2s_reg_rx_s": 51, "udma_i2s_reg_rx_cfg": 51, "udma_i2s_reg_rx_intcfg": [], "udma_i2s_reg_tx_saddr": 51, "udma_i2s_reg_tx_s": 51, "udma_i2s_reg_tx_cfg": 51, "udma_i2s_reg_tx_intcfg": [], "udma_i2s_reg_statu": [], "udma_i2s_reg_scif_setup": [], "udma_i2s_reg_error": [], "udma_i2s_reg_irq_en": [], "udma_i2s_reg_valid": [], "udma_i2s_reg_data": [], "udma_i2s_reg_scif_etu": [], "udma_i2s_reg_au_cfg": [], "udma_i2s_reg_au_reg0": [], "udma_i2s_reg_au_reg1": [], "udma_i2s_reg_bincu_th": [], "udma_i2s_reg_bincu_cnt": [], "udma_i2s_reg_bincu_setup": [], "udma_i2s_reg_bincu_v": [], "udma_i2s_reg_filt": [], "udma_i2s_reg_filt_cmd": [], "udma_scif": 59, "udma_scif_reg_rx_saddr": 59, "udma_scif_reg_rx_s": 59, "udma_scif_reg_rx_cfg": 59, "udma_scif_reg_rx_intcfg": [], "udma_scif_reg_tx_saddr": 59, "udma_scif_reg_tx_s": 59, "udma_scif_reg_tx_cfg": 59, "udma_scif_reg_tx_intcfg": [], "udma_scif_reg_statu": 59, "udma_scif_reg_scif_setup": 59, "udma_scif_reg_error": 59, "udma_scif_reg_irq_en": 59, "udma_scif_reg_valid": 59, "udma_scif_reg_data": 59, "udma_scif_reg_scif_etu": 59, "udma_scif_reg_au_cfg": [], "udma_scif_reg_au_reg0": [], "udma_scif_reg_au_reg1": [], "udma_scif_reg_bincu_th": [], "udma_scif_reg_bincu_cnt": [], "udma_scif_reg_bincu_setup": [], "udma_scif_reg_bincu_v": [], "udma_scif_reg_filt": [], "udma_scif_reg_filt_cmd": [], "udma_sdio": 67, "udma_sdio_reg_rx_saddr": 67, "udma_sdio_reg_rx_s": 67, "udma_sdio_reg_rx_cfg": 67, "udma_sdio_reg_rx_intcfg": [], "udma_sdio_reg_tx_saddr": 67, "udma_sdio_reg_tx_s": 67, "udma_sdio_reg_tx_cfg": 67, "udma_sdio_reg_tx_intcfg": [], "udma_sdio_reg_statu": 67, "udma_sdio_reg_scif_setup": [], "udma_sdio_reg_error": [], "udma_sdio_reg_irq_en": [], "udma_sdio_reg_valid": [], "udma_sdio_reg_data": [], "udma_sdio_reg_scif_etu": [], "udma_sdio_reg_au_cfg": [], "udma_sdio_reg_au_reg0": [], "udma_sdio_reg_au_reg1": [], "udma_sdio_reg_bincu_th": [], "udma_sdio_reg_bincu_cnt": [], "udma_sdio_reg_bincu_setup": [], "udma_sdio_reg_bincu_v": [], "udma_sdio_reg_filt": [], "udma_sdio_reg_filt_cmd": [], "udma_spim_0_reg_scif_setup": [], "udma_spim_0_reg_error": [], "udma_spim_0_reg_irq_en": [], "udma_spim_0_reg_valid": [], "udma_spim_0_reg_data": [], "udma_spim_1_reg_scif_setup": [], "udma_spim_1_reg_error": [], "udma_spim_1_reg_irq_en": [], "udma_spim_1_reg_valid": [], "udma_spim_1_reg_data": [], "udma_spim_2_reg_scif_setup": [], "udma_spim_2_reg_error": [], "udma_spim_2_reg_irq_en": [], "udma_spim_2_reg_valid": [], "udma_spim_2_reg_data": [], "udma_spim_3_reg_scif_setup": [], "udma_spim_3_reg_error": [], "udma_spim_3_reg_irq_en": [], "udma_spim_3_reg_valid": [], "udma_spim_3_reg_data": [], "udma_uart_0_reg_scif_setup": [], "udma_uart_1_reg_scif_setup": [], "udma_uart_2_reg_scif_setup": [], "udma_uart_3_reg_scif_setup": [], "udma_i2c_0_reg_scif_setup": [], "udma_i2c_0_reg_error": [], "udma_i2c_0_reg_irq_en": [], "udma_i2c_0_reg_valid": [], "udma_i2c_0_reg_data": [], "udma_i2c_1_reg_scif_setup": [], "udma_i2c_1_reg_error": [], "udma_i2c_1_reg_irq_en": [], "udma_i2c_1_reg_valid": [], "udma_i2c_1_reg_data": [], "udma_i2c_2_reg_scif_setup": [], "udma_i2c_2_reg_error": [], "udma_i2c_2_reg_irq_en": [], "udma_i2c_2_reg_valid": [], "udma_i2c_2_reg_data": [], "udma_i2c_3_reg_scif_setup": [], "udma_i2c_3_reg_error": [], "udma_i2c_3_reg_irq_en": [], "udma_i2c_3_reg_valid": [], "udma_i2c_3_reg_data": [], "udma_camera_reg_spis_setup": [], "udma_camera_reg_seot_cnt": [], "udma_camera_reg_spis_irq_en": [], "udma_camera_reg_spis_rxcnt": [], "udma_camera_reg_spis_txcnt": [], "udma_camera_reg_spis_dmcnt": [], "udma_filter_reg_spis_setup": [], "udma_filter_reg_seot_cnt": [], "udma_filter_reg_spis_irq_en": [], "udma_filter_reg_spis_rxcnt": [], "udma_filter_reg_spis_txcnt": [], "udma_filter_reg_spis_dmcnt": [], "udma_i2s_reg_spis_setup": [], "udma_i2s_reg_seot_cnt": [], "udma_i2s_reg_spis_irq_en": [], "udma_i2s_reg_spis_rxcnt": [], "udma_i2s_reg_spis_txcnt": [], "udma_i2s_reg_spis_dmcnt": [], "udma_scif_reg_spis_setup": [], "udma_scif_reg_seot_cnt": [], "udma_scif_reg_spis_irq_en": [], "udma_scif_reg_spis_rxcnt": [], "udma_scif_reg_spis_txcnt": [], "udma_scif_reg_spis_dmcnt": [], "udma_sdio_reg_spis_setup": [], "udma_sdio_reg_seot_cnt": [], "udma_sdio_reg_spis_irq_en": [], "udma_sdio_reg_spis_rxcnt": [], "udma_sdio_reg_spis_txcnt": [], "udma_sdio_reg_spis_dmcnt": [], "udma_camera_reg_cam_cfg_glob": 26, "udma_camera_reg_cam_cfg_l": 26, "udma_camera_reg_cam_cfg_ur": 26, "udma_camera_reg_cam_cfg_s": 26, "udma_camera_reg_cam_cfg_filt": 26, "udma_camera_reg_cam_vsync_polar": 26, "udma_ctrl_reg_cg": 34, "udma_ctrl_reg_cfg_evt": 34, "udma_ctrl_reg_rst": 34, "udma_ctrl_reg_rfu": [], "udma_filter_reg_tx_ch0_add": 35, "udma_filter_reg_tx_ch0_cfg": 35, "udma_filter_reg_tx_ch0_len0": 35, "udma_filter_reg_tx_ch0_len1": 35, "udma_filter_reg_tx_ch0_len2": 35, "udma_filter_reg_tx_ch1_add": 35, "udma_filter_reg_tx_ch1_cfg": 35, "udma_filter_reg_tx_ch1_len0": 35, "udma_filter_reg_tx_ch1_len1": 35, "udma_filter_reg_tx_ch1_len2": 35, "udma_filter_reg_rx_ch_add": 35, "udma_filter_reg_rx_ch_cfg": 35, "udma_filter_reg_rx_ch_len0": 35, "udma_filter_reg_rx_ch_len1": 35, "udma_filter_reg_rx_ch_len2": 35, "udma_i2c_0_reg_cmd_saddr": 44, "udma_i2c_0_reg_cmd_s": 44, "udma_i2c_0_reg_cmd_cfg": 44, "udma_i2c_0_reg_cmd_intcfg": [], "udma_i2c_0_reg_setup": 44, "udma_i2c_0_reg_ack": 44, "udma_i2c_1_reg_cmd_saddr": 45, "udma_i2c_1_reg_cmd_s": 45, "udma_i2c_1_reg_cmd_cfg": 45, "udma_i2c_1_reg_cmd_intcfg": [], "udma_i2c_1_reg_setup": 45, "udma_i2c_1_reg_ack": 45, "udma_i2c_2_reg_cmd_saddr": 46, "udma_i2c_2_reg_cmd_s": 46, "udma_i2c_2_reg_cmd_cfg": 46, "udma_i2c_2_reg_cmd_intcfg": [], "udma_i2c_2_reg_setup": 46, "udma_i2c_2_reg_ack": 46, "udma_i2c_3_reg_cmd_saddr": 47, "udma_i2c_3_reg_cmd_s": 47, "udma_i2c_3_reg_cmd_cfg": 47, "udma_i2c_3_reg_cmd_intcfg": [], "udma_i2c_3_reg_setup": 47, "udma_i2c_3_reg_ack": 47, "udma_i2s_reg_i2s_clkcfg_setup": 51, "udma_i2s_reg_i2s_slv_setup": 51, "udma_i2s_reg_i2s_mst_setup": 51, "udma_i2s_reg_i2s_pdm_setup": 51, "udma_sdio_reg_cmd_op": 67, "udma_sdio_reg_cmd_arg": [], "udma_sdio_reg_data_setup": 67, "udma_sdio_reg_start": 67, "udma_sdio_reg_rsp0": 67, "udma_sdio_reg_rsp1": 67, "udma_sdio_reg_rsp2": 67, "udma_sdio_reg_rsp3": 67, "udma_sdio_reg_clk_div": 67, "udma_spim_0_reg_cmd_saddr": 75, "udma_spim_0_reg_cmd_s": 75, "udma_spim_0_reg_cmd_cfg": 75, "udma_spim_0_reg_cmd_intcfg": [], "udma_spim_1_reg_cmd_saddr": 76, "udma_spim_1_reg_cmd_s": 76, "udma_spim_1_reg_cmd_cfg": 76, "udma_spim_1_reg_cmd_intcfg": [], "udma_spim_2_reg_cmd_saddr": 77, "udma_spim_2_reg_cmd_s": 77, "udma_spim_2_reg_cmd_cfg": 77, "udma_spim_2_reg_cmd_intcfg": [], "udma_spim_3_reg_cmd_saddr": 78, "udma_spim_3_reg_cmd_s": 78, "udma_spim_3_reg_cmd_cfg": 78, "udma_spim_3_reg_cmd_intcfg": [], "combohash_sfr_opt3": 3, "trng_sfr_crsrc": 24, "trng_sfr_ar_stop": 24, "trng_sfr_pp": 24, "trng_sfr_opt": 24, "trng_sfr_sr": 24, "udma_adc": 25, "udma_adc_reserved0": 25}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"UDMA_UART": [[84, "udma-uart"]], "Register Listing for UDMA_UART": [[84, "register-listing-for-udma-uart"]], "UDMA_UART_REG_RX_SADDR": [[84, "udma-uart-reg-rx-saddr"]], "UDMA_UART_REG_RX_SIZE": [[84, "udma-uart-reg-rx-size"]], "UDMA_UART_REG_RX_CFG": [[84, "udma-uart-reg-rx-cfg"]], "UDMA_UART_REG_RX_INTCFG": [[84, "udma-uart-reg-rx-intcfg"]], "UDMA_UART_REG_TX_SADDR": [[84, "udma-uart-reg-tx-saddr"]], "UDMA_UART_REG_TX_SIZE": [[84, "udma-uart-reg-tx-size"]], "UDMA_UART_REG_TX_CFG": [[84, "udma-uart-reg-tx-cfg"]], "UDMA_UART_REG_TX_INTCFG": [[84, "udma-uart-reg-tx-intcfg"]], "UDMA_UART_REG_STATUS": [[84, "udma-uart-reg-status"]], "UDMA_UART_REG_UART_SETUP": [[84, "udma-uart-reg-uart-setup"]], "UDMA_UART_REG_ERROR": [[84, "udma-uart-reg-error"]], "UDMA_UART_REG_IRQ_EN": [[84, "udma-uart-reg-irq-en"]], "UDMA_UART_REG_VALID": [[84, "udma-uart-reg-valid"]], "UDMA_UART_REG_DATA": [[84, "udma-uart-reg-data"]], "UDMA_UART_4": [[89, "udma-uart-4"]], "Register Listing for UDMA_UART_4": [[89, "register-listing-for-udma-uart-4"]], "UDMA_UART_4_REG_RX_SADDR": [[89, "udma-uart-4-reg-rx-saddr"]], "UDMA_UART_4_REG_RX_SIZE": [[89, "udma-uart-4-reg-rx-size"]], "UDMA_UART_4_REG_RX_CFG": [[89, "udma-uart-4-reg-rx-cfg"]], "UDMA_UART_4_REG_RX_INTCFG": [[89, "udma-uart-4-reg-rx-intcfg"]], "UDMA_UART_4_REG_TX_SADDR": [[89, "udma-uart-4-reg-tx-saddr"]], "UDMA_UART_4_REG_TX_SIZE": [[89, "udma-uart-4-reg-tx-size"]], "UDMA_UART_4_REG_TX_CFG": [[89, "udma-uart-4-reg-tx-cfg"]], "UDMA_UART_4_REG_TX_INTCFG": [[89, "udma-uart-4-reg-tx-intcfg"]], "UDMA_UART_4_REG_STATUS": [[89, "udma-uart-4-reg-status"]], "UDMA_UART_4_REG_UART_SETUP": [[89, "udma-uart-4-reg-uart-setup"]], "UDMA_UART_4_REG_ERROR": [[89, "udma-uart-4-reg-error"]], "UDMA_UART_4_REG_IRQ_EN": [[89, "udma-uart-4-reg-irq-en"]], "UDMA_UART_4_REG_VALID": [[89, "udma-uart-4-reg-valid"]], "UDMA_UART_4_REG_DATA": [[89, "udma-uart-4-reg-data"]], "UDMA_UART_5": [[90, "udma-uart-5"]], "Register Listing for UDMA_UART_5": [[90, "register-listing-for-udma-uart-5"]], "UDMA_UART_5_REG_RX_SADDR": [[90, "udma-uart-5-reg-rx-saddr"]], "UDMA_UART_5_REG_RX_SIZE": [[90, "udma-uart-5-reg-rx-size"]], "UDMA_UART_5_REG_RX_CFG": [[90, "udma-uart-5-reg-rx-cfg"]], "UDMA_UART_5_REG_RX_INTCFG": [[90, "udma-uart-5-reg-rx-intcfg"]], "UDMA_UART_5_REG_TX_SADDR": [[90, "udma-uart-5-reg-tx-saddr"]], "UDMA_UART_5_REG_TX_SIZE": [[90, "udma-uart-5-reg-tx-size"]], "UDMA_UART_5_REG_TX_CFG": [[90, "udma-uart-5-reg-tx-cfg"]], "UDMA_UART_5_REG_TX_INTCFG": [[90, "udma-uart-5-reg-tx-intcfg"]], "UDMA_UART_5_REG_STATUS": [[90, "udma-uart-5-reg-status"]], "UDMA_UART_5_REG_UART_SETUP": [[90, "udma-uart-5-reg-uart-setup"]], "UDMA_UART_5_REG_ERROR": [[90, "udma-uart-5-reg-error"]], "UDMA_UART_5_REG_IRQ_EN": [[90, "udma-uart-5-reg-irq-en"]], "UDMA_UART_5_REG_VALID": [[90, "udma-uart-5-reg-valid"]], "UDMA_UART_5_REG_DATA": [[90, "udma-uart-5-reg-data"]], "UDMA_UART_6": [[91, "udma-uart-6"]], "Register Listing for UDMA_UART_6": [[91, "register-listing-for-udma-uart-6"]], "UDMA_UART_6_REG_RX_SADDR": [[91, "udma-uart-6-reg-rx-saddr"]], "UDMA_UART_6_REG_RX_SIZE": [[91, "udma-uart-6-reg-rx-size"]], "UDMA_UART_6_REG_RX_CFG": [[91, "udma-uart-6-reg-rx-cfg"]], "UDMA_UART_6_REG_RX_INTCFG": [[91, "udma-uart-6-reg-rx-intcfg"]], "UDMA_UART_6_REG_TX_SADDR": [[91, "udma-uart-6-reg-tx-saddr"]], "UDMA_UART_6_REG_TX_SIZE": [[91, "udma-uart-6-reg-tx-size"]], "UDMA_UART_6_REG_TX_CFG": [[91, "udma-uart-6-reg-tx-cfg"]], "UDMA_UART_6_REG_TX_INTCFG": [[91, "udma-uart-6-reg-tx-intcfg"]], "UDMA_UART_6_REG_STATUS": [[91, "udma-uart-6-reg-status"]], "UDMA_UART_6_REG_UART_SETUP": [[91, "udma-uart-6-reg-uart-setup"]], "UDMA_UART_6_REG_ERROR": [[91, "udma-uart-6-reg-error"]], "UDMA_UART_6_REG_IRQ_EN": [[91, "udma-uart-6-reg-irq-en"]], "UDMA_UART_6_REG_VALID": [[91, "udma-uart-6-reg-valid"]], "UDMA_UART_6_REG_DATA": [[91, "udma-uart-6-reg-data"]], "UDMA_CAMERA_0": [[27, "udma-camera-0"]], "Register Listing for UDMA_CAMERA_0": [[27, "register-listing-for-udma-camera-0"]], "UDMA_CAMERA_0_REG_RX_SADDR": [[27, "udma-camera-0-reg-rx-saddr"]], "UDMA_CAMERA_0_REG_RX_SIZE": [[27, "udma-camera-0-reg-rx-size"]], "UDMA_CAMERA_0_REG_RX_CFG": [[27, "udma-camera-0-reg-rx-cfg"]], "UDMA_CAMERA_0_REG_RX_INTCFG": [[27, "udma-camera-0-reg-rx-intcfg"]], "UDMA_CAMERA_0_REG_TX_SADDR": [[27, "udma-camera-0-reg-tx-saddr"]], "UDMA_CAMERA_0_REG_TX_SIZE": [[27, "udma-camera-0-reg-tx-size"]], "UDMA_CAMERA_0_REG_TX_CFG": [[27, "udma-camera-0-reg-tx-cfg"]], "UDMA_CAMERA_0_REG_TX_INTCFG": [[27, "udma-camera-0-reg-tx-intcfg"]], "UDMA_CAMERA_0_REG_SPIS_SETUP": [[27, "udma-camera-0-reg-spis-setup"]], "UDMA_CAMERA_0_REG_SEOT_CNT": [[27, "udma-camera-0-reg-seot-cnt"]], "UDMA_CAMERA_0_REG_SPIS_IRQ_EN": [[27, "udma-camera-0-reg-spis-irq-en"]], "UDMA_CAMERA_0_REG_SPIS_RXCNT": [[27, "udma-camera-0-reg-spis-rxcnt"]], "UDMA_CAMERA_0_REG_SPIS_TXCNT": [[27, "udma-camera-0-reg-spis-txcnt"]], "UDMA_CAMERA_0_REG_SPIS_DMCNT": [[27, "udma-camera-0-reg-spis-dmcnt"]], "UDMA_CAMERA_0_REG_SCIF_ETU": [[27, "udma-camera-0-reg-scif-etu"]], "UDMA_CAMERA_0_REG_AU_CFG": [[27, "udma-camera-0-reg-au-cfg"]], "UDMA_CAMERA_0_REG_AU_REG0": [[27, "udma-camera-0-reg-au-reg0"]], "UDMA_CAMERA_0_REG_AU_REG1": [[27, "udma-camera-0-reg-au-reg1"]], "UDMA_CAMERA_0_REG_BINCU_TH": [[27, "udma-camera-0-reg-bincu-th"]], "UDMA_CAMERA_0_REG_BINCU_CNT": [[27, "udma-camera-0-reg-bincu-cnt"]], "UDMA_CAMERA_0_REG_BINCU_SETUP": [[27, "udma-camera-0-reg-bincu-setup"]], "UDMA_CAMERA_0_REG_BINCU_VAL": [[27, "udma-camera-0-reg-bincu-val"]], "UDMA_CAMERA_0_REG_FILT": [[27, "udma-camera-0-reg-filt"]], "UDMA_CAMERA_0_REG_FILT_CMD": [[27, "udma-camera-0-reg-filt-cmd"]], "UDMA_CAMERA_0_REG_STATUS": [[27, "udma-camera-0-reg-status"]], "UDMA_CAMERA_1": [[28, "udma-camera-1"]], "Register Listing for UDMA_CAMERA_1": [[28, "register-listing-for-udma-camera-1"]], "UDMA_CAMERA_1_REG_RX_SADDR": [[28, "udma-camera-1-reg-rx-saddr"]], "UDMA_CAMERA_1_REG_RX_SIZE": [[28, "udma-camera-1-reg-rx-size"]], "UDMA_CAMERA_1_REG_RX_CFG": [[28, "udma-camera-1-reg-rx-cfg"]], "UDMA_CAMERA_1_REG_RX_INTCFG": [[28, "udma-camera-1-reg-rx-intcfg"]], "UDMA_CAMERA_1_REG_TX_SADDR": [[28, "udma-camera-1-reg-tx-saddr"]], "UDMA_CAMERA_1_REG_TX_SIZE": [[28, "udma-camera-1-reg-tx-size"]], "UDMA_CAMERA_1_REG_TX_CFG": [[28, "udma-camera-1-reg-tx-cfg"]], "UDMA_CAMERA_1_REG_TX_INTCFG": [[28, "udma-camera-1-reg-tx-intcfg"]], "UDMA_CAMERA_1_REG_SPIS_SETUP": [[28, "udma-camera-1-reg-spis-setup"]], "UDMA_CAMERA_1_REG_SEOT_CNT": [[28, "udma-camera-1-reg-seot-cnt"]], "UDMA_CAMERA_1_REG_SPIS_IRQ_EN": [[28, "udma-camera-1-reg-spis-irq-en"]], "UDMA_CAMERA_1_REG_SPIS_RXCNT": [[28, "udma-camera-1-reg-spis-rxcnt"]], "UDMA_CAMERA_1_REG_SPIS_TXCNT": [[28, "udma-camera-1-reg-spis-txcnt"]], "UDMA_CAMERA_1_REG_SPIS_DMCNT": [[28, "udma-camera-1-reg-spis-dmcnt"]], "UDMA_CAMERA_1_REG_SCIF_ETU": [[28, "udma-camera-1-reg-scif-etu"]], "UDMA_CAMERA_1_REG_AU_CFG": [[28, "udma-camera-1-reg-au-cfg"]], "UDMA_CAMERA_1_REG_AU_REG0": [[28, "udma-camera-1-reg-au-reg0"]], "UDMA_CAMERA_1_REG_AU_REG1": [[28, "udma-camera-1-reg-au-reg1"]], "UDMA_CAMERA_1_REG_BINCU_TH": [[28, "udma-camera-1-reg-bincu-th"]], "UDMA_CAMERA_1_REG_BINCU_CNT": [[28, "udma-camera-1-reg-bincu-cnt"]], "UDMA_CAMERA_1_REG_BINCU_SETUP": [[28, "udma-camera-1-reg-bincu-setup"]], "UDMA_CAMERA_1_REG_BINCU_VAL": [[28, "udma-camera-1-reg-bincu-val"]], "UDMA_CAMERA_1_REG_FILT": [[28, "udma-camera-1-reg-filt"]], "UDMA_CAMERA_1_REG_FILT_CMD": [[28, "udma-camera-1-reg-filt-cmd"]], "UDMA_CAMERA_1_REG_STATUS": [[28, "udma-camera-1-reg-status"]], "UDMA_CAMERA_2": [[29, "udma-camera-2"]], "Register Listing for UDMA_CAMERA_2": [[29, "register-listing-for-udma-camera-2"]], "UDMA_CAMERA_2_REG_RX_SADDR": [[29, "udma-camera-2-reg-rx-saddr"]], "UDMA_CAMERA_2_REG_RX_SIZE": [[29, "udma-camera-2-reg-rx-size"]], "UDMA_CAMERA_2_REG_RX_CFG": [[29, "udma-camera-2-reg-rx-cfg"]], "UDMA_CAMERA_2_REG_RX_INTCFG": [[29, "udma-camera-2-reg-rx-intcfg"]], "UDMA_CAMERA_2_REG_TX_SADDR": [[29, "udma-camera-2-reg-tx-saddr"]], "UDMA_CAMERA_2_REG_TX_SIZE": [[29, "udma-camera-2-reg-tx-size"]], "UDMA_CAMERA_2_REG_TX_CFG": [[29, "udma-camera-2-reg-tx-cfg"]], "UDMA_CAMERA_2_REG_TX_INTCFG": [[29, "udma-camera-2-reg-tx-intcfg"]], "UDMA_CAMERA_2_REG_SPIS_SETUP": [[29, "udma-camera-2-reg-spis-setup"]], "UDMA_CAMERA_2_REG_SEOT_CNT": [[29, "udma-camera-2-reg-seot-cnt"]], "UDMA_CAMERA_2_REG_SPIS_IRQ_EN": [[29, "udma-camera-2-reg-spis-irq-en"]], "UDMA_CAMERA_2_REG_SPIS_RXCNT": [[29, "udma-camera-2-reg-spis-rxcnt"]], "UDMA_CAMERA_2_REG_SPIS_TXCNT": [[29, "udma-camera-2-reg-spis-txcnt"]], "UDMA_CAMERA_2_REG_SPIS_DMCNT": [[29, "udma-camera-2-reg-spis-dmcnt"]], "UDMA_CAMERA_2_REG_SCIF_ETU": [[29, "udma-camera-2-reg-scif-etu"]], "UDMA_CAMERA_2_REG_AU_CFG": [[29, "udma-camera-2-reg-au-cfg"]], "UDMA_CAMERA_2_REG_AU_REG0": [[29, "udma-camera-2-reg-au-reg0"]], "UDMA_CAMERA_2_REG_AU_REG1": [[29, "udma-camera-2-reg-au-reg1"]], "UDMA_CAMERA_2_REG_BINCU_TH": [[29, "udma-camera-2-reg-bincu-th"]], "UDMA_CAMERA_2_REG_BINCU_CNT": [[29, "udma-camera-2-reg-bincu-cnt"]], "UDMA_CAMERA_2_REG_BINCU_SETUP": [[29, "udma-camera-2-reg-bincu-setup"]], "UDMA_CAMERA_2_REG_BINCU_VAL": [[29, "udma-camera-2-reg-bincu-val"]], "UDMA_CAMERA_2_REG_FILT": [[29, "udma-camera-2-reg-filt"]], "UDMA_CAMERA_2_REG_FILT_CMD": [[29, "udma-camera-2-reg-filt-cmd"]], "UDMA_CAMERA_2_REG_STATUS": [[29, "udma-camera-2-reg-status"]], "UDMA_CAMERA_3": [[30, "udma-camera-3"]], "Register Listing for UDMA_CAMERA_3": [[30, "register-listing-for-udma-camera-3"]], "UDMA_CAMERA_3_REG_RX_SADDR": [[30, "udma-camera-3-reg-rx-saddr"]], "UDMA_CAMERA_3_REG_RX_SIZE": [[30, "udma-camera-3-reg-rx-size"]], "UDMA_CAMERA_3_REG_RX_CFG": [[30, "udma-camera-3-reg-rx-cfg"]], "UDMA_CAMERA_3_REG_RX_INTCFG": [[30, "udma-camera-3-reg-rx-intcfg"]], "UDMA_CAMERA_3_REG_TX_SADDR": [[30, "udma-camera-3-reg-tx-saddr"]], "UDMA_CAMERA_3_REG_TX_SIZE": [[30, "udma-camera-3-reg-tx-size"]], "UDMA_CAMERA_3_REG_TX_CFG": [[30, "udma-camera-3-reg-tx-cfg"]], "UDMA_CAMERA_3_REG_TX_INTCFG": [[30, "udma-camera-3-reg-tx-intcfg"]], "UDMA_CAMERA_3_REG_SPIS_SETUP": [[30, "udma-camera-3-reg-spis-setup"]], "UDMA_CAMERA_3_REG_SEOT_CNT": [[30, "udma-camera-3-reg-seot-cnt"]], "UDMA_CAMERA_3_REG_SPIS_IRQ_EN": [[30, "udma-camera-3-reg-spis-irq-en"]], "UDMA_CAMERA_3_REG_SPIS_RXCNT": [[30, "udma-camera-3-reg-spis-rxcnt"]], "UDMA_CAMERA_3_REG_SPIS_TXCNT": [[30, "udma-camera-3-reg-spis-txcnt"]], "UDMA_CAMERA_3_REG_SPIS_DMCNT": [[30, "udma-camera-3-reg-spis-dmcnt"]], "UDMA_CAMERA_3_REG_SCIF_ETU": [[30, "udma-camera-3-reg-scif-etu"]], "UDMA_CAMERA_3_REG_AU_CFG": [[30, "udma-camera-3-reg-au-cfg"]], "UDMA_CAMERA_3_REG_AU_REG0": [[30, "udma-camera-3-reg-au-reg0"]], "UDMA_CAMERA_3_REG_AU_REG1": [[30, "udma-camera-3-reg-au-reg1"]], "UDMA_CAMERA_3_REG_BINCU_TH": [[30, "udma-camera-3-reg-bincu-th"]], "UDMA_CAMERA_3_REG_BINCU_CNT": [[30, "udma-camera-3-reg-bincu-cnt"]], "UDMA_CAMERA_3_REG_BINCU_SETUP": [[30, "udma-camera-3-reg-bincu-setup"]], "UDMA_CAMERA_3_REG_BINCU_VAL": [[30, "udma-camera-3-reg-bincu-val"]], "UDMA_CAMERA_3_REG_FILT": [[30, "udma-camera-3-reg-filt"]], "UDMA_CAMERA_3_REG_FILT_CMD": [[30, "udma-camera-3-reg-filt-cmd"]], "UDMA_CAMERA_3_REG_STATUS": [[30, "udma-camera-3-reg-status"]], "UDMA_CAMERA_4": [[31, "udma-camera-4"]], "Register Listing for UDMA_CAMERA_4": [[31, "register-listing-for-udma-camera-4"]], "UDMA_CAMERA_4_REG_RX_SADDR": [[31, "udma-camera-4-reg-rx-saddr"]], "UDMA_CAMERA_4_REG_RX_SIZE": [[31, "udma-camera-4-reg-rx-size"]], "UDMA_CAMERA_4_REG_RX_CFG": [[31, "udma-camera-4-reg-rx-cfg"]], "UDMA_CAMERA_4_REG_RX_INTCFG": [[31, "udma-camera-4-reg-rx-intcfg"]], "UDMA_CAMERA_4_REG_TX_SADDR": [[31, "udma-camera-4-reg-tx-saddr"]], "UDMA_CAMERA_4_REG_TX_SIZE": [[31, "udma-camera-4-reg-tx-size"]], "UDMA_CAMERA_4_REG_TX_CFG": [[31, "udma-camera-4-reg-tx-cfg"]], "UDMA_CAMERA_4_REG_TX_INTCFG": [[31, "udma-camera-4-reg-tx-intcfg"]], "UDMA_CAMERA_4_REG_SPIS_SETUP": [[31, "udma-camera-4-reg-spis-setup"]], "UDMA_CAMERA_4_REG_SEOT_CNT": [[31, "udma-camera-4-reg-seot-cnt"]], "UDMA_CAMERA_4_REG_SPIS_IRQ_EN": [[31, "udma-camera-4-reg-spis-irq-en"]], "UDMA_CAMERA_4_REG_SPIS_RXCNT": [[31, "udma-camera-4-reg-spis-rxcnt"]], "UDMA_CAMERA_4_REG_SPIS_TXCNT": [[31, "udma-camera-4-reg-spis-txcnt"]], "UDMA_CAMERA_4_REG_SPIS_DMCNT": [[31, "udma-camera-4-reg-spis-dmcnt"]], "UDMA_CAMERA_4_REG_SCIF_ETU": [[31, "udma-camera-4-reg-scif-etu"]], "UDMA_CAMERA_4_REG_AU_CFG": [[31, "udma-camera-4-reg-au-cfg"]], "UDMA_CAMERA_4_REG_AU_REG0": [[31, "udma-camera-4-reg-au-reg0"]], "UDMA_CAMERA_4_REG_AU_REG1": [[31, "udma-camera-4-reg-au-reg1"]], "UDMA_CAMERA_4_REG_BINCU_TH": [[31, "udma-camera-4-reg-bincu-th"]], "UDMA_CAMERA_4_REG_BINCU_CNT": [[31, "udma-camera-4-reg-bincu-cnt"]], "UDMA_CAMERA_4_REG_BINCU_SETUP": [[31, "udma-camera-4-reg-bincu-setup"]], "UDMA_CAMERA_4_REG_BINCU_VAL": [[31, "udma-camera-4-reg-bincu-val"]], "UDMA_CAMERA_4_REG_FILT": [[31, "udma-camera-4-reg-filt"]], "UDMA_CAMERA_4_REG_FILT_CMD": [[31, "udma-camera-4-reg-filt-cmd"]], "UDMA_CAMERA_4_REG_STATUS": [[31, "udma-camera-4-reg-status"]], "UDMA_CAMERA_5": [[32, "udma-camera-5"]], "Register Listing for UDMA_CAMERA_5": [[32, "register-listing-for-udma-camera-5"]], "UDMA_CAMERA_5_REG_RX_SADDR": [[32, "udma-camera-5-reg-rx-saddr"]], "UDMA_CAMERA_5_REG_RX_SIZE": [[32, "udma-camera-5-reg-rx-size"]], "UDMA_CAMERA_5_REG_RX_CFG": [[32, "udma-camera-5-reg-rx-cfg"]], "UDMA_CAMERA_5_REG_RX_INTCFG": [[32, "udma-camera-5-reg-rx-intcfg"]], "UDMA_CAMERA_5_REG_TX_SADDR": [[32, "udma-camera-5-reg-tx-saddr"]], "UDMA_CAMERA_5_REG_TX_SIZE": [[32, "udma-camera-5-reg-tx-size"]], "UDMA_CAMERA_5_REG_TX_CFG": [[32, "udma-camera-5-reg-tx-cfg"]], "UDMA_CAMERA_5_REG_TX_INTCFG": [[32, "udma-camera-5-reg-tx-intcfg"]], "UDMA_CAMERA_5_REG_SPIS_SETUP": [[32, "udma-camera-5-reg-spis-setup"]], "UDMA_CAMERA_5_REG_SEOT_CNT": [[32, "udma-camera-5-reg-seot-cnt"]], "UDMA_CAMERA_5_REG_SPIS_IRQ_EN": [[32, "udma-camera-5-reg-spis-irq-en"]], "UDMA_CAMERA_5_REG_SPIS_RXCNT": [[32, "udma-camera-5-reg-spis-rxcnt"]], "UDMA_CAMERA_5_REG_SPIS_TXCNT": [[32, "udma-camera-5-reg-spis-txcnt"]], "UDMA_CAMERA_5_REG_SPIS_DMCNT": [[32, "udma-camera-5-reg-spis-dmcnt"]], "UDMA_CAMERA_5_REG_SCIF_ETU": [[32, "udma-camera-5-reg-scif-etu"]], "UDMA_CAMERA_5_REG_AU_CFG": [[32, "udma-camera-5-reg-au-cfg"]], "UDMA_CAMERA_5_REG_AU_REG0": [[32, "udma-camera-5-reg-au-reg0"]], "UDMA_CAMERA_5_REG_AU_REG1": [[32, "udma-camera-5-reg-au-reg1"]], "UDMA_CAMERA_5_REG_BINCU_TH": [[32, "udma-camera-5-reg-bincu-th"]], "UDMA_CAMERA_5_REG_BINCU_CNT": [[32, "udma-camera-5-reg-bincu-cnt"]], "UDMA_CAMERA_5_REG_BINCU_SETUP": [[32, "udma-camera-5-reg-bincu-setup"]], "UDMA_CAMERA_5_REG_BINCU_VAL": [[32, "udma-camera-5-reg-bincu-val"]], "UDMA_CAMERA_5_REG_FILT": [[32, "udma-camera-5-reg-filt"]], "UDMA_CAMERA_5_REG_FILT_CMD": [[32, "udma-camera-5-reg-filt-cmd"]], "UDMA_CAMERA_5_REG_STATUS": [[32, "udma-camera-5-reg-status"]], "UDMA_CAMERA_6": [[33, "udma-camera-6"]], "Register Listing for UDMA_CAMERA_6": [[33, "register-listing-for-udma-camera-6"]], "UDMA_CAMERA_6_REG_RX_SADDR": [[33, "udma-camera-6-reg-rx-saddr"]], "UDMA_CAMERA_6_REG_RX_SIZE": [[33, "udma-camera-6-reg-rx-size"]], "UDMA_CAMERA_6_REG_RX_CFG": [[33, "udma-camera-6-reg-rx-cfg"]], "UDMA_CAMERA_6_REG_RX_INTCFG": [[33, "udma-camera-6-reg-rx-intcfg"]], "UDMA_CAMERA_6_REG_TX_SADDR": [[33, "udma-camera-6-reg-tx-saddr"]], "UDMA_CAMERA_6_REG_TX_SIZE": [[33, "udma-camera-6-reg-tx-size"]], "UDMA_CAMERA_6_REG_TX_CFG": [[33, "udma-camera-6-reg-tx-cfg"]], "UDMA_CAMERA_6_REG_TX_INTCFG": [[33, "udma-camera-6-reg-tx-intcfg"]], "UDMA_CAMERA_6_REG_SPIS_SETUP": [[33, "udma-camera-6-reg-spis-setup"]], "UDMA_CAMERA_6_REG_SEOT_CNT": [[33, "udma-camera-6-reg-seot-cnt"]], "UDMA_CAMERA_6_REG_SPIS_IRQ_EN": [[33, "udma-camera-6-reg-spis-irq-en"]], "UDMA_CAMERA_6_REG_SPIS_RXCNT": [[33, "udma-camera-6-reg-spis-rxcnt"]], "UDMA_CAMERA_6_REG_SPIS_TXCNT": [[33, "udma-camera-6-reg-spis-txcnt"]], "UDMA_CAMERA_6_REG_SPIS_DMCNT": [[33, "udma-camera-6-reg-spis-dmcnt"]], "UDMA_CAMERA_6_REG_SCIF_ETU": [[33, "udma-camera-6-reg-scif-etu"]], "UDMA_CAMERA_6_REG_AU_CFG": [[33, "udma-camera-6-reg-au-cfg"]], "UDMA_CAMERA_6_REG_AU_REG0": [[33, "udma-camera-6-reg-au-reg0"]], "UDMA_CAMERA_6_REG_AU_REG1": [[33, "udma-camera-6-reg-au-reg1"]], "UDMA_CAMERA_6_REG_BINCU_TH": [[33, "udma-camera-6-reg-bincu-th"]], "UDMA_CAMERA_6_REG_BINCU_CNT": [[33, "udma-camera-6-reg-bincu-cnt"]], "UDMA_CAMERA_6_REG_BINCU_SETUP": [[33, "udma-camera-6-reg-bincu-setup"]], "UDMA_CAMERA_6_REG_BINCU_VAL": [[33, "udma-camera-6-reg-bincu-val"]], "UDMA_CAMERA_6_REG_FILT": [[33, "udma-camera-6-reg-filt"]], "UDMA_CAMERA_6_REG_FILT_CMD": [[33, "udma-camera-6-reg-filt-cmd"]], "UDMA_CAMERA_6_REG_STATUS": [[33, "udma-camera-6-reg-status"]], "UDMA_FILTER_0": [[36, "udma-filter-0"]], "Register Listing for UDMA_FILTER_0": [[36, "register-listing-for-udma-filter-0"]], "UDMA_FILTER_0_REG_RX_SADDR": [[36, "udma-filter-0-reg-rx-saddr"]], "UDMA_FILTER_0_REG_RX_SIZE": [[36, "udma-filter-0-reg-rx-size"]], "UDMA_FILTER_0_REG_RX_CFG": [[36, "udma-filter-0-reg-rx-cfg"]], "UDMA_FILTER_0_REG_RX_INTCFG": [[36, "udma-filter-0-reg-rx-intcfg"]], "UDMA_FILTER_0_REG_TX_SADDR": [[36, "udma-filter-0-reg-tx-saddr"]], "UDMA_FILTER_0_REG_TX_SIZE": [[36, "udma-filter-0-reg-tx-size"]], "UDMA_FILTER_0_REG_TX_CFG": [[36, "udma-filter-0-reg-tx-cfg"]], "UDMA_FILTER_0_REG_TX_INTCFG": [[36, "udma-filter-0-reg-tx-intcfg"]], "UDMA_FILTER_0_REG_SPIS_SETUP": [[36, "udma-filter-0-reg-spis-setup"]], "UDMA_FILTER_0_REG_SEOT_CNT": [[36, "udma-filter-0-reg-seot-cnt"]], "UDMA_FILTER_0_REG_SPIS_IRQ_EN": [[36, "udma-filter-0-reg-spis-irq-en"]], "UDMA_FILTER_0_REG_SPIS_RXCNT": [[36, "udma-filter-0-reg-spis-rxcnt"]], "UDMA_FILTER_0_REG_SPIS_TXCNT": [[36, "udma-filter-0-reg-spis-txcnt"]], "UDMA_FILTER_0_REG_SPIS_DMCNT": [[36, "udma-filter-0-reg-spis-dmcnt"]], "UDMA_FILTER_0_REG_SCIF_ETU": [[36, "udma-filter-0-reg-scif-etu"]], "UDMA_FILTER_0_REG_AU_CFG": [[36, "udma-filter-0-reg-au-cfg"]], "UDMA_FILTER_0_REG_AU_REG0": [[36, "udma-filter-0-reg-au-reg0"]], "UDMA_FILTER_0_REG_AU_REG1": [[36, "udma-filter-0-reg-au-reg1"]], "UDMA_FILTER_0_REG_BINCU_TH": [[36, "udma-filter-0-reg-bincu-th"]], "UDMA_FILTER_0_REG_BINCU_CNT": [[36, "udma-filter-0-reg-bincu-cnt"]], "UDMA_FILTER_0_REG_BINCU_SETUP": [[36, "udma-filter-0-reg-bincu-setup"]], "UDMA_FILTER_0_REG_BINCU_VAL": [[36, "udma-filter-0-reg-bincu-val"]], "UDMA_FILTER_0_REG_FILT": [[36, "udma-filter-0-reg-filt"]], "UDMA_FILTER_0_REG_FILT_CMD": [[36, "udma-filter-0-reg-filt-cmd"]], "UDMA_FILTER_0_REG_STATUS": [[36, "udma-filter-0-reg-status"]], "UDMA_FILTER_1": [[37, "udma-filter-1"]], "Register Listing for UDMA_FILTER_1": [[37, "register-listing-for-udma-filter-1"]], "UDMA_FILTER_1_REG_RX_SADDR": [[37, "udma-filter-1-reg-rx-saddr"]], "UDMA_FILTER_1_REG_RX_SIZE": [[37, "udma-filter-1-reg-rx-size"]], "UDMA_FILTER_1_REG_RX_CFG": [[37, "udma-filter-1-reg-rx-cfg"]], "UDMA_FILTER_1_REG_RX_INTCFG": [[37, "udma-filter-1-reg-rx-intcfg"]], "UDMA_FILTER_1_REG_TX_SADDR": [[37, "udma-filter-1-reg-tx-saddr"]], "UDMA_FILTER_1_REG_TX_SIZE": [[37, "udma-filter-1-reg-tx-size"]], "UDMA_FILTER_1_REG_TX_CFG": [[37, "udma-filter-1-reg-tx-cfg"]], "UDMA_FILTER_1_REG_TX_INTCFG": [[37, "udma-filter-1-reg-tx-intcfg"]], "UDMA_FILTER_1_REG_SPIS_SETUP": [[37, "udma-filter-1-reg-spis-setup"]], "UDMA_FILTER_1_REG_SEOT_CNT": [[37, "udma-filter-1-reg-seot-cnt"]], "UDMA_FILTER_1_REG_SPIS_IRQ_EN": [[37, "udma-filter-1-reg-spis-irq-en"]], "UDMA_FILTER_1_REG_SPIS_RXCNT": [[37, "udma-filter-1-reg-spis-rxcnt"]], "UDMA_FILTER_1_REG_SPIS_TXCNT": [[37, "udma-filter-1-reg-spis-txcnt"]], "UDMA_FILTER_1_REG_SPIS_DMCNT": [[37, "udma-filter-1-reg-spis-dmcnt"]], "UDMA_FILTER_1_REG_SCIF_ETU": [[37, "udma-filter-1-reg-scif-etu"]], "UDMA_FILTER_1_REG_AU_CFG": [[37, "udma-filter-1-reg-au-cfg"]], "UDMA_FILTER_1_REG_AU_REG0": [[37, "udma-filter-1-reg-au-reg0"]], "UDMA_FILTER_1_REG_AU_REG1": [[37, "udma-filter-1-reg-au-reg1"]], "UDMA_FILTER_1_REG_BINCU_TH": [[37, "udma-filter-1-reg-bincu-th"]], "UDMA_FILTER_1_REG_BINCU_CNT": [[37, "udma-filter-1-reg-bincu-cnt"]], "UDMA_FILTER_1_REG_BINCU_SETUP": [[37, "udma-filter-1-reg-bincu-setup"]], "UDMA_FILTER_1_REG_BINCU_VAL": [[37, "udma-filter-1-reg-bincu-val"]], "UDMA_FILTER_1_REG_FILT": [[37, "udma-filter-1-reg-filt"]], "UDMA_FILTER_1_REG_FILT_CMD": [[37, "udma-filter-1-reg-filt-cmd"]], "UDMA_FILTER_1_REG_STATUS": [[37, "udma-filter-1-reg-status"]], "UDMA_FILTER_2": [[38, "udma-filter-2"]], "Register Listing for UDMA_FILTER_2": [[38, "register-listing-for-udma-filter-2"]], "UDMA_FILTER_2_REG_RX_SADDR": [[38, "udma-filter-2-reg-rx-saddr"]], "UDMA_FILTER_2_REG_RX_SIZE": [[38, "udma-filter-2-reg-rx-size"]], "UDMA_FILTER_2_REG_RX_CFG": [[38, "udma-filter-2-reg-rx-cfg"]], "UDMA_FILTER_2_REG_RX_INTCFG": [[38, "udma-filter-2-reg-rx-intcfg"]], "UDMA_FILTER_2_REG_TX_SADDR": [[38, "udma-filter-2-reg-tx-saddr"]], "UDMA_FILTER_2_REG_TX_SIZE": [[38, "udma-filter-2-reg-tx-size"]], "UDMA_FILTER_2_REG_TX_CFG": [[38, "udma-filter-2-reg-tx-cfg"]], "UDMA_FILTER_2_REG_TX_INTCFG": [[38, "udma-filter-2-reg-tx-intcfg"]], "UDMA_FILTER_2_REG_SPIS_SETUP": [[38, "udma-filter-2-reg-spis-setup"]], "UDMA_FILTER_2_REG_SEOT_CNT": [[38, "udma-filter-2-reg-seot-cnt"]], "UDMA_FILTER_2_REG_SPIS_IRQ_EN": [[38, "udma-filter-2-reg-spis-irq-en"]], "UDMA_FILTER_2_REG_SPIS_RXCNT": [[38, "udma-filter-2-reg-spis-rxcnt"]], "UDMA_FILTER_2_REG_SPIS_TXCNT": [[38, "udma-filter-2-reg-spis-txcnt"]], "UDMA_FILTER_2_REG_SPIS_DMCNT": [[38, "udma-filter-2-reg-spis-dmcnt"]], "UDMA_FILTER_2_REG_SCIF_ETU": [[38, "udma-filter-2-reg-scif-etu"]], "UDMA_FILTER_2_REG_AU_CFG": [[38, "udma-filter-2-reg-au-cfg"]], "UDMA_FILTER_2_REG_AU_REG0": [[38, "udma-filter-2-reg-au-reg0"]], "UDMA_FILTER_2_REG_AU_REG1": [[38, "udma-filter-2-reg-au-reg1"]], "UDMA_FILTER_2_REG_BINCU_TH": [[38, "udma-filter-2-reg-bincu-th"]], "UDMA_FILTER_2_REG_BINCU_CNT": [[38, "udma-filter-2-reg-bincu-cnt"]], "UDMA_FILTER_2_REG_BINCU_SETUP": [[38, "udma-filter-2-reg-bincu-setup"]], "UDMA_FILTER_2_REG_BINCU_VAL": [[38, "udma-filter-2-reg-bincu-val"]], "UDMA_FILTER_2_REG_FILT": [[38, "udma-filter-2-reg-filt"]], "UDMA_FILTER_2_REG_FILT_CMD": [[38, "udma-filter-2-reg-filt-cmd"]], "UDMA_FILTER_2_REG_STATUS": [[38, "udma-filter-2-reg-status"]], "UDMA_FILTER_3": [[39, "udma-filter-3"]], "Register Listing for UDMA_FILTER_3": [[39, "register-listing-for-udma-filter-3"]], "UDMA_FILTER_3_REG_RX_SADDR": [[39, "udma-filter-3-reg-rx-saddr"]], "UDMA_FILTER_3_REG_RX_SIZE": [[39, "udma-filter-3-reg-rx-size"]], "UDMA_FILTER_3_REG_RX_CFG": [[39, "udma-filter-3-reg-rx-cfg"]], "UDMA_FILTER_3_REG_RX_INTCFG": [[39, "udma-filter-3-reg-rx-intcfg"]], "UDMA_FILTER_3_REG_TX_SADDR": [[39, "udma-filter-3-reg-tx-saddr"]], "UDMA_FILTER_3_REG_TX_SIZE": [[39, "udma-filter-3-reg-tx-size"]], "UDMA_FILTER_3_REG_TX_CFG": [[39, "udma-filter-3-reg-tx-cfg"]], "UDMA_FILTER_3_REG_TX_INTCFG": [[39, "udma-filter-3-reg-tx-intcfg"]], "UDMA_FILTER_3_REG_SPIS_SETUP": [[39, "udma-filter-3-reg-spis-setup"]], "UDMA_FILTER_3_REG_SEOT_CNT": [[39, "udma-filter-3-reg-seot-cnt"]], "UDMA_FILTER_3_REG_SPIS_IRQ_EN": [[39, "udma-filter-3-reg-spis-irq-en"]], "UDMA_FILTER_3_REG_SPIS_RXCNT": [[39, "udma-filter-3-reg-spis-rxcnt"]], "UDMA_FILTER_3_REG_SPIS_TXCNT": [[39, "udma-filter-3-reg-spis-txcnt"]], "UDMA_FILTER_3_REG_SPIS_DMCNT": [[39, "udma-filter-3-reg-spis-dmcnt"]], "UDMA_FILTER_3_REG_SCIF_ETU": [[39, "udma-filter-3-reg-scif-etu"]], "UDMA_FILTER_3_REG_AU_CFG": [[39, "udma-filter-3-reg-au-cfg"]], "UDMA_FILTER_3_REG_AU_REG0": [[39, "udma-filter-3-reg-au-reg0"]], "UDMA_FILTER_3_REG_AU_REG1": [[39, "udma-filter-3-reg-au-reg1"]], "UDMA_FILTER_3_REG_BINCU_TH": [[39, "udma-filter-3-reg-bincu-th"]], "UDMA_FILTER_3_REG_BINCU_CNT": [[39, "udma-filter-3-reg-bincu-cnt"]], "UDMA_FILTER_3_REG_BINCU_SETUP": [[39, "udma-filter-3-reg-bincu-setup"]], "UDMA_FILTER_3_REG_BINCU_VAL": [[39, "udma-filter-3-reg-bincu-val"]], "UDMA_FILTER_3_REG_FILT": [[39, "udma-filter-3-reg-filt"]], "UDMA_FILTER_3_REG_FILT_CMD": [[39, "udma-filter-3-reg-filt-cmd"]], "UDMA_FILTER_3_REG_STATUS": [[39, "udma-filter-3-reg-status"]], "UDMA_FILTER_4": [[40, "udma-filter-4"]], "Register Listing for UDMA_FILTER_4": [[40, "register-listing-for-udma-filter-4"]], "UDMA_FILTER_4_REG_RX_SADDR": [[40, "udma-filter-4-reg-rx-saddr"]], "UDMA_FILTER_4_REG_RX_SIZE": [[40, "udma-filter-4-reg-rx-size"]], "UDMA_FILTER_4_REG_RX_CFG": [[40, "udma-filter-4-reg-rx-cfg"]], "UDMA_FILTER_4_REG_RX_INTCFG": [[40, "udma-filter-4-reg-rx-intcfg"]], "UDMA_FILTER_4_REG_TX_SADDR": [[40, "udma-filter-4-reg-tx-saddr"]], "UDMA_FILTER_4_REG_TX_SIZE": [[40, "udma-filter-4-reg-tx-size"]], "UDMA_FILTER_4_REG_TX_CFG": [[40, "udma-filter-4-reg-tx-cfg"]], "UDMA_FILTER_4_REG_TX_INTCFG": [[40, "udma-filter-4-reg-tx-intcfg"]], "UDMA_FILTER_4_REG_SPIS_SETUP": [[40, "udma-filter-4-reg-spis-setup"]], "UDMA_FILTER_4_REG_SEOT_CNT": [[40, "udma-filter-4-reg-seot-cnt"]], "UDMA_FILTER_4_REG_SPIS_IRQ_EN": [[40, "udma-filter-4-reg-spis-irq-en"]], "UDMA_FILTER_4_REG_SPIS_RXCNT": [[40, "udma-filter-4-reg-spis-rxcnt"]], "UDMA_FILTER_4_REG_SPIS_TXCNT": [[40, "udma-filter-4-reg-spis-txcnt"]], "UDMA_FILTER_4_REG_SPIS_DMCNT": [[40, "udma-filter-4-reg-spis-dmcnt"]], "UDMA_FILTER_4_REG_SCIF_ETU": [[40, "udma-filter-4-reg-scif-etu"]], "UDMA_FILTER_4_REG_AU_CFG": [[40, "udma-filter-4-reg-au-cfg"]], "UDMA_FILTER_4_REG_AU_REG0": [[40, "udma-filter-4-reg-au-reg0"]], "UDMA_FILTER_4_REG_AU_REG1": [[40, "udma-filter-4-reg-au-reg1"]], "UDMA_FILTER_4_REG_BINCU_TH": [[40, "udma-filter-4-reg-bincu-th"]], "UDMA_FILTER_4_REG_BINCU_CNT": [[40, "udma-filter-4-reg-bincu-cnt"]], "UDMA_FILTER_4_REG_BINCU_SETUP": [[40, "udma-filter-4-reg-bincu-setup"]], "UDMA_FILTER_4_REG_BINCU_VAL": [[40, "udma-filter-4-reg-bincu-val"]], "UDMA_FILTER_4_REG_FILT": [[40, "udma-filter-4-reg-filt"]], "UDMA_FILTER_4_REG_FILT_CMD": [[40, "udma-filter-4-reg-filt-cmd"]], "UDMA_FILTER_4_REG_STATUS": [[40, "udma-filter-4-reg-status"]], "UDMA_FILTER_5": [[41, "udma-filter-5"]], "Register Listing for UDMA_FILTER_5": [[41, "register-listing-for-udma-filter-5"]], "UDMA_FILTER_5_REG_RX_SADDR": [[41, "udma-filter-5-reg-rx-saddr"]], "UDMA_FILTER_5_REG_RX_SIZE": [[41, "udma-filter-5-reg-rx-size"]], "UDMA_FILTER_5_REG_RX_CFG": [[41, "udma-filter-5-reg-rx-cfg"]], "UDMA_FILTER_5_REG_RX_INTCFG": [[41, "udma-filter-5-reg-rx-intcfg"]], "UDMA_FILTER_5_REG_TX_SADDR": [[41, "udma-filter-5-reg-tx-saddr"]], "UDMA_FILTER_5_REG_TX_SIZE": [[41, "udma-filter-5-reg-tx-size"]], "UDMA_FILTER_5_REG_TX_CFG": [[41, "udma-filter-5-reg-tx-cfg"]], "UDMA_FILTER_5_REG_TX_INTCFG": [[41, "udma-filter-5-reg-tx-intcfg"]], "UDMA_FILTER_5_REG_SPIS_SETUP": [[41, "udma-filter-5-reg-spis-setup"]], "UDMA_FILTER_5_REG_SEOT_CNT": [[41, "udma-filter-5-reg-seot-cnt"]], "UDMA_FILTER_5_REG_SPIS_IRQ_EN": [[41, "udma-filter-5-reg-spis-irq-en"]], "UDMA_FILTER_5_REG_SPIS_RXCNT": [[41, "udma-filter-5-reg-spis-rxcnt"]], "UDMA_FILTER_5_REG_SPIS_TXCNT": [[41, "udma-filter-5-reg-spis-txcnt"]], "UDMA_FILTER_5_REG_SPIS_DMCNT": [[41, "udma-filter-5-reg-spis-dmcnt"]], "UDMA_FILTER_5_REG_SCIF_ETU": [[41, "udma-filter-5-reg-scif-etu"]], "UDMA_FILTER_5_REG_AU_CFG": [[41, "udma-filter-5-reg-au-cfg"]], "UDMA_FILTER_5_REG_AU_REG0": [[41, "udma-filter-5-reg-au-reg0"]], "UDMA_FILTER_5_REG_AU_REG1": [[41, "udma-filter-5-reg-au-reg1"]], "UDMA_FILTER_5_REG_BINCU_TH": [[41, "udma-filter-5-reg-bincu-th"]], "UDMA_FILTER_5_REG_BINCU_CNT": [[41, "udma-filter-5-reg-bincu-cnt"]], "UDMA_FILTER_5_REG_BINCU_SETUP": [[41, "udma-filter-5-reg-bincu-setup"]], "UDMA_FILTER_5_REG_BINCU_VAL": [[41, "udma-filter-5-reg-bincu-val"]], "UDMA_FILTER_5_REG_FILT": [[41, "udma-filter-5-reg-filt"]], "UDMA_FILTER_5_REG_FILT_CMD": [[41, "udma-filter-5-reg-filt-cmd"]], "UDMA_FILTER_5_REG_STATUS": [[41, "udma-filter-5-reg-status"]], "UDMA_FILTER_6": [[42, "udma-filter-6"]], "Register Listing for UDMA_FILTER_6": [[42, "register-listing-for-udma-filter-6"]], "UDMA_FILTER_6_REG_RX_SADDR": [[42, "udma-filter-6-reg-rx-saddr"]], "UDMA_FILTER_6_REG_RX_SIZE": [[42, "udma-filter-6-reg-rx-size"]], "UDMA_FILTER_6_REG_RX_CFG": [[42, "udma-filter-6-reg-rx-cfg"]], "UDMA_FILTER_6_REG_RX_INTCFG": [[42, "udma-filter-6-reg-rx-intcfg"]], "UDMA_FILTER_6_REG_TX_SADDR": [[42, "udma-filter-6-reg-tx-saddr"]], "UDMA_FILTER_6_REG_TX_SIZE": [[42, "udma-filter-6-reg-tx-size"]], "UDMA_FILTER_6_REG_TX_CFG": [[42, "udma-filter-6-reg-tx-cfg"]], "UDMA_FILTER_6_REG_TX_INTCFG": [[42, "udma-filter-6-reg-tx-intcfg"]], "UDMA_FILTER_6_REG_SPIS_SETUP": [[42, "udma-filter-6-reg-spis-setup"]], "UDMA_FILTER_6_REG_SEOT_CNT": [[42, "udma-filter-6-reg-seot-cnt"]], "UDMA_FILTER_6_REG_SPIS_IRQ_EN": [[42, "udma-filter-6-reg-spis-irq-en"]], "UDMA_FILTER_6_REG_SPIS_RXCNT": [[42, "udma-filter-6-reg-spis-rxcnt"]], "UDMA_FILTER_6_REG_SPIS_TXCNT": [[42, "udma-filter-6-reg-spis-txcnt"]], "UDMA_FILTER_6_REG_SPIS_DMCNT": [[42, "udma-filter-6-reg-spis-dmcnt"]], "UDMA_FILTER_6_REG_SCIF_ETU": [[42, "udma-filter-6-reg-scif-etu"]], "UDMA_FILTER_6_REG_AU_CFG": [[42, "udma-filter-6-reg-au-cfg"]], "UDMA_FILTER_6_REG_AU_REG0": [[42, "udma-filter-6-reg-au-reg0"]], "UDMA_FILTER_6_REG_AU_REG1": [[42, "udma-filter-6-reg-au-reg1"]], "UDMA_FILTER_6_REG_BINCU_TH": [[42, "udma-filter-6-reg-bincu-th"]], "UDMA_FILTER_6_REG_BINCU_CNT": [[42, "udma-filter-6-reg-bincu-cnt"]], "UDMA_FILTER_6_REG_BINCU_SETUP": [[42, "udma-filter-6-reg-bincu-setup"]], "UDMA_FILTER_6_REG_BINCU_VAL": [[42, "udma-filter-6-reg-bincu-val"]], "UDMA_FILTER_6_REG_FILT": [[42, "udma-filter-6-reg-filt"]], "UDMA_FILTER_6_REG_FILT_CMD": [[42, "udma-filter-6-reg-filt-cmd"]], "UDMA_FILTER_6_REG_STATUS": [[42, "udma-filter-6-reg-status"]], "UDMA_I2C_4": [[48, "udma-i2c-4"]], "Register Listing for UDMA_I2C_4": [[48, "register-listing-for-udma-i2c-4"]], "UDMA_I2C_4_REG_RX_SADDR": [[48, "udma-i2c-4-reg-rx-saddr"]], "UDMA_I2C_4_REG_RX_SIZE": [[48, "udma-i2c-4-reg-rx-size"]], "UDMA_I2C_4_REG_RX_CFG": [[48, "udma-i2c-4-reg-rx-cfg"]], "UDMA_I2C_4_REG_RX_INTCFG": [[48, "udma-i2c-4-reg-rx-intcfg"]], "UDMA_I2C_4_REG_TX_SADDR": [[48, "udma-i2c-4-reg-tx-saddr"]], "UDMA_I2C_4_REG_TX_SIZE": [[48, "udma-i2c-4-reg-tx-size"]], "UDMA_I2C_4_REG_TX_CFG": [[48, "udma-i2c-4-reg-tx-cfg"]], "UDMA_I2C_4_REG_TX_INTCFG": [[48, "udma-i2c-4-reg-tx-intcfg"]], "UDMA_I2C_4_REG_SPIS_SETUP": [[48, "udma-i2c-4-reg-spis-setup"]], "UDMA_I2C_4_REG_SEOT_CNT": [[48, "udma-i2c-4-reg-seot-cnt"]], "UDMA_I2C_4_REG_SPIS_IRQ_EN": [[48, "udma-i2c-4-reg-spis-irq-en"]], "UDMA_I2C_4_REG_SPIS_RXCNT": [[48, "udma-i2c-4-reg-spis-rxcnt"]], "UDMA_I2C_4_REG_SPIS_TXCNT": [[48, "udma-i2c-4-reg-spis-txcnt"]], "UDMA_I2C_4_REG_SPIS_DMCNT": [[48, "udma-i2c-4-reg-spis-dmcnt"]], "UDMA_I2C_4_REG_SCIF_ETU": [[48, "udma-i2c-4-reg-scif-etu"]], "UDMA_I2C_4_REG_AU_CFG": [[48, "udma-i2c-4-reg-au-cfg"]], "UDMA_I2C_4_REG_AU_REG0": [[48, "udma-i2c-4-reg-au-reg0"]], "UDMA_I2C_4_REG_AU_REG1": [[48, "udma-i2c-4-reg-au-reg1"]], "UDMA_I2C_4_REG_BINCU_TH": [[48, "udma-i2c-4-reg-bincu-th"]], "UDMA_I2C_4_REG_BINCU_CNT": [[48, "udma-i2c-4-reg-bincu-cnt"]], "UDMA_I2C_4_REG_BINCU_SETUP": [[48, "udma-i2c-4-reg-bincu-setup"]], "UDMA_I2C_4_REG_BINCU_VAL": [[48, "udma-i2c-4-reg-bincu-val"]], "UDMA_I2C_4_REG_FILT": [[48, "udma-i2c-4-reg-filt"]], "UDMA_I2C_4_REG_FILT_CMD": [[48, "udma-i2c-4-reg-filt-cmd"]], "UDMA_I2C_4_REG_STATUS": [[48, "udma-i2c-4-reg-status"]], "UDMA_I2C_5": [[49, "udma-i2c-5"]], "Register Listing for UDMA_I2C_5": [[49, "register-listing-for-udma-i2c-5"]], "UDMA_I2C_5_REG_RX_SADDR": [[49, "udma-i2c-5-reg-rx-saddr"]], "UDMA_I2C_5_REG_RX_SIZE": [[49, "udma-i2c-5-reg-rx-size"]], "UDMA_I2C_5_REG_RX_CFG": [[49, "udma-i2c-5-reg-rx-cfg"]], "UDMA_I2C_5_REG_RX_INTCFG": [[49, "udma-i2c-5-reg-rx-intcfg"]], "UDMA_I2C_5_REG_TX_SADDR": [[49, "udma-i2c-5-reg-tx-saddr"]], "UDMA_I2C_5_REG_TX_SIZE": [[49, "udma-i2c-5-reg-tx-size"]], "UDMA_I2C_5_REG_TX_CFG": [[49, "udma-i2c-5-reg-tx-cfg"]], "UDMA_I2C_5_REG_TX_INTCFG": [[49, "udma-i2c-5-reg-tx-intcfg"]], "UDMA_I2C_5_REG_SPIS_SETUP": [[49, "udma-i2c-5-reg-spis-setup"]], "UDMA_I2C_5_REG_SEOT_CNT": [[49, "udma-i2c-5-reg-seot-cnt"]], "UDMA_I2C_5_REG_SPIS_IRQ_EN": [[49, "udma-i2c-5-reg-spis-irq-en"]], "UDMA_I2C_5_REG_SPIS_RXCNT": [[49, "udma-i2c-5-reg-spis-rxcnt"]], "UDMA_I2C_5_REG_SPIS_TXCNT": [[49, "udma-i2c-5-reg-spis-txcnt"]], "UDMA_I2C_5_REG_SPIS_DMCNT": [[49, "udma-i2c-5-reg-spis-dmcnt"]], "UDMA_I2C_5_REG_SCIF_ETU": [[49, "udma-i2c-5-reg-scif-etu"]], "UDMA_I2C_5_REG_AU_CFG": [[49, "udma-i2c-5-reg-au-cfg"]], "UDMA_I2C_5_REG_AU_REG0": [[49, "udma-i2c-5-reg-au-reg0"]], "UDMA_I2C_5_REG_AU_REG1": [[49, "udma-i2c-5-reg-au-reg1"]], "UDMA_I2C_5_REG_BINCU_TH": [[49, "udma-i2c-5-reg-bincu-th"]], "UDMA_I2C_5_REG_BINCU_CNT": [[49, "udma-i2c-5-reg-bincu-cnt"]], "UDMA_I2C_5_REG_BINCU_SETUP": [[49, "udma-i2c-5-reg-bincu-setup"]], "UDMA_I2C_5_REG_BINCU_VAL": [[49, "udma-i2c-5-reg-bincu-val"]], "UDMA_I2C_5_REG_FILT": [[49, "udma-i2c-5-reg-filt"]], "UDMA_I2C_5_REG_FILT_CMD": [[49, "udma-i2c-5-reg-filt-cmd"]], "UDMA_I2C_5_REG_STATUS": [[49, "udma-i2c-5-reg-status"]], "UDMA_I2C_6": [[50, "udma-i2c-6"]], "Register Listing for UDMA_I2C_6": [[50, "register-listing-for-udma-i2c-6"]], "UDMA_I2C_6_REG_RX_SADDR": [[50, "udma-i2c-6-reg-rx-saddr"]], "UDMA_I2C_6_REG_RX_SIZE": [[50, "udma-i2c-6-reg-rx-size"]], "UDMA_I2C_6_REG_RX_CFG": [[50, "udma-i2c-6-reg-rx-cfg"]], "UDMA_I2C_6_REG_RX_INTCFG": [[50, "udma-i2c-6-reg-rx-intcfg"]], "UDMA_I2C_6_REG_TX_SADDR": [[50, "udma-i2c-6-reg-tx-saddr"]], "UDMA_I2C_6_REG_TX_SIZE": [[50, "udma-i2c-6-reg-tx-size"]], "UDMA_I2C_6_REG_TX_CFG": [[50, "udma-i2c-6-reg-tx-cfg"]], "UDMA_I2C_6_REG_TX_INTCFG": [[50, "udma-i2c-6-reg-tx-intcfg"]], "UDMA_I2C_6_REG_SPIS_SETUP": [[50, "udma-i2c-6-reg-spis-setup"]], "UDMA_I2C_6_REG_SEOT_CNT": [[50, "udma-i2c-6-reg-seot-cnt"]], "UDMA_I2C_6_REG_SPIS_IRQ_EN": [[50, "udma-i2c-6-reg-spis-irq-en"]], "UDMA_I2C_6_REG_SPIS_RXCNT": [[50, "udma-i2c-6-reg-spis-rxcnt"]], "UDMA_I2C_6_REG_SPIS_TXCNT": [[50, "udma-i2c-6-reg-spis-txcnt"]], "UDMA_I2C_6_REG_SPIS_DMCNT": [[50, "udma-i2c-6-reg-spis-dmcnt"]], "UDMA_I2C_6_REG_SCIF_ETU": [[50, "udma-i2c-6-reg-scif-etu"]], "UDMA_I2C_6_REG_AU_CFG": [[50, "udma-i2c-6-reg-au-cfg"]], "UDMA_I2C_6_REG_AU_REG0": [[50, "udma-i2c-6-reg-au-reg0"]], "UDMA_I2C_6_REG_AU_REG1": [[50, "udma-i2c-6-reg-au-reg1"]], "UDMA_I2C_6_REG_BINCU_TH": [[50, "udma-i2c-6-reg-bincu-th"]], "UDMA_I2C_6_REG_BINCU_CNT": [[50, "udma-i2c-6-reg-bincu-cnt"]], "UDMA_I2C_6_REG_BINCU_SETUP": [[50, "udma-i2c-6-reg-bincu-setup"]], "UDMA_I2C_6_REG_BINCU_VAL": [[50, "udma-i2c-6-reg-bincu-val"]], "UDMA_I2C_6_REG_FILT": [[50, "udma-i2c-6-reg-filt"]], "UDMA_I2C_6_REG_FILT_CMD": [[50, "udma-i2c-6-reg-filt-cmd"]], "UDMA_I2C_6_REG_STATUS": [[50, "udma-i2c-6-reg-status"]], "UDMA_I2S_0": [[52, "udma-i2s-0"]], "Register Listing for UDMA_I2S_0": [[52, "register-listing-for-udma-i2s-0"]], "UDMA_I2S_0_REG_RX_SADDR": [[52, "udma-i2s-0-reg-rx-saddr"]], "UDMA_I2S_0_REG_RX_SIZE": [[52, "udma-i2s-0-reg-rx-size"]], "UDMA_I2S_0_REG_RX_CFG": [[52, "udma-i2s-0-reg-rx-cfg"]], "UDMA_I2S_0_REG_RX_INTCFG": [[52, "udma-i2s-0-reg-rx-intcfg"]], "UDMA_I2S_0_REG_TX_SADDR": [[52, "udma-i2s-0-reg-tx-saddr"]], "UDMA_I2S_0_REG_TX_SIZE": [[52, "udma-i2s-0-reg-tx-size"]], "UDMA_I2S_0_REG_TX_CFG": [[52, "udma-i2s-0-reg-tx-cfg"]], "UDMA_I2S_0_REG_TX_INTCFG": [[52, "udma-i2s-0-reg-tx-intcfg"]], "UDMA_I2S_0_REG_SPIS_SETUP": [[52, "udma-i2s-0-reg-spis-setup"]], "UDMA_I2S_0_REG_SEOT_CNT": [[52, "udma-i2s-0-reg-seot-cnt"]], "UDMA_I2S_0_REG_SPIS_IRQ_EN": [[52, "udma-i2s-0-reg-spis-irq-en"]], "UDMA_I2S_0_REG_SPIS_RXCNT": [[52, "udma-i2s-0-reg-spis-rxcnt"]], "UDMA_I2S_0_REG_SPIS_TXCNT": [[52, "udma-i2s-0-reg-spis-txcnt"]], "UDMA_I2S_0_REG_SPIS_DMCNT": [[52, "udma-i2s-0-reg-spis-dmcnt"]], "UDMA_I2S_0_REG_SCIF_ETU": [[52, "udma-i2s-0-reg-scif-etu"]], "UDMA_I2S_0_REG_AU_CFG": [[52, "udma-i2s-0-reg-au-cfg"]], "UDMA_I2S_0_REG_AU_REG0": [[52, "udma-i2s-0-reg-au-reg0"]], "UDMA_I2S_0_REG_AU_REG1": [[52, "udma-i2s-0-reg-au-reg1"]], "UDMA_I2S_0_REG_BINCU_TH": [[52, "udma-i2s-0-reg-bincu-th"]], "UDMA_I2S_0_REG_BINCU_CNT": [[52, "udma-i2s-0-reg-bincu-cnt"]], "UDMA_I2S_0_REG_BINCU_SETUP": [[52, "udma-i2s-0-reg-bincu-setup"]], "UDMA_I2S_0_REG_BINCU_VAL": [[52, "udma-i2s-0-reg-bincu-val"]], "UDMA_I2S_0_REG_FILT": [[52, "udma-i2s-0-reg-filt"]], "UDMA_I2S_0_REG_FILT_CMD": [[52, "udma-i2s-0-reg-filt-cmd"]], "UDMA_I2S_0_REG_STATUS": [[52, "udma-i2s-0-reg-status"]], "UDMA_I2S_1": [[53, "udma-i2s-1"]], "Register Listing for UDMA_I2S_1": [[53, "register-listing-for-udma-i2s-1"]], "UDMA_I2S_1_REG_RX_SADDR": [[53, "udma-i2s-1-reg-rx-saddr"]], "UDMA_I2S_1_REG_RX_SIZE": [[53, "udma-i2s-1-reg-rx-size"]], "UDMA_I2S_1_REG_RX_CFG": [[53, "udma-i2s-1-reg-rx-cfg"]], "UDMA_I2S_1_REG_RX_INTCFG": [[53, "udma-i2s-1-reg-rx-intcfg"]], "UDMA_I2S_1_REG_TX_SADDR": [[53, "udma-i2s-1-reg-tx-saddr"]], "UDMA_I2S_1_REG_TX_SIZE": [[53, "udma-i2s-1-reg-tx-size"]], "UDMA_I2S_1_REG_TX_CFG": [[53, "udma-i2s-1-reg-tx-cfg"]], "UDMA_I2S_1_REG_TX_INTCFG": [[53, "udma-i2s-1-reg-tx-intcfg"]], "UDMA_I2S_1_REG_SPIS_SETUP": [[53, "udma-i2s-1-reg-spis-setup"]], "UDMA_I2S_1_REG_SEOT_CNT": [[53, "udma-i2s-1-reg-seot-cnt"]], "UDMA_I2S_1_REG_SPIS_IRQ_EN": [[53, "udma-i2s-1-reg-spis-irq-en"]], "UDMA_I2S_1_REG_SPIS_RXCNT": [[53, "udma-i2s-1-reg-spis-rxcnt"]], "UDMA_I2S_1_REG_SPIS_TXCNT": [[53, "udma-i2s-1-reg-spis-txcnt"]], "UDMA_I2S_1_REG_SPIS_DMCNT": [[53, "udma-i2s-1-reg-spis-dmcnt"]], "UDMA_I2S_1_REG_SCIF_ETU": [[53, "udma-i2s-1-reg-scif-etu"]], "UDMA_I2S_1_REG_AU_CFG": [[53, "udma-i2s-1-reg-au-cfg"]], "UDMA_I2S_1_REG_AU_REG0": [[53, "udma-i2s-1-reg-au-reg0"]], "UDMA_I2S_1_REG_AU_REG1": [[53, "udma-i2s-1-reg-au-reg1"]], "UDMA_I2S_1_REG_BINCU_TH": [[53, "udma-i2s-1-reg-bincu-th"]], "UDMA_I2S_1_REG_BINCU_CNT": [[53, "udma-i2s-1-reg-bincu-cnt"]], "UDMA_I2S_1_REG_BINCU_SETUP": [[53, "udma-i2s-1-reg-bincu-setup"]], "UDMA_I2S_1_REG_BINCU_VAL": [[53, "udma-i2s-1-reg-bincu-val"]], "UDMA_I2S_1_REG_FILT": [[53, "udma-i2s-1-reg-filt"]], "UDMA_I2S_1_REG_FILT_CMD": [[53, "udma-i2s-1-reg-filt-cmd"]], "UDMA_I2S_1_REG_STATUS": [[53, "udma-i2s-1-reg-status"]], "UDMA_I2S_2": [[54, "udma-i2s-2"]], "Register Listing for UDMA_I2S_2": [[54, "register-listing-for-udma-i2s-2"]], "UDMA_I2S_2_REG_RX_SADDR": [[54, "udma-i2s-2-reg-rx-saddr"]], "UDMA_I2S_2_REG_RX_SIZE": [[54, "udma-i2s-2-reg-rx-size"]], "UDMA_I2S_2_REG_RX_CFG": [[54, "udma-i2s-2-reg-rx-cfg"]], "UDMA_I2S_2_REG_RX_INTCFG": [[54, "udma-i2s-2-reg-rx-intcfg"]], "UDMA_I2S_2_REG_TX_SADDR": [[54, "udma-i2s-2-reg-tx-saddr"]], "UDMA_I2S_2_REG_TX_SIZE": [[54, "udma-i2s-2-reg-tx-size"]], "UDMA_I2S_2_REG_TX_CFG": [[54, "udma-i2s-2-reg-tx-cfg"]], "UDMA_I2S_2_REG_TX_INTCFG": [[54, "udma-i2s-2-reg-tx-intcfg"]], "UDMA_I2S_2_REG_SPIS_SETUP": [[54, "udma-i2s-2-reg-spis-setup"]], "UDMA_I2S_2_REG_SEOT_CNT": [[54, "udma-i2s-2-reg-seot-cnt"]], "UDMA_I2S_2_REG_SPIS_IRQ_EN": [[54, "udma-i2s-2-reg-spis-irq-en"]], "UDMA_I2S_2_REG_SPIS_RXCNT": [[54, "udma-i2s-2-reg-spis-rxcnt"]], "UDMA_I2S_2_REG_SPIS_TXCNT": [[54, "udma-i2s-2-reg-spis-txcnt"]], "UDMA_I2S_2_REG_SPIS_DMCNT": [[54, "udma-i2s-2-reg-spis-dmcnt"]], "UDMA_I2S_2_REG_SCIF_ETU": [[54, "udma-i2s-2-reg-scif-etu"]], "UDMA_I2S_2_REG_AU_CFG": [[54, "udma-i2s-2-reg-au-cfg"]], "UDMA_I2S_2_REG_AU_REG0": [[54, "udma-i2s-2-reg-au-reg0"]], "UDMA_I2S_2_REG_AU_REG1": [[54, "udma-i2s-2-reg-au-reg1"]], "UDMA_I2S_2_REG_BINCU_TH": [[54, "udma-i2s-2-reg-bincu-th"]], "UDMA_I2S_2_REG_BINCU_CNT": [[54, "udma-i2s-2-reg-bincu-cnt"]], "UDMA_I2S_2_REG_BINCU_SETUP": [[54, "udma-i2s-2-reg-bincu-setup"]], "UDMA_I2S_2_REG_BINCU_VAL": [[54, "udma-i2s-2-reg-bincu-val"]], "UDMA_I2S_2_REG_FILT": [[54, "udma-i2s-2-reg-filt"]], "UDMA_I2S_2_REG_FILT_CMD": [[54, "udma-i2s-2-reg-filt-cmd"]], "UDMA_I2S_2_REG_STATUS": [[54, "udma-i2s-2-reg-status"]], "UDMA_I2S_3": [[55, "udma-i2s-3"]], "Register Listing for UDMA_I2S_3": [[55, "register-listing-for-udma-i2s-3"]], "UDMA_I2S_3_REG_RX_SADDR": [[55, "udma-i2s-3-reg-rx-saddr"]], "UDMA_I2S_3_REG_RX_SIZE": [[55, "udma-i2s-3-reg-rx-size"]], "UDMA_I2S_3_REG_RX_CFG": [[55, "udma-i2s-3-reg-rx-cfg"]], "UDMA_I2S_3_REG_RX_INTCFG": [[55, "udma-i2s-3-reg-rx-intcfg"]], "UDMA_I2S_3_REG_TX_SADDR": [[55, "udma-i2s-3-reg-tx-saddr"]], "UDMA_I2S_3_REG_TX_SIZE": [[55, "udma-i2s-3-reg-tx-size"]], "UDMA_I2S_3_REG_TX_CFG": [[55, "udma-i2s-3-reg-tx-cfg"]], "UDMA_I2S_3_REG_TX_INTCFG": [[55, "udma-i2s-3-reg-tx-intcfg"]], "UDMA_I2S_3_REG_SPIS_SETUP": [[55, "udma-i2s-3-reg-spis-setup"]], "UDMA_I2S_3_REG_SEOT_CNT": [[55, "udma-i2s-3-reg-seot-cnt"]], "UDMA_I2S_3_REG_SPIS_IRQ_EN": [[55, "udma-i2s-3-reg-spis-irq-en"]], "UDMA_I2S_3_REG_SPIS_RXCNT": [[55, "udma-i2s-3-reg-spis-rxcnt"]], "UDMA_I2S_3_REG_SPIS_TXCNT": [[55, "udma-i2s-3-reg-spis-txcnt"]], "UDMA_I2S_3_REG_SPIS_DMCNT": [[55, "udma-i2s-3-reg-spis-dmcnt"]], "UDMA_I2S_3_REG_SCIF_ETU": [[55, "udma-i2s-3-reg-scif-etu"]], "UDMA_I2S_3_REG_AU_CFG": [[55, "udma-i2s-3-reg-au-cfg"]], "UDMA_I2S_3_REG_AU_REG0": [[55, "udma-i2s-3-reg-au-reg0"]], "UDMA_I2S_3_REG_AU_REG1": [[55, "udma-i2s-3-reg-au-reg1"]], "UDMA_I2S_3_REG_BINCU_TH": [[55, "udma-i2s-3-reg-bincu-th"]], "UDMA_I2S_3_REG_BINCU_CNT": [[55, "udma-i2s-3-reg-bincu-cnt"]], "UDMA_I2S_3_REG_BINCU_SETUP": [[55, "udma-i2s-3-reg-bincu-setup"]], "UDMA_I2S_3_REG_BINCU_VAL": [[55, "udma-i2s-3-reg-bincu-val"]], "UDMA_I2S_3_REG_FILT": [[55, "udma-i2s-3-reg-filt"]], "UDMA_I2S_3_REG_FILT_CMD": [[55, "udma-i2s-3-reg-filt-cmd"]], "UDMA_I2S_3_REG_STATUS": [[55, "udma-i2s-3-reg-status"]], "UDMA_I2S_4": [[56, "udma-i2s-4"]], "Register Listing for UDMA_I2S_4": [[56, "register-listing-for-udma-i2s-4"]], "UDMA_I2S_4_REG_RX_SADDR": [[56, "udma-i2s-4-reg-rx-saddr"]], "UDMA_I2S_4_REG_RX_SIZE": [[56, "udma-i2s-4-reg-rx-size"]], "UDMA_I2S_4_REG_RX_CFG": [[56, "udma-i2s-4-reg-rx-cfg"]], "UDMA_I2S_4_REG_RX_INTCFG": [[56, "udma-i2s-4-reg-rx-intcfg"]], "UDMA_I2S_4_REG_TX_SADDR": [[56, "udma-i2s-4-reg-tx-saddr"]], "UDMA_I2S_4_REG_TX_SIZE": [[56, "udma-i2s-4-reg-tx-size"]], "UDMA_I2S_4_REG_TX_CFG": [[56, "udma-i2s-4-reg-tx-cfg"]], "UDMA_I2S_4_REG_TX_INTCFG": [[56, "udma-i2s-4-reg-tx-intcfg"]], "UDMA_I2S_4_REG_SPIS_SETUP": [[56, "udma-i2s-4-reg-spis-setup"]], "UDMA_I2S_4_REG_SEOT_CNT": [[56, "udma-i2s-4-reg-seot-cnt"]], "UDMA_I2S_4_REG_SPIS_IRQ_EN": [[56, "udma-i2s-4-reg-spis-irq-en"]], "UDMA_I2S_4_REG_SPIS_RXCNT": [[56, "udma-i2s-4-reg-spis-rxcnt"]], "UDMA_I2S_4_REG_SPIS_TXCNT": [[56, "udma-i2s-4-reg-spis-txcnt"]], "UDMA_I2S_4_REG_SPIS_DMCNT": [[56, "udma-i2s-4-reg-spis-dmcnt"]], "UDMA_I2S_4_REG_SCIF_ETU": [[56, "udma-i2s-4-reg-scif-etu"]], "UDMA_I2S_4_REG_AU_CFG": [[56, "udma-i2s-4-reg-au-cfg"]], "UDMA_I2S_4_REG_AU_REG0": [[56, "udma-i2s-4-reg-au-reg0"]], "UDMA_I2S_4_REG_AU_REG1": [[56, "udma-i2s-4-reg-au-reg1"]], "UDMA_I2S_4_REG_BINCU_TH": [[56, "udma-i2s-4-reg-bincu-th"]], "UDMA_I2S_4_REG_BINCU_CNT": [[56, "udma-i2s-4-reg-bincu-cnt"]], "UDMA_I2S_4_REG_BINCU_SETUP": [[56, "udma-i2s-4-reg-bincu-setup"]], "UDMA_I2S_4_REG_BINCU_VAL": [[56, "udma-i2s-4-reg-bincu-val"]], "UDMA_I2S_4_REG_FILT": [[56, "udma-i2s-4-reg-filt"]], "UDMA_I2S_4_REG_FILT_CMD": [[56, "udma-i2s-4-reg-filt-cmd"]], "UDMA_I2S_4_REG_STATUS": [[56, "udma-i2s-4-reg-status"]], "UDMA_I2S_5": [[57, "udma-i2s-5"]], "Register Listing for UDMA_I2S_5": [[57, "register-listing-for-udma-i2s-5"]], "UDMA_I2S_5_REG_RX_SADDR": [[57, "udma-i2s-5-reg-rx-saddr"]], "UDMA_I2S_5_REG_RX_SIZE": [[57, "udma-i2s-5-reg-rx-size"]], "UDMA_I2S_5_REG_RX_CFG": [[57, "udma-i2s-5-reg-rx-cfg"]], "UDMA_I2S_5_REG_RX_INTCFG": [[57, "udma-i2s-5-reg-rx-intcfg"]], "UDMA_I2S_5_REG_TX_SADDR": [[57, "udma-i2s-5-reg-tx-saddr"]], "UDMA_I2S_5_REG_TX_SIZE": [[57, "udma-i2s-5-reg-tx-size"]], "UDMA_I2S_5_REG_TX_CFG": [[57, "udma-i2s-5-reg-tx-cfg"]], "UDMA_I2S_5_REG_TX_INTCFG": [[57, "udma-i2s-5-reg-tx-intcfg"]], "UDMA_I2S_5_REG_SPIS_SETUP": [[57, "udma-i2s-5-reg-spis-setup"]], "UDMA_I2S_5_REG_SEOT_CNT": [[57, "udma-i2s-5-reg-seot-cnt"]], "UDMA_I2S_5_REG_SPIS_IRQ_EN": [[57, "udma-i2s-5-reg-spis-irq-en"]], "UDMA_I2S_5_REG_SPIS_RXCNT": [[57, "udma-i2s-5-reg-spis-rxcnt"]], "UDMA_I2S_5_REG_SPIS_TXCNT": [[57, "udma-i2s-5-reg-spis-txcnt"]], "UDMA_I2S_5_REG_SPIS_DMCNT": [[57, "udma-i2s-5-reg-spis-dmcnt"]], "UDMA_I2S_5_REG_SCIF_ETU": [[57, "udma-i2s-5-reg-scif-etu"]], "UDMA_I2S_5_REG_AU_CFG": [[57, "udma-i2s-5-reg-au-cfg"]], "UDMA_I2S_5_REG_AU_REG0": [[57, "udma-i2s-5-reg-au-reg0"]], "UDMA_I2S_5_REG_AU_REG1": [[57, "udma-i2s-5-reg-au-reg1"]], "UDMA_I2S_5_REG_BINCU_TH": [[57, "udma-i2s-5-reg-bincu-th"]], "UDMA_I2S_5_REG_BINCU_CNT": [[57, "udma-i2s-5-reg-bincu-cnt"]], "UDMA_I2S_5_REG_BINCU_SETUP": [[57, "udma-i2s-5-reg-bincu-setup"]], "UDMA_I2S_5_REG_BINCU_VAL": [[57, "udma-i2s-5-reg-bincu-val"]], "UDMA_I2S_5_REG_FILT": [[57, "udma-i2s-5-reg-filt"]], "UDMA_I2S_5_REG_FILT_CMD": [[57, "udma-i2s-5-reg-filt-cmd"]], "UDMA_I2S_5_REG_STATUS": [[57, "udma-i2s-5-reg-status"]], "UDMA_I2S_6": [[58, "udma-i2s-6"]], "Register Listing for UDMA_I2S_6": [[58, "register-listing-for-udma-i2s-6"]], "UDMA_I2S_6_REG_RX_SADDR": [[58, "udma-i2s-6-reg-rx-saddr"]], "UDMA_I2S_6_REG_RX_SIZE": [[58, "udma-i2s-6-reg-rx-size"]], "UDMA_I2S_6_REG_RX_CFG": [[58, "udma-i2s-6-reg-rx-cfg"]], "UDMA_I2S_6_REG_RX_INTCFG": [[58, "udma-i2s-6-reg-rx-intcfg"]], "UDMA_I2S_6_REG_TX_SADDR": [[58, "udma-i2s-6-reg-tx-saddr"]], "UDMA_I2S_6_REG_TX_SIZE": [[58, "udma-i2s-6-reg-tx-size"]], "UDMA_I2S_6_REG_TX_CFG": [[58, "udma-i2s-6-reg-tx-cfg"]], "UDMA_I2S_6_REG_TX_INTCFG": [[58, "udma-i2s-6-reg-tx-intcfg"]], "UDMA_I2S_6_REG_SPIS_SETUP": [[58, "udma-i2s-6-reg-spis-setup"]], "UDMA_I2S_6_REG_SEOT_CNT": [[58, "udma-i2s-6-reg-seot-cnt"]], "UDMA_I2S_6_REG_SPIS_IRQ_EN": [[58, "udma-i2s-6-reg-spis-irq-en"]], "UDMA_I2S_6_REG_SPIS_RXCNT": [[58, "udma-i2s-6-reg-spis-rxcnt"]], "UDMA_I2S_6_REG_SPIS_TXCNT": [[58, "udma-i2s-6-reg-spis-txcnt"]], "UDMA_I2S_6_REG_SPIS_DMCNT": [[58, "udma-i2s-6-reg-spis-dmcnt"]], "UDMA_I2S_6_REG_SCIF_ETU": [[58, "udma-i2s-6-reg-scif-etu"]], "UDMA_I2S_6_REG_AU_CFG": [[58, "udma-i2s-6-reg-au-cfg"]], "UDMA_I2S_6_REG_AU_REG0": [[58, "udma-i2s-6-reg-au-reg0"]], "UDMA_I2S_6_REG_AU_REG1": [[58, "udma-i2s-6-reg-au-reg1"]], "UDMA_I2S_6_REG_BINCU_TH": [[58, "udma-i2s-6-reg-bincu-th"]], "UDMA_I2S_6_REG_BINCU_CNT": [[58, "udma-i2s-6-reg-bincu-cnt"]], "UDMA_I2S_6_REG_BINCU_SETUP": [[58, "udma-i2s-6-reg-bincu-setup"]], "UDMA_I2S_6_REG_BINCU_VAL": [[58, "udma-i2s-6-reg-bincu-val"]], "UDMA_I2S_6_REG_FILT": [[58, "udma-i2s-6-reg-filt"]], "UDMA_I2S_6_REG_FILT_CMD": [[58, "udma-i2s-6-reg-filt-cmd"]], "UDMA_I2S_6_REG_STATUS": [[58, "udma-i2s-6-reg-status"]], "UDMA_SCIF_0": [[60, "udma-scif-0"]], "Register Listing for UDMA_SCIF_0": [[60, "register-listing-for-udma-scif-0"]], "UDMA_SCIF_0_REG_RX_SADDR": [[60, "udma-scif-0-reg-rx-saddr"]], "UDMA_SCIF_0_REG_RX_SIZE": [[60, "udma-scif-0-reg-rx-size"]], "UDMA_SCIF_0_REG_RX_CFG": [[60, "udma-scif-0-reg-rx-cfg"]], "UDMA_SCIF_0_REG_RX_INTCFG": [[60, "udma-scif-0-reg-rx-intcfg"]], "UDMA_SCIF_0_REG_TX_SADDR": [[60, "udma-scif-0-reg-tx-saddr"]], "UDMA_SCIF_0_REG_TX_SIZE": [[60, "udma-scif-0-reg-tx-size"]], "UDMA_SCIF_0_REG_TX_CFG": [[60, "udma-scif-0-reg-tx-cfg"]], "UDMA_SCIF_0_REG_TX_INTCFG": [[60, "udma-scif-0-reg-tx-intcfg"]], "UDMA_SCIF_0_REG_SPIS_SETUP": [[60, "udma-scif-0-reg-spis-setup"]], "UDMA_SCIF_0_REG_SEOT_CNT": [[60, "udma-scif-0-reg-seot-cnt"]], "UDMA_SCIF_0_REG_SPIS_IRQ_EN": [[60, "udma-scif-0-reg-spis-irq-en"]], "UDMA_SCIF_0_REG_SPIS_RXCNT": [[60, "udma-scif-0-reg-spis-rxcnt"]], "UDMA_SCIF_0_REG_SPIS_TXCNT": [[60, "udma-scif-0-reg-spis-txcnt"]], "UDMA_SCIF_0_REG_SPIS_DMCNT": [[60, "udma-scif-0-reg-spis-dmcnt"]], "UDMA_SCIF_0_REG_SCIF_ETU": [[60, "udma-scif-0-reg-scif-etu"]], "UDMA_SCIF_0_REG_AU_CFG": [[60, "udma-scif-0-reg-au-cfg"]], "UDMA_SCIF_0_REG_AU_REG0": [[60, "udma-scif-0-reg-au-reg0"]], "UDMA_SCIF_0_REG_AU_REG1": [[60, "udma-scif-0-reg-au-reg1"]], "UDMA_SCIF_0_REG_BINCU_TH": [[60, "udma-scif-0-reg-bincu-th"]], "UDMA_SCIF_0_REG_BINCU_CNT": [[60, "udma-scif-0-reg-bincu-cnt"]], "UDMA_SCIF_0_REG_BINCU_SETUP": [[60, "udma-scif-0-reg-bincu-setup"]], "UDMA_SCIF_0_REG_BINCU_VAL": [[60, "udma-scif-0-reg-bincu-val"]], "UDMA_SCIF_0_REG_FILT": [[60, "udma-scif-0-reg-filt"]], "UDMA_SCIF_0_REG_FILT_CMD": [[60, "udma-scif-0-reg-filt-cmd"]], "UDMA_SCIF_0_REG_STATUS": [[60, "udma-scif-0-reg-status"]], "UDMA_SCIF_1": [[61, "udma-scif-1"]], "Register Listing for UDMA_SCIF_1": [[61, "register-listing-for-udma-scif-1"]], "UDMA_SCIF_1_REG_RX_SADDR": [[61, "udma-scif-1-reg-rx-saddr"]], "UDMA_SCIF_1_REG_RX_SIZE": [[61, "udma-scif-1-reg-rx-size"]], "UDMA_SCIF_1_REG_RX_CFG": [[61, "udma-scif-1-reg-rx-cfg"]], "UDMA_SCIF_1_REG_RX_INTCFG": [[61, "udma-scif-1-reg-rx-intcfg"]], "UDMA_SCIF_1_REG_TX_SADDR": [[61, "udma-scif-1-reg-tx-saddr"]], "UDMA_SCIF_1_REG_TX_SIZE": [[61, "udma-scif-1-reg-tx-size"]], "UDMA_SCIF_1_REG_TX_CFG": [[61, "udma-scif-1-reg-tx-cfg"]], "UDMA_SCIF_1_REG_TX_INTCFG": [[61, "udma-scif-1-reg-tx-intcfg"]], "UDMA_SCIF_1_REG_SPIS_SETUP": [[61, "udma-scif-1-reg-spis-setup"]], "UDMA_SCIF_1_REG_SEOT_CNT": [[61, "udma-scif-1-reg-seot-cnt"]], "UDMA_SCIF_1_REG_SPIS_IRQ_EN": [[61, "udma-scif-1-reg-spis-irq-en"]], "UDMA_SCIF_1_REG_SPIS_RXCNT": [[61, "udma-scif-1-reg-spis-rxcnt"]], "UDMA_SCIF_1_REG_SPIS_TXCNT": [[61, "udma-scif-1-reg-spis-txcnt"]], "UDMA_SCIF_1_REG_SPIS_DMCNT": [[61, "udma-scif-1-reg-spis-dmcnt"]], "UDMA_SCIF_1_REG_SCIF_ETU": [[61, "udma-scif-1-reg-scif-etu"]], "UDMA_SCIF_1_REG_AU_CFG": [[61, "udma-scif-1-reg-au-cfg"]], "UDMA_SCIF_1_REG_AU_REG0": [[61, "udma-scif-1-reg-au-reg0"]], "UDMA_SCIF_1_REG_AU_REG1": [[61, "udma-scif-1-reg-au-reg1"]], "UDMA_SCIF_1_REG_BINCU_TH": [[61, "udma-scif-1-reg-bincu-th"]], "UDMA_SCIF_1_REG_BINCU_CNT": [[61, "udma-scif-1-reg-bincu-cnt"]], "UDMA_SCIF_1_REG_BINCU_SETUP": [[61, "udma-scif-1-reg-bincu-setup"]], "UDMA_SCIF_1_REG_BINCU_VAL": [[61, "udma-scif-1-reg-bincu-val"]], "UDMA_SCIF_1_REG_FILT": [[61, "udma-scif-1-reg-filt"]], "UDMA_SCIF_1_REG_FILT_CMD": [[61, "udma-scif-1-reg-filt-cmd"]], "UDMA_SCIF_1_REG_STATUS": [[61, "udma-scif-1-reg-status"]], "UDMA_SCIF_2": [[62, "udma-scif-2"]], "Register Listing for UDMA_SCIF_2": [[62, "register-listing-for-udma-scif-2"]], "UDMA_SCIF_2_REG_RX_SADDR": [[62, "udma-scif-2-reg-rx-saddr"]], "UDMA_SCIF_2_REG_RX_SIZE": [[62, "udma-scif-2-reg-rx-size"]], "UDMA_SCIF_2_REG_RX_CFG": [[62, "udma-scif-2-reg-rx-cfg"]], "UDMA_SCIF_2_REG_RX_INTCFG": [[62, "udma-scif-2-reg-rx-intcfg"]], "UDMA_SCIF_2_REG_TX_SADDR": [[62, "udma-scif-2-reg-tx-saddr"]], "UDMA_SCIF_2_REG_TX_SIZE": [[62, "udma-scif-2-reg-tx-size"]], "UDMA_SCIF_2_REG_TX_CFG": [[62, "udma-scif-2-reg-tx-cfg"]], "UDMA_SCIF_2_REG_TX_INTCFG": [[62, "udma-scif-2-reg-tx-intcfg"]], "UDMA_SCIF_2_REG_SPIS_SETUP": [[62, "udma-scif-2-reg-spis-setup"]], "UDMA_SCIF_2_REG_SEOT_CNT": [[62, "udma-scif-2-reg-seot-cnt"]], "UDMA_SCIF_2_REG_SPIS_IRQ_EN": [[62, "udma-scif-2-reg-spis-irq-en"]], "UDMA_SCIF_2_REG_SPIS_RXCNT": [[62, "udma-scif-2-reg-spis-rxcnt"]], "UDMA_SCIF_2_REG_SPIS_TXCNT": [[62, "udma-scif-2-reg-spis-txcnt"]], "UDMA_SCIF_2_REG_SPIS_DMCNT": [[62, "udma-scif-2-reg-spis-dmcnt"]], "UDMA_SCIF_2_REG_SCIF_ETU": [[62, "udma-scif-2-reg-scif-etu"]], "UDMA_SCIF_2_REG_AU_CFG": [[62, "udma-scif-2-reg-au-cfg"]], "UDMA_SCIF_2_REG_AU_REG0": [[62, "udma-scif-2-reg-au-reg0"]], "UDMA_SCIF_2_REG_AU_REG1": [[62, "udma-scif-2-reg-au-reg1"]], "UDMA_SCIF_2_REG_BINCU_TH": [[62, "udma-scif-2-reg-bincu-th"]], "UDMA_SCIF_2_REG_BINCU_CNT": [[62, "udma-scif-2-reg-bincu-cnt"]], "UDMA_SCIF_2_REG_BINCU_SETUP": [[62, "udma-scif-2-reg-bincu-setup"]], "UDMA_SCIF_2_REG_BINCU_VAL": [[62, "udma-scif-2-reg-bincu-val"]], "UDMA_SCIF_2_REG_FILT": [[62, "udma-scif-2-reg-filt"]], "UDMA_SCIF_2_REG_FILT_CMD": [[62, "udma-scif-2-reg-filt-cmd"]], "UDMA_SCIF_2_REG_STATUS": [[62, "udma-scif-2-reg-status"]], "UDMA_SCIF_3": [[63, "udma-scif-3"]], "Register Listing for UDMA_SCIF_3": [[63, "register-listing-for-udma-scif-3"]], "UDMA_SCIF_3_REG_RX_SADDR": [[63, "udma-scif-3-reg-rx-saddr"]], "UDMA_SCIF_3_REG_RX_SIZE": [[63, "udma-scif-3-reg-rx-size"]], "UDMA_SCIF_3_REG_RX_CFG": [[63, "udma-scif-3-reg-rx-cfg"]], "UDMA_SCIF_3_REG_RX_INTCFG": [[63, "udma-scif-3-reg-rx-intcfg"]], "UDMA_SCIF_3_REG_TX_SADDR": [[63, "udma-scif-3-reg-tx-saddr"]], "UDMA_SCIF_3_REG_TX_SIZE": [[63, "udma-scif-3-reg-tx-size"]], "UDMA_SCIF_3_REG_TX_CFG": [[63, "udma-scif-3-reg-tx-cfg"]], "UDMA_SCIF_3_REG_TX_INTCFG": [[63, "udma-scif-3-reg-tx-intcfg"]], "UDMA_SCIF_3_REG_SPIS_SETUP": [[63, "udma-scif-3-reg-spis-setup"]], "UDMA_SCIF_3_REG_SEOT_CNT": [[63, "udma-scif-3-reg-seot-cnt"]], "UDMA_SCIF_3_REG_SPIS_IRQ_EN": [[63, "udma-scif-3-reg-spis-irq-en"]], "UDMA_SCIF_3_REG_SPIS_RXCNT": [[63, "udma-scif-3-reg-spis-rxcnt"]], "UDMA_SCIF_3_REG_SPIS_TXCNT": [[63, "udma-scif-3-reg-spis-txcnt"]], "UDMA_SCIF_3_REG_SPIS_DMCNT": [[63, "udma-scif-3-reg-spis-dmcnt"]], "UDMA_SCIF_3_REG_SCIF_ETU": [[63, "udma-scif-3-reg-scif-etu"]], "UDMA_SCIF_3_REG_AU_CFG": [[63, "udma-scif-3-reg-au-cfg"]], "UDMA_SCIF_3_REG_AU_REG0": [[63, "udma-scif-3-reg-au-reg0"]], "UDMA_SCIF_3_REG_AU_REG1": [[63, "udma-scif-3-reg-au-reg1"]], "UDMA_SCIF_3_REG_BINCU_TH": [[63, "udma-scif-3-reg-bincu-th"]], "UDMA_SCIF_3_REG_BINCU_CNT": [[63, "udma-scif-3-reg-bincu-cnt"]], "UDMA_SCIF_3_REG_BINCU_SETUP": [[63, "udma-scif-3-reg-bincu-setup"]], "UDMA_SCIF_3_REG_BINCU_VAL": [[63, "udma-scif-3-reg-bincu-val"]], "UDMA_SCIF_3_REG_FILT": [[63, "udma-scif-3-reg-filt"]], "UDMA_SCIF_3_REG_FILT_CMD": [[63, "udma-scif-3-reg-filt-cmd"]], "UDMA_SCIF_3_REG_STATUS": [[63, "udma-scif-3-reg-status"]], "UDMA_SCIF_4": [[64, "udma-scif-4"]], "Register Listing for UDMA_SCIF_4": [[64, "register-listing-for-udma-scif-4"]], "UDMA_SCIF_4_REG_RX_SADDR": [[64, "udma-scif-4-reg-rx-saddr"]], "UDMA_SCIF_4_REG_RX_SIZE": [[64, "udma-scif-4-reg-rx-size"]], "UDMA_SCIF_4_REG_RX_CFG": [[64, "udma-scif-4-reg-rx-cfg"]], "UDMA_SCIF_4_REG_RX_INTCFG": [[64, "udma-scif-4-reg-rx-intcfg"]], "UDMA_SCIF_4_REG_TX_SADDR": [[64, "udma-scif-4-reg-tx-saddr"]], "UDMA_SCIF_4_REG_TX_SIZE": [[64, "udma-scif-4-reg-tx-size"]], "UDMA_SCIF_4_REG_TX_CFG": [[64, "udma-scif-4-reg-tx-cfg"]], "UDMA_SCIF_4_REG_TX_INTCFG": [[64, "udma-scif-4-reg-tx-intcfg"]], "UDMA_SCIF_4_REG_SPIS_SETUP": [[64, "udma-scif-4-reg-spis-setup"]], "UDMA_SCIF_4_REG_SEOT_CNT": [[64, "udma-scif-4-reg-seot-cnt"]], "UDMA_SCIF_4_REG_SPIS_IRQ_EN": [[64, "udma-scif-4-reg-spis-irq-en"]], "UDMA_SCIF_4_REG_SPIS_RXCNT": [[64, "udma-scif-4-reg-spis-rxcnt"]], "UDMA_SCIF_4_REG_SPIS_TXCNT": [[64, "udma-scif-4-reg-spis-txcnt"]], "UDMA_SCIF_4_REG_SPIS_DMCNT": [[64, "udma-scif-4-reg-spis-dmcnt"]], "UDMA_SCIF_4_REG_SCIF_ETU": [[64, "udma-scif-4-reg-scif-etu"]], "UDMA_SCIF_4_REG_AU_CFG": [[64, "udma-scif-4-reg-au-cfg"]], "UDMA_SCIF_4_REG_AU_REG0": [[64, "udma-scif-4-reg-au-reg0"]], "UDMA_SCIF_4_REG_AU_REG1": [[64, "udma-scif-4-reg-au-reg1"]], "UDMA_SCIF_4_REG_BINCU_TH": [[64, "udma-scif-4-reg-bincu-th"]], "UDMA_SCIF_4_REG_BINCU_CNT": [[64, "udma-scif-4-reg-bincu-cnt"]], "UDMA_SCIF_4_REG_BINCU_SETUP": [[64, "udma-scif-4-reg-bincu-setup"]], "UDMA_SCIF_4_REG_BINCU_VAL": [[64, "udma-scif-4-reg-bincu-val"]], "UDMA_SCIF_4_REG_FILT": [[64, "udma-scif-4-reg-filt"]], "UDMA_SCIF_4_REG_FILT_CMD": [[64, "udma-scif-4-reg-filt-cmd"]], "UDMA_SCIF_4_REG_STATUS": [[64, "udma-scif-4-reg-status"]], "UDMA_SCIF_5": [[65, "udma-scif-5"]], "Register Listing for UDMA_SCIF_5": [[65, "register-listing-for-udma-scif-5"]], "UDMA_SCIF_5_REG_RX_SADDR": [[65, "udma-scif-5-reg-rx-saddr"]], "UDMA_SCIF_5_REG_RX_SIZE": [[65, "udma-scif-5-reg-rx-size"]], "UDMA_SCIF_5_REG_RX_CFG": [[65, "udma-scif-5-reg-rx-cfg"]], "UDMA_SCIF_5_REG_RX_INTCFG": [[65, "udma-scif-5-reg-rx-intcfg"]], "UDMA_SCIF_5_REG_TX_SADDR": [[65, "udma-scif-5-reg-tx-saddr"]], "UDMA_SCIF_5_REG_TX_SIZE": [[65, "udma-scif-5-reg-tx-size"]], "UDMA_SCIF_5_REG_TX_CFG": [[65, "udma-scif-5-reg-tx-cfg"]], "UDMA_SCIF_5_REG_TX_INTCFG": [[65, "udma-scif-5-reg-tx-intcfg"]], "UDMA_SCIF_5_REG_SPIS_SETUP": [[65, "udma-scif-5-reg-spis-setup"]], "UDMA_SCIF_5_REG_SEOT_CNT": [[65, "udma-scif-5-reg-seot-cnt"]], "UDMA_SCIF_5_REG_SPIS_IRQ_EN": [[65, "udma-scif-5-reg-spis-irq-en"]], "UDMA_SCIF_5_REG_SPIS_RXCNT": [[65, "udma-scif-5-reg-spis-rxcnt"]], "UDMA_SCIF_5_REG_SPIS_TXCNT": [[65, "udma-scif-5-reg-spis-txcnt"]], "UDMA_SCIF_5_REG_SPIS_DMCNT": [[65, "udma-scif-5-reg-spis-dmcnt"]], "UDMA_SCIF_5_REG_SCIF_ETU": [[65, "udma-scif-5-reg-scif-etu"]], "UDMA_SCIF_5_REG_AU_CFG": [[65, "udma-scif-5-reg-au-cfg"]], "UDMA_SCIF_5_REG_AU_REG0": [[65, "udma-scif-5-reg-au-reg0"]], "UDMA_SCIF_5_REG_AU_REG1": [[65, "udma-scif-5-reg-au-reg1"]], "UDMA_SCIF_5_REG_BINCU_TH": [[65, "udma-scif-5-reg-bincu-th"]], "UDMA_SCIF_5_REG_BINCU_CNT": [[65, "udma-scif-5-reg-bincu-cnt"]], "UDMA_SCIF_5_REG_BINCU_SETUP": [[65, "udma-scif-5-reg-bincu-setup"]], "UDMA_SCIF_5_REG_BINCU_VAL": [[65, "udma-scif-5-reg-bincu-val"]], "UDMA_SCIF_5_REG_FILT": [[65, "udma-scif-5-reg-filt"]], "UDMA_SCIF_5_REG_FILT_CMD": [[65, "udma-scif-5-reg-filt-cmd"]], "UDMA_SCIF_5_REG_STATUS": [[65, "udma-scif-5-reg-status"]], "UDMA_SCIF_6": [[66, "udma-scif-6"]], "Register Listing for UDMA_SCIF_6": [[66, "register-listing-for-udma-scif-6"]], "UDMA_SCIF_6_REG_RX_SADDR": [[66, "udma-scif-6-reg-rx-saddr"]], "UDMA_SCIF_6_REG_RX_SIZE": [[66, "udma-scif-6-reg-rx-size"]], "UDMA_SCIF_6_REG_RX_CFG": [[66, "udma-scif-6-reg-rx-cfg"]], "UDMA_SCIF_6_REG_RX_INTCFG": [[66, "udma-scif-6-reg-rx-intcfg"]], "UDMA_SCIF_6_REG_TX_SADDR": [[66, "udma-scif-6-reg-tx-saddr"]], "UDMA_SCIF_6_REG_TX_SIZE": [[66, "udma-scif-6-reg-tx-size"]], "UDMA_SCIF_6_REG_TX_CFG": [[66, "udma-scif-6-reg-tx-cfg"]], "UDMA_SCIF_6_REG_TX_INTCFG": [[66, "udma-scif-6-reg-tx-intcfg"]], "UDMA_SCIF_6_REG_SPIS_SETUP": [[66, "udma-scif-6-reg-spis-setup"]], "UDMA_SCIF_6_REG_SEOT_CNT": [[66, "udma-scif-6-reg-seot-cnt"]], "UDMA_SCIF_6_REG_SPIS_IRQ_EN": [[66, "udma-scif-6-reg-spis-irq-en"]], "UDMA_SCIF_6_REG_SPIS_RXCNT": [[66, "udma-scif-6-reg-spis-rxcnt"]], "UDMA_SCIF_6_REG_SPIS_TXCNT": [[66, "udma-scif-6-reg-spis-txcnt"]], "UDMA_SCIF_6_REG_SPIS_DMCNT": [[66, "udma-scif-6-reg-spis-dmcnt"]], "UDMA_SCIF_6_REG_SCIF_ETU": [[66, "udma-scif-6-reg-scif-etu"]], "UDMA_SCIF_6_REG_AU_CFG": [[66, "udma-scif-6-reg-au-cfg"]], "UDMA_SCIF_6_REG_AU_REG0": [[66, "udma-scif-6-reg-au-reg0"]], "UDMA_SCIF_6_REG_AU_REG1": [[66, "udma-scif-6-reg-au-reg1"]], "UDMA_SCIF_6_REG_BINCU_TH": [[66, "udma-scif-6-reg-bincu-th"]], "UDMA_SCIF_6_REG_BINCU_CNT": [[66, "udma-scif-6-reg-bincu-cnt"]], "UDMA_SCIF_6_REG_BINCU_SETUP": [[66, "udma-scif-6-reg-bincu-setup"]], "UDMA_SCIF_6_REG_BINCU_VAL": [[66, "udma-scif-6-reg-bincu-val"]], "UDMA_SCIF_6_REG_FILT": [[66, "udma-scif-6-reg-filt"]], "UDMA_SCIF_6_REG_FILT_CMD": [[66, "udma-scif-6-reg-filt-cmd"]], "UDMA_SCIF_6_REG_STATUS": [[66, "udma-scif-6-reg-status"]], "UDMA_SDIO_0": [[68, "udma-sdio-0"]], "Register Listing for UDMA_SDIO_0": [[68, "register-listing-for-udma-sdio-0"]], "UDMA_SDIO_0_REG_RX_SADDR": [[68, "udma-sdio-0-reg-rx-saddr"]], "UDMA_SDIO_0_REG_RX_SIZE": [[68, "udma-sdio-0-reg-rx-size"]], "UDMA_SDIO_0_REG_RX_CFG": [[68, "udma-sdio-0-reg-rx-cfg"]], "UDMA_SDIO_0_REG_RX_INTCFG": [[68, "udma-sdio-0-reg-rx-intcfg"]], "UDMA_SDIO_0_REG_TX_SADDR": [[68, "udma-sdio-0-reg-tx-saddr"]], "UDMA_SDIO_0_REG_TX_SIZE": [[68, "udma-sdio-0-reg-tx-size"]], "UDMA_SDIO_0_REG_TX_CFG": [[68, "udma-sdio-0-reg-tx-cfg"]], "UDMA_SDIO_0_REG_TX_INTCFG": [[68, "udma-sdio-0-reg-tx-intcfg"]], "UDMA_SDIO_0_REG_SPIS_SETUP": [[68, "udma-sdio-0-reg-spis-setup"]], "UDMA_SDIO_0_REG_SEOT_CNT": [[68, "udma-sdio-0-reg-seot-cnt"]], "UDMA_SDIO_0_REG_SPIS_IRQ_EN": [[68, "udma-sdio-0-reg-spis-irq-en"]], "UDMA_SDIO_0_REG_SPIS_RXCNT": [[68, "udma-sdio-0-reg-spis-rxcnt"]], "UDMA_SDIO_0_REG_SPIS_TXCNT": [[68, "udma-sdio-0-reg-spis-txcnt"]], "UDMA_SDIO_0_REG_SPIS_DMCNT": [[68, "udma-sdio-0-reg-spis-dmcnt"]], "UDMA_SDIO_0_REG_SCIF_ETU": [[68, "udma-sdio-0-reg-scif-etu"]], "UDMA_SDIO_0_REG_AU_CFG": [[68, "udma-sdio-0-reg-au-cfg"]], "UDMA_SDIO_0_REG_AU_REG0": [[68, "udma-sdio-0-reg-au-reg0"]], "UDMA_SDIO_0_REG_AU_REG1": [[68, "udma-sdio-0-reg-au-reg1"]], "UDMA_SDIO_0_REG_BINCU_TH": [[68, "udma-sdio-0-reg-bincu-th"]], "UDMA_SDIO_0_REG_BINCU_CNT": [[68, "udma-sdio-0-reg-bincu-cnt"]], "UDMA_SDIO_0_REG_BINCU_SETUP": [[68, "udma-sdio-0-reg-bincu-setup"]], "UDMA_SDIO_0_REG_BINCU_VAL": [[68, "udma-sdio-0-reg-bincu-val"]], "UDMA_SDIO_0_REG_FILT": [[68, "udma-sdio-0-reg-filt"]], "UDMA_SDIO_0_REG_FILT_CMD": [[68, "udma-sdio-0-reg-filt-cmd"]], "UDMA_SDIO_0_REG_STATUS": [[68, "udma-sdio-0-reg-status"]], "UDMA_SDIO_1": [[69, "udma-sdio-1"]], "Register Listing for UDMA_SDIO_1": [[69, "register-listing-for-udma-sdio-1"]], "UDMA_SDIO_1_REG_RX_SADDR": [[69, "udma-sdio-1-reg-rx-saddr"]], "UDMA_SDIO_1_REG_RX_SIZE": [[69, "udma-sdio-1-reg-rx-size"]], "UDMA_SDIO_1_REG_RX_CFG": [[69, "udma-sdio-1-reg-rx-cfg"]], "UDMA_SDIO_1_REG_RX_INTCFG": [[69, "udma-sdio-1-reg-rx-intcfg"]], "UDMA_SDIO_1_REG_TX_SADDR": [[69, "udma-sdio-1-reg-tx-saddr"]], "UDMA_SDIO_1_REG_TX_SIZE": [[69, "udma-sdio-1-reg-tx-size"]], "UDMA_SDIO_1_REG_TX_CFG": [[69, "udma-sdio-1-reg-tx-cfg"]], "UDMA_SDIO_1_REG_TX_INTCFG": [[69, "udma-sdio-1-reg-tx-intcfg"]], "UDMA_SDIO_1_REG_SPIS_SETUP": [[69, "udma-sdio-1-reg-spis-setup"]], "UDMA_SDIO_1_REG_SEOT_CNT": [[69, "udma-sdio-1-reg-seot-cnt"]], "UDMA_SDIO_1_REG_SPIS_IRQ_EN": [[69, "udma-sdio-1-reg-spis-irq-en"]], "UDMA_SDIO_1_REG_SPIS_RXCNT": [[69, "udma-sdio-1-reg-spis-rxcnt"]], "UDMA_SDIO_1_REG_SPIS_TXCNT": [[69, "udma-sdio-1-reg-spis-txcnt"]], "UDMA_SDIO_1_REG_SPIS_DMCNT": [[69, "udma-sdio-1-reg-spis-dmcnt"]], "UDMA_SDIO_1_REG_SCIF_ETU": [[69, "udma-sdio-1-reg-scif-etu"]], "UDMA_SDIO_1_REG_AU_CFG": [[69, "udma-sdio-1-reg-au-cfg"]], "UDMA_SDIO_1_REG_AU_REG0": [[69, "udma-sdio-1-reg-au-reg0"]], "UDMA_SDIO_1_REG_AU_REG1": [[69, "udma-sdio-1-reg-au-reg1"]], "UDMA_SDIO_1_REG_BINCU_TH": [[69, "udma-sdio-1-reg-bincu-th"]], "UDMA_SDIO_1_REG_BINCU_CNT": [[69, "udma-sdio-1-reg-bincu-cnt"]], "UDMA_SDIO_1_REG_BINCU_SETUP": [[69, "udma-sdio-1-reg-bincu-setup"]], "UDMA_SDIO_1_REG_BINCU_VAL": [[69, "udma-sdio-1-reg-bincu-val"]], "UDMA_SDIO_1_REG_FILT": [[69, "udma-sdio-1-reg-filt"]], "UDMA_SDIO_1_REG_FILT_CMD": [[69, "udma-sdio-1-reg-filt-cmd"]], "UDMA_SDIO_1_REG_STATUS": [[69, "udma-sdio-1-reg-status"]], "UDMA_SDIO_2": [[70, "udma-sdio-2"]], "Register Listing for UDMA_SDIO_2": [[70, "register-listing-for-udma-sdio-2"]], "UDMA_SDIO_2_REG_RX_SADDR": [[70, "udma-sdio-2-reg-rx-saddr"]], "UDMA_SDIO_2_REG_RX_SIZE": [[70, "udma-sdio-2-reg-rx-size"]], "UDMA_SDIO_2_REG_RX_CFG": [[70, "udma-sdio-2-reg-rx-cfg"]], "UDMA_SDIO_2_REG_RX_INTCFG": [[70, "udma-sdio-2-reg-rx-intcfg"]], "UDMA_SDIO_2_REG_TX_SADDR": [[70, "udma-sdio-2-reg-tx-saddr"]], "UDMA_SDIO_2_REG_TX_SIZE": [[70, "udma-sdio-2-reg-tx-size"]], "UDMA_SDIO_2_REG_TX_CFG": [[70, "udma-sdio-2-reg-tx-cfg"]], "UDMA_SDIO_2_REG_TX_INTCFG": [[70, "udma-sdio-2-reg-tx-intcfg"]], "UDMA_SDIO_2_REG_SPIS_SETUP": [[70, "udma-sdio-2-reg-spis-setup"]], "UDMA_SDIO_2_REG_SEOT_CNT": [[70, "udma-sdio-2-reg-seot-cnt"]], "UDMA_SDIO_2_REG_SPIS_IRQ_EN": [[70, "udma-sdio-2-reg-spis-irq-en"]], "UDMA_SDIO_2_REG_SPIS_RXCNT": [[70, "udma-sdio-2-reg-spis-rxcnt"]], "UDMA_SDIO_2_REG_SPIS_TXCNT": [[70, "udma-sdio-2-reg-spis-txcnt"]], "UDMA_SDIO_2_REG_SPIS_DMCNT": [[70, "udma-sdio-2-reg-spis-dmcnt"]], "UDMA_SDIO_2_REG_SCIF_ETU": [[70, "udma-sdio-2-reg-scif-etu"]], "UDMA_SDIO_2_REG_AU_CFG": [[70, "udma-sdio-2-reg-au-cfg"]], "UDMA_SDIO_2_REG_AU_REG0": [[70, "udma-sdio-2-reg-au-reg0"]], "UDMA_SDIO_2_REG_AU_REG1": [[70, "udma-sdio-2-reg-au-reg1"]], "UDMA_SDIO_2_REG_BINCU_TH": [[70, "udma-sdio-2-reg-bincu-th"]], "UDMA_SDIO_2_REG_BINCU_CNT": [[70, "udma-sdio-2-reg-bincu-cnt"]], "UDMA_SDIO_2_REG_BINCU_SETUP": [[70, "udma-sdio-2-reg-bincu-setup"]], "UDMA_SDIO_2_REG_BINCU_VAL": [[70, "udma-sdio-2-reg-bincu-val"]], "UDMA_SDIO_2_REG_FILT": [[70, "udma-sdio-2-reg-filt"]], "UDMA_SDIO_2_REG_FILT_CMD": [[70, "udma-sdio-2-reg-filt-cmd"]], "UDMA_SDIO_2_REG_STATUS": [[70, "udma-sdio-2-reg-status"]], "UDMA_SDIO_3": [[71, "udma-sdio-3"]], "Register Listing for UDMA_SDIO_3": [[71, "register-listing-for-udma-sdio-3"]], "UDMA_SDIO_3_REG_RX_SADDR": [[71, "udma-sdio-3-reg-rx-saddr"]], "UDMA_SDIO_3_REG_RX_SIZE": [[71, "udma-sdio-3-reg-rx-size"]], "UDMA_SDIO_3_REG_RX_CFG": [[71, "udma-sdio-3-reg-rx-cfg"]], "UDMA_SDIO_3_REG_RX_INTCFG": [[71, "udma-sdio-3-reg-rx-intcfg"]], "UDMA_SDIO_3_REG_TX_SADDR": [[71, "udma-sdio-3-reg-tx-saddr"]], "UDMA_SDIO_3_REG_TX_SIZE": [[71, "udma-sdio-3-reg-tx-size"]], "UDMA_SDIO_3_REG_TX_CFG": [[71, "udma-sdio-3-reg-tx-cfg"]], "UDMA_SDIO_3_REG_TX_INTCFG": [[71, "udma-sdio-3-reg-tx-intcfg"]], "UDMA_SDIO_3_REG_SPIS_SETUP": [[71, "udma-sdio-3-reg-spis-setup"]], "UDMA_SDIO_3_REG_SEOT_CNT": [[71, "udma-sdio-3-reg-seot-cnt"]], "UDMA_SDIO_3_REG_SPIS_IRQ_EN": [[71, "udma-sdio-3-reg-spis-irq-en"]], "UDMA_SDIO_3_REG_SPIS_RXCNT": [[71, "udma-sdio-3-reg-spis-rxcnt"]], "UDMA_SDIO_3_REG_SPIS_TXCNT": [[71, "udma-sdio-3-reg-spis-txcnt"]], "UDMA_SDIO_3_REG_SPIS_DMCNT": [[71, "udma-sdio-3-reg-spis-dmcnt"]], "UDMA_SDIO_3_REG_SCIF_ETU": [[71, "udma-sdio-3-reg-scif-etu"]], "UDMA_SDIO_3_REG_AU_CFG": [[71, "udma-sdio-3-reg-au-cfg"]], "UDMA_SDIO_3_REG_AU_REG0": [[71, "udma-sdio-3-reg-au-reg0"]], "UDMA_SDIO_3_REG_AU_REG1": [[71, "udma-sdio-3-reg-au-reg1"]], "UDMA_SDIO_3_REG_BINCU_TH": [[71, "udma-sdio-3-reg-bincu-th"]], "UDMA_SDIO_3_REG_BINCU_CNT": [[71, "udma-sdio-3-reg-bincu-cnt"]], "UDMA_SDIO_3_REG_BINCU_SETUP": [[71, "udma-sdio-3-reg-bincu-setup"]], "UDMA_SDIO_3_REG_BINCU_VAL": [[71, "udma-sdio-3-reg-bincu-val"]], "UDMA_SDIO_3_REG_FILT": [[71, "udma-sdio-3-reg-filt"]], "UDMA_SDIO_3_REG_FILT_CMD": [[71, "udma-sdio-3-reg-filt-cmd"]], "UDMA_SDIO_3_REG_STATUS": [[71, "udma-sdio-3-reg-status"]], "UDMA_SDIO_4": [[72, "udma-sdio-4"]], "Register Listing for UDMA_SDIO_4": [[72, "register-listing-for-udma-sdio-4"]], "UDMA_SDIO_4_REG_RX_SADDR": [[72, "udma-sdio-4-reg-rx-saddr"]], "UDMA_SDIO_4_REG_RX_SIZE": [[72, "udma-sdio-4-reg-rx-size"]], "UDMA_SDIO_4_REG_RX_CFG": [[72, "udma-sdio-4-reg-rx-cfg"]], "UDMA_SDIO_4_REG_RX_INTCFG": [[72, "udma-sdio-4-reg-rx-intcfg"]], "UDMA_SDIO_4_REG_TX_SADDR": [[72, "udma-sdio-4-reg-tx-saddr"]], "UDMA_SDIO_4_REG_TX_SIZE": [[72, "udma-sdio-4-reg-tx-size"]], "UDMA_SDIO_4_REG_TX_CFG": [[72, "udma-sdio-4-reg-tx-cfg"]], "UDMA_SDIO_4_REG_TX_INTCFG": [[72, "udma-sdio-4-reg-tx-intcfg"]], "UDMA_SDIO_4_REG_SPIS_SETUP": [[72, "udma-sdio-4-reg-spis-setup"]], "UDMA_SDIO_4_REG_SEOT_CNT": [[72, "udma-sdio-4-reg-seot-cnt"]], "UDMA_SDIO_4_REG_SPIS_IRQ_EN": [[72, "udma-sdio-4-reg-spis-irq-en"]], "UDMA_SDIO_4_REG_SPIS_RXCNT": [[72, "udma-sdio-4-reg-spis-rxcnt"]], "UDMA_SDIO_4_REG_SPIS_TXCNT": [[72, "udma-sdio-4-reg-spis-txcnt"]], "UDMA_SDIO_4_REG_SPIS_DMCNT": [[72, "udma-sdio-4-reg-spis-dmcnt"]], "UDMA_SDIO_4_REG_SCIF_ETU": [[72, "udma-sdio-4-reg-scif-etu"]], "UDMA_SDIO_4_REG_AU_CFG": [[72, "udma-sdio-4-reg-au-cfg"]], "UDMA_SDIO_4_REG_AU_REG0": [[72, "udma-sdio-4-reg-au-reg0"]], "UDMA_SDIO_4_REG_AU_REG1": [[72, "udma-sdio-4-reg-au-reg1"]], "UDMA_SDIO_4_REG_BINCU_TH": [[72, "udma-sdio-4-reg-bincu-th"]], "UDMA_SDIO_4_REG_BINCU_CNT": [[72, "udma-sdio-4-reg-bincu-cnt"]], "UDMA_SDIO_4_REG_BINCU_SETUP": [[72, "udma-sdio-4-reg-bincu-setup"]], "UDMA_SDIO_4_REG_BINCU_VAL": [[72, "udma-sdio-4-reg-bincu-val"]], "UDMA_SDIO_4_REG_FILT": [[72, "udma-sdio-4-reg-filt"]], "UDMA_SDIO_4_REG_FILT_CMD": [[72, "udma-sdio-4-reg-filt-cmd"]], "UDMA_SDIO_4_REG_STATUS": [[72, "udma-sdio-4-reg-status"]], "UDMA_SDIO_5": [[73, "udma-sdio-5"]], "Register Listing for UDMA_SDIO_5": [[73, "register-listing-for-udma-sdio-5"]], "UDMA_SDIO_5_REG_RX_SADDR": [[73, "udma-sdio-5-reg-rx-saddr"]], "UDMA_SDIO_5_REG_RX_SIZE": [[73, "udma-sdio-5-reg-rx-size"]], "UDMA_SDIO_5_REG_RX_CFG": [[73, "udma-sdio-5-reg-rx-cfg"]], "UDMA_SDIO_5_REG_RX_INTCFG": [[73, "udma-sdio-5-reg-rx-intcfg"]], "UDMA_SDIO_5_REG_TX_SADDR": [[73, "udma-sdio-5-reg-tx-saddr"]], "UDMA_SDIO_5_REG_TX_SIZE": [[73, "udma-sdio-5-reg-tx-size"]], "UDMA_SDIO_5_REG_TX_CFG": [[73, "udma-sdio-5-reg-tx-cfg"]], "UDMA_SDIO_5_REG_TX_INTCFG": [[73, "udma-sdio-5-reg-tx-intcfg"]], "UDMA_SDIO_5_REG_SPIS_SETUP": [[73, "udma-sdio-5-reg-spis-setup"]], "UDMA_SDIO_5_REG_SEOT_CNT": [[73, "udma-sdio-5-reg-seot-cnt"]], "UDMA_SDIO_5_REG_SPIS_IRQ_EN": [[73, "udma-sdio-5-reg-spis-irq-en"]], "UDMA_SDIO_5_REG_SPIS_RXCNT": [[73, "udma-sdio-5-reg-spis-rxcnt"]], "UDMA_SDIO_5_REG_SPIS_TXCNT": [[73, "udma-sdio-5-reg-spis-txcnt"]], "UDMA_SDIO_5_REG_SPIS_DMCNT": [[73, "udma-sdio-5-reg-spis-dmcnt"]], "UDMA_SDIO_5_REG_SCIF_ETU": [[73, "udma-sdio-5-reg-scif-etu"]], "UDMA_SDIO_5_REG_AU_CFG": [[73, "udma-sdio-5-reg-au-cfg"]], "UDMA_SDIO_5_REG_AU_REG0": [[73, "udma-sdio-5-reg-au-reg0"]], "UDMA_SDIO_5_REG_AU_REG1": [[73, "udma-sdio-5-reg-au-reg1"]], "UDMA_SDIO_5_REG_BINCU_TH": [[73, "udma-sdio-5-reg-bincu-th"]], "UDMA_SDIO_5_REG_BINCU_CNT": [[73, "udma-sdio-5-reg-bincu-cnt"]], "UDMA_SDIO_5_REG_BINCU_SETUP": [[73, "udma-sdio-5-reg-bincu-setup"]], "UDMA_SDIO_5_REG_BINCU_VAL": [[73, "udma-sdio-5-reg-bincu-val"]], "UDMA_SDIO_5_REG_FILT": [[73, "udma-sdio-5-reg-filt"]], "UDMA_SDIO_5_REG_FILT_CMD": [[73, "udma-sdio-5-reg-filt-cmd"]], "UDMA_SDIO_5_REG_STATUS": [[73, "udma-sdio-5-reg-status"]], "UDMA_SDIO_6": [[74, "udma-sdio-6"]], "Register Listing for UDMA_SDIO_6": [[74, "register-listing-for-udma-sdio-6"]], "UDMA_SDIO_6_REG_RX_SADDR": [[74, "udma-sdio-6-reg-rx-saddr"]], "UDMA_SDIO_6_REG_RX_SIZE": [[74, "udma-sdio-6-reg-rx-size"]], "UDMA_SDIO_6_REG_RX_CFG": [[74, "udma-sdio-6-reg-rx-cfg"]], "UDMA_SDIO_6_REG_RX_INTCFG": [[74, "udma-sdio-6-reg-rx-intcfg"]], "UDMA_SDIO_6_REG_TX_SADDR": [[74, "udma-sdio-6-reg-tx-saddr"]], "UDMA_SDIO_6_REG_TX_SIZE": [[74, "udma-sdio-6-reg-tx-size"]], "UDMA_SDIO_6_REG_TX_CFG": [[74, "udma-sdio-6-reg-tx-cfg"]], "UDMA_SDIO_6_REG_TX_INTCFG": [[74, "udma-sdio-6-reg-tx-intcfg"]], "UDMA_SDIO_6_REG_SPIS_SETUP": [[74, "udma-sdio-6-reg-spis-setup"]], "UDMA_SDIO_6_REG_SEOT_CNT": [[74, "udma-sdio-6-reg-seot-cnt"]], "UDMA_SDIO_6_REG_SPIS_IRQ_EN": [[74, "udma-sdio-6-reg-spis-irq-en"]], "UDMA_SDIO_6_REG_SPIS_RXCNT": [[74, "udma-sdio-6-reg-spis-rxcnt"]], "UDMA_SDIO_6_REG_SPIS_TXCNT": [[74, "udma-sdio-6-reg-spis-txcnt"]], "UDMA_SDIO_6_REG_SPIS_DMCNT": [[74, "udma-sdio-6-reg-spis-dmcnt"]], "UDMA_SDIO_6_REG_SCIF_ETU": [[74, "udma-sdio-6-reg-scif-etu"]], "UDMA_SDIO_6_REG_AU_CFG": [[74, "udma-sdio-6-reg-au-cfg"]], "UDMA_SDIO_6_REG_AU_REG0": [[74, "udma-sdio-6-reg-au-reg0"]], "UDMA_SDIO_6_REG_AU_REG1": [[74, "udma-sdio-6-reg-au-reg1"]], "UDMA_SDIO_6_REG_BINCU_TH": [[74, "udma-sdio-6-reg-bincu-th"]], "UDMA_SDIO_6_REG_BINCU_CNT": [[74, "udma-sdio-6-reg-bincu-cnt"]], "UDMA_SDIO_6_REG_BINCU_SETUP": [[74, "udma-sdio-6-reg-bincu-setup"]], "UDMA_SDIO_6_REG_BINCU_VAL": [[74, "udma-sdio-6-reg-bincu-val"]], "UDMA_SDIO_6_REG_FILT": [[74, "udma-sdio-6-reg-filt"]], "UDMA_SDIO_6_REG_FILT_CMD": [[74, "udma-sdio-6-reg-filt-cmd"]], "UDMA_SDIO_6_REG_STATUS": [[74, "udma-sdio-6-reg-status"]], "UDMA_SPIM_4": [[79, "udma-spim-4"]], "Register Listing for UDMA_SPIM_4": [[79, "register-listing-for-udma-spim-4"]], "UDMA_SPIM_4_REG_RX_SADDR": [[79, "udma-spim-4-reg-rx-saddr"]], "UDMA_SPIM_4_REG_RX_SIZE": [[79, "udma-spim-4-reg-rx-size"]], "UDMA_SPIM_4_REG_RX_CFG": [[79, "udma-spim-4-reg-rx-cfg"]], "UDMA_SPIM_4_REG_RX_INTCFG": [[79, "udma-spim-4-reg-rx-intcfg"]], "UDMA_SPIM_4_REG_TX_SADDR": [[79, "udma-spim-4-reg-tx-saddr"]], "UDMA_SPIM_4_REG_TX_SIZE": [[79, "udma-spim-4-reg-tx-size"]], "UDMA_SPIM_4_REG_TX_CFG": [[79, "udma-spim-4-reg-tx-cfg"]], "UDMA_SPIM_4_REG_TX_INTCFG": [[79, "udma-spim-4-reg-tx-intcfg"]], "UDMA_SPIM_4_REG_SPIS_SETUP": [[79, "udma-spim-4-reg-spis-setup"]], "UDMA_SPIM_4_REG_SEOT_CNT": [[79, "udma-spim-4-reg-seot-cnt"]], "UDMA_SPIM_4_REG_SPIS_IRQ_EN": [[79, "udma-spim-4-reg-spis-irq-en"]], "UDMA_SPIM_4_REG_SPIS_RXCNT": [[79, "udma-spim-4-reg-spis-rxcnt"]], "UDMA_SPIM_4_REG_SPIS_TXCNT": [[79, "udma-spim-4-reg-spis-txcnt"]], "UDMA_SPIM_4_REG_SPIS_DMCNT": [[79, "udma-spim-4-reg-spis-dmcnt"]], "UDMA_SPIM_4_REG_SCIF_ETU": [[79, "udma-spim-4-reg-scif-etu"]], "UDMA_SPIM_4_REG_AU_CFG": [[79, "udma-spim-4-reg-au-cfg"]], "UDMA_SPIM_4_REG_AU_REG0": [[79, "udma-spim-4-reg-au-reg0"]], "UDMA_SPIM_4_REG_AU_REG1": [[79, "udma-spim-4-reg-au-reg1"]], "UDMA_SPIM_4_REG_BINCU_TH": [[79, "udma-spim-4-reg-bincu-th"]], "UDMA_SPIM_4_REG_BINCU_CNT": [[79, "udma-spim-4-reg-bincu-cnt"]], "UDMA_SPIM_4_REG_BINCU_SETUP": [[79, "udma-spim-4-reg-bincu-setup"]], "UDMA_SPIM_4_REG_BINCU_VAL": [[79, "udma-spim-4-reg-bincu-val"]], "UDMA_SPIM_4_REG_FILT": [[79, "udma-spim-4-reg-filt"]], "UDMA_SPIM_4_REG_FILT_CMD": [[79, "udma-spim-4-reg-filt-cmd"]], "UDMA_SPIM_4_REG_STATUS": [[79, "udma-spim-4-reg-status"]], "UDMA_SPIM_5": [[80, "udma-spim-5"]], "Register Listing for UDMA_SPIM_5": [[80, "register-listing-for-udma-spim-5"]], "UDMA_SPIM_5_REG_RX_SADDR": [[80, "udma-spim-5-reg-rx-saddr"]], "UDMA_SPIM_5_REG_RX_SIZE": [[80, "udma-spim-5-reg-rx-size"]], "UDMA_SPIM_5_REG_RX_CFG": [[80, "udma-spim-5-reg-rx-cfg"]], "UDMA_SPIM_5_REG_RX_INTCFG": [[80, "udma-spim-5-reg-rx-intcfg"]], "UDMA_SPIM_5_REG_TX_SADDR": [[80, "udma-spim-5-reg-tx-saddr"]], "UDMA_SPIM_5_REG_TX_SIZE": [[80, "udma-spim-5-reg-tx-size"]], "UDMA_SPIM_5_REG_TX_CFG": [[80, "udma-spim-5-reg-tx-cfg"]], "UDMA_SPIM_5_REG_TX_INTCFG": [[80, "udma-spim-5-reg-tx-intcfg"]], "UDMA_SPIM_5_REG_SPIS_SETUP": [[80, "udma-spim-5-reg-spis-setup"]], "UDMA_SPIM_5_REG_SEOT_CNT": [[80, "udma-spim-5-reg-seot-cnt"]], "UDMA_SPIM_5_REG_SPIS_IRQ_EN": [[80, "udma-spim-5-reg-spis-irq-en"]], "UDMA_SPIM_5_REG_SPIS_RXCNT": [[80, "udma-spim-5-reg-spis-rxcnt"]], "UDMA_SPIM_5_REG_SPIS_TXCNT": [[80, "udma-spim-5-reg-spis-txcnt"]], "UDMA_SPIM_5_REG_SPIS_DMCNT": [[80, "udma-spim-5-reg-spis-dmcnt"]], "UDMA_SPIM_5_REG_SCIF_ETU": [[80, "udma-spim-5-reg-scif-etu"]], "UDMA_SPIM_5_REG_AU_CFG": [[80, "udma-spim-5-reg-au-cfg"]], "UDMA_SPIM_5_REG_AU_REG0": [[80, "udma-spim-5-reg-au-reg0"]], "UDMA_SPIM_5_REG_AU_REG1": [[80, "udma-spim-5-reg-au-reg1"]], "UDMA_SPIM_5_REG_BINCU_TH": [[80, "udma-spim-5-reg-bincu-th"]], "UDMA_SPIM_5_REG_BINCU_CNT": [[80, "udma-spim-5-reg-bincu-cnt"]], "UDMA_SPIM_5_REG_BINCU_SETUP": [[80, "udma-spim-5-reg-bincu-setup"]], "UDMA_SPIM_5_REG_BINCU_VAL": [[80, "udma-spim-5-reg-bincu-val"]], "UDMA_SPIM_5_REG_FILT": [[80, "udma-spim-5-reg-filt"]], "UDMA_SPIM_5_REG_FILT_CMD": [[80, "udma-spim-5-reg-filt-cmd"]], "UDMA_SPIM_5_REG_STATUS": [[80, "udma-spim-5-reg-status"]], "UDMA_SPIM_6": [[81, "udma-spim-6"]], "Register Listing for UDMA_SPIM_6": [[81, "register-listing-for-udma-spim-6"]], "UDMA_SPIM_6_REG_RX_SADDR": [[81, "udma-spim-6-reg-rx-saddr"]], "UDMA_SPIM_6_REG_RX_SIZE": [[81, "udma-spim-6-reg-rx-size"]], "UDMA_SPIM_6_REG_RX_CFG": [[81, "udma-spim-6-reg-rx-cfg"]], "UDMA_SPIM_6_REG_RX_INTCFG": [[81, "udma-spim-6-reg-rx-intcfg"]], "UDMA_SPIM_6_REG_TX_SADDR": [[81, "udma-spim-6-reg-tx-saddr"]], "UDMA_SPIM_6_REG_TX_SIZE": [[81, "udma-spim-6-reg-tx-size"]], "UDMA_SPIM_6_REG_TX_CFG": [[81, "udma-spim-6-reg-tx-cfg"]], "UDMA_SPIM_6_REG_TX_INTCFG": [[81, "udma-spim-6-reg-tx-intcfg"]], "UDMA_SPIM_6_REG_SPIS_SETUP": [[81, "udma-spim-6-reg-spis-setup"]], "UDMA_SPIM_6_REG_SEOT_CNT": [[81, "udma-spim-6-reg-seot-cnt"]], "UDMA_SPIM_6_REG_SPIS_IRQ_EN": [[81, "udma-spim-6-reg-spis-irq-en"]], "UDMA_SPIM_6_REG_SPIS_RXCNT": [[81, "udma-spim-6-reg-spis-rxcnt"]], "UDMA_SPIM_6_REG_SPIS_TXCNT": [[81, "udma-spim-6-reg-spis-txcnt"]], "UDMA_SPIM_6_REG_SPIS_DMCNT": [[81, "udma-spim-6-reg-spis-dmcnt"]], "UDMA_SPIM_6_REG_SCIF_ETU": [[81, "udma-spim-6-reg-scif-etu"]], "UDMA_SPIM_6_REG_AU_CFG": [[81, "udma-spim-6-reg-au-cfg"]], "UDMA_SPIM_6_REG_AU_REG0": [[81, "udma-spim-6-reg-au-reg0"]], "UDMA_SPIM_6_REG_AU_REG1": [[81, "udma-spim-6-reg-au-reg1"]], "UDMA_SPIM_6_REG_BINCU_TH": [[81, "udma-spim-6-reg-bincu-th"]], "UDMA_SPIM_6_REG_BINCU_CNT": [[81, "udma-spim-6-reg-bincu-cnt"]], "UDMA_SPIM_6_REG_BINCU_SETUP": [[81, "udma-spim-6-reg-bincu-setup"]], "UDMA_SPIM_6_REG_BINCU_VAL": [[81, "udma-spim-6-reg-bincu-val"]], "UDMA_SPIM_6_REG_FILT": [[81, "udma-spim-6-reg-filt"]], "UDMA_SPIM_6_REG_FILT_CMD": [[81, "udma-spim-6-reg-filt-cmd"]], "UDMA_SPIM_6_REG_STATUS": [[81, "udma-spim-6-reg-status"]], "UDMA_I2C": [[43, "udma-i2c"]], "Register Listing for UDMA_I2C": [[43, "register-listing-for-udma-i2c"]], "UDMA_I2C_REG_RX_SADDR": [[43, "udma-i2c-reg-rx-saddr"]], "UDMA_I2C_REG_RX_SIZE": [[43, "udma-i2c-reg-rx-size"]], "UDMA_I2C_REG_RX_CFG": [[43, "udma-i2c-reg-rx-cfg"]], "UDMA_I2C_REG_RX_INTCFG": [[43, "udma-i2c-reg-rx-intcfg"]], "UDMA_I2C_REG_TX_SADDR": [[43, "udma-i2c-reg-tx-saddr"]], "UDMA_I2C_REG_TX_SIZE": [[43, "udma-i2c-reg-tx-size"]], "UDMA_I2C_REG_TX_CFG": [[43, "udma-i2c-reg-tx-cfg"]], "UDMA_I2C_REG_TX_INTCFG": [[43, "udma-i2c-reg-tx-intcfg"]], "UDMA_I2C_REG_STATUS": [[43, "udma-i2c-reg-status"], [43, "id1"]], "UDMA_I2C_REG_SCIF_SETUP": [[43, "udma-i2c-reg-scif-setup"]], "UDMA_I2C_REG_ERROR": [[43, "udma-i2c-reg-error"]], "UDMA_I2C_REG_IRQ_EN": [[43, "udma-i2c-reg-irq-en"]], "UDMA_I2C_REG_VALID": [[43, "udma-i2c-reg-valid"]], "UDMA_I2C_REG_DATA": [[43, "udma-i2c-reg-data"]], "UDMA_I2C_REG_SCIF_ETU": [[43, "udma-i2c-reg-scif-etu"]], "UDMA_I2C_REG_AU_CFG": [[43, "udma-i2c-reg-au-cfg"]], "UDMA_I2C_REG_AU_REG0": [[43, "udma-i2c-reg-au-reg0"]], "UDMA_I2C_REG_AU_REG1": [[43, "udma-i2c-reg-au-reg1"]], "UDMA_I2C_REG_BINCU_TH": [[43, "udma-i2c-reg-bincu-th"]], "UDMA_I2C_REG_BINCU_CNT": [[43, "udma-i2c-reg-bincu-cnt"]], "UDMA_I2C_REG_BINCU_SETUP": [[43, "udma-i2c-reg-bincu-setup"]], "UDMA_I2C_REG_BINCU_VAL": [[43, "udma-i2c-reg-bincu-val"]], "UDMA_I2C_REG_FILT": [[43, "udma-i2c-reg-filt"]], "UDMA_I2C_REG_FILT_CMD": [[43, "udma-i2c-reg-filt-cmd"]], "PL230_PLACEHOLDER": [[14, "pl230-placeholder"]], "Register Listing for PL230_PLACEHOLDER": [[14, "register-listing-for-pl230-placeholder"]], "PL230_PLACEHOLDER_RESERVED0": [[14, "pl230-placeholder-reserved0"]], "PL230": [[13, "pl230"]], "Register Listing for PL230": [[13, "register-listing-for-pl230"]], "PL230_RESERVED0": [[13, "pl230-reserved0"]], "AES": [[0, "aes"]], "Register Listing for AES": [[0, "register-listing-for-aes"]], "AES_SFR_CRFUNC": [[0, "aes-sfr-crfunc"]], "AES_SFR_AR": [[0, "aes-sfr-ar"]], "AES_SFR_SRMFSM": [[0, "aes-sfr-srmfsm"]], "AES_SFR_FR": [[0, "aes-sfr-fr"]], "AES_SFR_OPT": [[0, "aes-sfr-opt"]], "AES_SFR_OPT1": [[0, "aes-sfr-opt1"]], "AES_SFR_SEGPTR_PTRID_IV": [[0, "aes-sfr-segptr-ptrid-iv"]], "AES_SFR_SEGPTR_PTRID_AKEY": [[0, "aes-sfr-segptr-ptrid-akey"]], "AES_SFR_SEGPTR_PTRID_AIB": [[0, "aes-sfr-segptr-ptrid-aib"]], "AES_SFR_SEGPTR_PTRID_AOB": [[0, "aes-sfr-segptr-ptrid-aob"]], "ALU": [[1, "alu"]], "Register Listing for ALU": [[1, "register-listing-for-alu"]], "ALU_RESERVED0": [[1, "alu-reserved0"]], "APB_THRU": [[2, "apb-thru"]], "Register Listing for APB_THRU": [[2, "register-listing-for-apb-thru"]], "APB_THRU_RESERVED0": [[2, "apb-thru-reserved0"]], "COMBOHASH": [[3, "combohash"]], "Register Listing for COMBOHASH": [[3, "register-listing-for-combohash"]], "COMBOHASH_SFR_CRFUNC": [[3, "combohash-sfr-crfunc"]], "COMBOHASH_SFR_AR": [[3, "combohash-sfr-ar"]], "COMBOHASH_SFR_SRMFSM": [[3, "combohash-sfr-srmfsm"]], "COMBOHASH_SFR_FR": [[3, "combohash-sfr-fr"]], "COMBOHASH_SFR_OPT1": [[3, "combohash-sfr-opt1"]], "COMBOHASH_SFR_OPT2": [[3, "combohash-sfr-opt2"]], "COMBOHASH_SFR_OPT3": [[3, "combohash-sfr-opt3"]], "COMBOHASH_SFR_SEGPTR_SEGID_LKEY": [[3, "combohash-sfr-segptr-segid-lkey"]], "COMBOHASH_SFR_SEGPTR_SEGID_KEY": [[3, "combohash-sfr-segptr-segid-key"]], "COMBOHASH_SFR_SEGPTR_SEGID_SCRT": [[3, "combohash-sfr-segptr-segid-scrt"]], "COMBOHASH_SFR_SEGPTR_SEGID_MSG": [[3, "combohash-sfr-segptr-segid-msg"]], "COMBOHASH_SFR_SEGPTR_SEGID_HOUT": [[3, "combohash-sfr-segptr-segid-hout"]], "COMBOHASH_SFR_SEGPTR_SEGID_SOB": [[3, "combohash-sfr-segptr-segid-sob"]], "DUART": [[4, "duart"]], "Register Listing for DUART": [[4, "register-listing-for-duart"]], "DUART_SFR_TXD": [[4, "duart-sfr-txd"]], "DUART_SFR_CR": [[4, "duart-sfr-cr"]], "DUART_SFR_SR": [[4, "duart-sfr-sr"]], "DUART_SFR_ETUC": [[4, "duart-sfr-etuc"]], "EVC": [[5, "evc"]], "Register Listing for EVC": [[5, "register-listing-for-evc"]], "EVC_SFR_CM7EVSEL_CM7EVSEL0": [[5, "evc-sfr-cm7evsel-cm7evsel0"]], "EVC_SFR_CM7EVSEL_CM7EVSEL1": [[5, "evc-sfr-cm7evsel-cm7evsel1"]], "EVC_SFR_CM7EVSEL_CM7EVSEL2": [[5, "evc-sfr-cm7evsel-cm7evsel2"]], "EVC_SFR_CM7EVSEL_CM7EVSEL3": [[5, "evc-sfr-cm7evsel-cm7evsel3"]], "EVC_SFR_CM7EVSEL_CM7EVSEL4": [[5, "evc-sfr-cm7evsel-cm7evsel4"]], "EVC_SFR_CM7EVSEL_CM7EVSEL5": [[5, "evc-sfr-cm7evsel-cm7evsel5"]], "EVC_SFR_CM7EVSEL_CM7EVSEL6": [[5, "evc-sfr-cm7evsel-cm7evsel6"]], "EVC_SFR_CM7EVSEL_CM7EVSEL7": [[5, "evc-sfr-cm7evsel-cm7evsel7"]], "EVC_SFR_CM7EVEN": [[5, "evc-sfr-cm7even"]], "EVC_SFR_CM7EVFR": [[5, "evc-sfr-cm7evfr"]], "EVC_SFR_TMREVSEL": [[5, "evc-sfr-tmrevsel"]], "EVC_SFR_PWMEVSEL": [[5, "evc-sfr-pwmevsel"]], "EVC_SFR_IFEVEN_IFEVEN0": [[5, "evc-sfr-ifeven-ifeven0"]], "EVC_SFR_IFEVEN_IFEVEN1": [[5, "evc-sfr-ifeven-ifeven1"]], "EVC_SFR_IFEVEN_IFEVEN2": [[5, "evc-sfr-ifeven-ifeven2"]], "EVC_SFR_IFEVEN_IFEVEN3": [[5, "evc-sfr-ifeven-ifeven3"]], "EVC_SFR_IFEVEN_IFEVEN4": [[5, "evc-sfr-ifeven-ifeven4"]], "EVC_SFR_IFEVEN_IFEVEN5": [[5, "evc-sfr-ifeven-ifeven5"]], "EVC_SFR_IFEVEN_IFEVEN6": [[5, "evc-sfr-ifeven-ifeven6"]], "EVC_SFR_IFEVEN_IFEVEN7": [[5, "evc-sfr-ifeven-ifeven7"]], "EVC_SFR_IFEVERRFR": [[5, "evc-sfr-ifeverrfr"]], "EVC_SFR_CM7ERRFR": [[5, "evc-sfr-cm7errfr"]], "GLUECHAIN": [[6, "gluechain"]], "Register Listing for GLUECHAIN": [[6, "register-listing-for-gluechain"]], "GLUECHAIN_SFR_GCMASK": [[6, "gluechain-sfr-gcmask"]], "GLUECHAIN_SFR_GCSR": [[6, "gluechain-sfr-gcsr"]], "GLUECHAIN_SFR_GCRST": [[6, "gluechain-sfr-gcrst"]], "GLUECHAIN_SFR_GCTEST": [[6, "gluechain-sfr-gctest"]], "Documentation for Cramium SoC": [[7, "documentation-for-cramium-soc"]], "Modules": [[7, "modules"]], "Register Groups": [[7, "register-groups"]], "Indices and tables": [[7, "indices-and-tables"]], "Interrupt Controller": [[8, "interrupt-controller"]], "Assigned Interrupts": [[8, "assigned-interrupts"]], "IOX": [[9, "iox"]], "Register Listing for IOX": [[9, "register-listing-for-iox"]], "IOX_SFR_AFSEL_CRAFSEL0": [[9, "iox-sfr-afsel-crafsel0"]], "IOX_SFR_AFSEL_CRAFSEL1": [[9, "iox-sfr-afsel-crafsel1"]], "IOX_SFR_AFSEL_CRAFSEL2": [[9, "iox-sfr-afsel-crafsel2"]], "IOX_SFR_AFSEL_CRAFSEL3": [[9, "iox-sfr-afsel-crafsel3"]], "IOX_SFR_AFSEL_CRAFSEL4": [[9, "iox-sfr-afsel-crafsel4"]], "IOX_SFR_AFSEL_CRAFSEL5": [[9, "iox-sfr-afsel-crafsel5"]], "IOX_SFR_AFSEL_CRAFSEL6": [[9, "iox-sfr-afsel-crafsel6"]], "IOX_SFR_AFSEL_CRAFSEL7": [[9, "iox-sfr-afsel-crafsel7"]], "IOX_SFR_INTCR_CRINT0": [[9, "iox-sfr-intcr-crint0"]], "IOX_SFR_INTCR_CRINT1": [[9, "iox-sfr-intcr-crint1"]], "IOX_SFR_INTCR_CRINT2": [[9, "iox-sfr-intcr-crint2"]], "IOX_SFR_INTCR_CRINT3": [[9, "iox-sfr-intcr-crint3"]], "IOX_SFR_INTCR_CRINT4": [[9, "iox-sfr-intcr-crint4"]], "IOX_SFR_INTCR_CRINT5": [[9, "iox-sfr-intcr-crint5"]], "IOX_SFR_INTCR_CRINT6": [[9, "iox-sfr-intcr-crint6"]], "IOX_SFR_INTCR_CRINT7": [[9, "iox-sfr-intcr-crint7"]], "IOX_SFR_INTFR": [[9, "iox-sfr-intfr"]], "IOX_SFR_GPIOOUT_CRGO0": [[9, "iox-sfr-gpioout-crgo0"]], "IOX_SFR_GPIOOUT_CRGO1": [[9, "iox-sfr-gpioout-crgo1"]], "IOX_SFR_GPIOOUT_CRGO2": [[9, "iox-sfr-gpioout-crgo2"]], "IOX_SFR_GPIOOUT_CRGO3": [[9, "iox-sfr-gpioout-crgo3"]], "IOX_SFR_GPIOOE_CRGOE0": [[9, "iox-sfr-gpiooe-crgoe0"]], "IOX_SFR_GPIOOE_CRGOE1": [[9, "iox-sfr-gpiooe-crgoe1"]], "IOX_SFR_GPIOOE_CRGOE2": [[9, "iox-sfr-gpiooe-crgoe2"]], "IOX_SFR_GPIOOE_CRGOE3": [[9, "iox-sfr-gpiooe-crgoe3"]], "IOX_SFR_GPIOPU_CRGPU0": [[9, "iox-sfr-gpiopu-crgpu0"]], "IOX_SFR_GPIOPU_CRGPU1": [[9, "iox-sfr-gpiopu-crgpu1"]], "IOX_SFR_GPIOPU_CRGPU2": [[9, "iox-sfr-gpiopu-crgpu2"]], "IOX_SFR_GPIOPU_CRGPU3": [[9, "iox-sfr-gpiopu-crgpu3"]], "IOX_SFR_GPIOIN_SRGI0": [[9, "iox-sfr-gpioin-srgi0"]], "IOX_SFR_GPIOIN_SRGI1": [[9, "iox-sfr-gpioin-srgi1"]], "IOX_SFR_GPIOIN_SRGI2": [[9, "iox-sfr-gpioin-srgi2"]], "IOX_SFR_GPIOIN_SRGI3": [[9, "iox-sfr-gpioin-srgi3"]], "IOX_SFR_PIOSEL": [[9, "iox-sfr-piosel"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel0"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel1"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel2"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel3"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow0"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow1"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow2"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow3"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel0"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel1"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel2"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel3"]], "MDMA": [[10, "mdma"]], "Register Listing for MDMA": [[10, "register-listing-for-mdma"]], "MDMA_SFR_EVSEL_CR_EVSEL0": [[10, "mdma-sfr-evsel-cr-evsel0"]], "MDMA_SFR_EVSEL_CR_EVSEL1": [[10, "mdma-sfr-evsel-cr-evsel1"]], "MDMA_SFR_EVSEL_CR_EVSEL2": [[10, "mdma-sfr-evsel-cr-evsel2"]], "MDMA_SFR_EVSEL_CR_EVSEL3": [[10, "mdma-sfr-evsel-cr-evsel3"]], "MDMA_SFR_EVSEL_CR_EVSEL4": [[10, "mdma-sfr-evsel-cr-evsel4"]], "MDMA_SFR_EVSEL_CR_EVSEL5": [[10, "mdma-sfr-evsel-cr-evsel5"]], "MDMA_SFR_EVSEL_CR_EVSEL6": [[10, "mdma-sfr-evsel-cr-evsel6"]], "MDMA_SFR_EVSEL_CR_EVSEL7": [[10, "mdma-sfr-evsel-cr-evsel7"]], "MDMA_SFR_CR_CR_MDMAREQ0": [[10, "mdma-sfr-cr-cr-mdmareq0"]], "MDMA_SFR_CR_CR_MDMAREQ1": [[10, "mdma-sfr-cr-cr-mdmareq1"]], "MDMA_SFR_CR_CR_MDMAREQ2": [[10, "mdma-sfr-cr-cr-mdmareq2"]], "MDMA_SFR_CR_CR_MDMAREQ3": [[10, "mdma-sfr-cr-cr-mdmareq3"]], "MDMA_SFR_CR_CR_MDMAREQ4": [[10, "mdma-sfr-cr-cr-mdmareq4"]], "MDMA_SFR_CR_CR_MDMAREQ5": [[10, "mdma-sfr-cr-cr-mdmareq5"]], "MDMA_SFR_CR_CR_MDMAREQ6": [[10, "mdma-sfr-cr-cr-mdmareq6"]], "MDMA_SFR_CR_CR_MDMAREQ7": [[10, "mdma-sfr-cr-cr-mdmareq7"]], "MDMA_SFR_SR_SR_MDMAREQ0": [[10, "mdma-sfr-sr-sr-mdmareq0"]], "MDMA_SFR_SR_SR_MDMAREQ1": [[10, "mdma-sfr-sr-sr-mdmareq1"]], "MDMA_SFR_SR_SR_MDMAREQ2": [[10, "mdma-sfr-sr-sr-mdmareq2"]], "MDMA_SFR_SR_SR_MDMAREQ3": [[10, "mdma-sfr-sr-sr-mdmareq3"]], "MDMA_SFR_SR_SR_MDMAREQ4": [[10, "mdma-sfr-sr-sr-mdmareq4"]], "MDMA_SFR_SR_SR_MDMAREQ5": [[10, "mdma-sfr-sr-sr-mdmareq5"]], "MDMA_SFR_SR_SR_MDMAREQ6": [[10, "mdma-sfr-sr-sr-mdmareq6"]], "MDMA_SFR_SR_SR_MDMAREQ7": [[10, "mdma-sfr-sr-sr-mdmareq7"]], "MESH": [[11, "mesh"]], "Register Listing for MESH": [[11, "register-listing-for-mesh"]], "MESH_SFR_MLDRV_CR_MLDRV0": [[11, "mesh-sfr-mldrv-cr-mldrv0"]], "MESH_SFR_MLIE_CR_MLIE0": [[11, "mesh-sfr-mlie-cr-mlie0"]], "MESH_SFR_MLSR_SR_MLSR0": [[11, "mesh-sfr-mlsr-sr-mlsr0"]], "MESH_SFR_MLSR_SR_MLSR1": [[11, "mesh-sfr-mlsr-sr-mlsr1"]], "MESH_SFR_MLSR_SR_MLSR2": [[11, "mesh-sfr-mlsr-sr-mlsr2"]], "MESH_SFR_MLSR_SR_MLSR3": [[11, "mesh-sfr-mlsr-sr-mlsr3"]], "MESH_SFR_MLSR_SR_MLSR4": [[11, "mesh-sfr-mlsr-sr-mlsr4"]], "MESH_SFR_MLSR_SR_MLSR5": [[11, "mesh-sfr-mlsr-sr-mlsr5"]], "MESH_SFR_MLSR_SR_MLSR6": [[11, "mesh-sfr-mlsr-sr-mlsr6"]], "MESH_SFR_MLSR_SR_MLSR7": [[11, "mesh-sfr-mlsr-sr-mlsr7"]], "PKE": [[12, "pke"]], "Register Listing for PKE": [[12, "register-listing-for-pke"]], "PKE_SFR_CRFUNC": [[12, "pke-sfr-crfunc"]], "PKE_SFR_AR": [[12, "pke-sfr-ar"]], "PKE_SFR_SRMFSM": [[12, "pke-sfr-srmfsm"]], "PKE_SFR_FR": [[12, "pke-sfr-fr"]], "PKE_SFR_OPTNW": [[12, "pke-sfr-optnw"]], "PKE_SFR_OPTEW": [[12, "pke-sfr-optew"]], "PKE_SFR_OPTMASK": [[12, "pke-sfr-optmask"]], "PKE_SFR_SEGPTR_PTRID_PCON": [[12, "pke-sfr-segptr-ptrid-pcon"]], "PKE_SFR_SEGPTR_PTRID_PIB0": [[12, "pke-sfr-segptr-ptrid-pib0"]], "PKE_SFR_SEGPTR_PTRID_PIB1": [[12, "pke-sfr-segptr-ptrid-pib1"]], "PKE_SFR_SEGPTR_PTRID_PKB": [[12, "pke-sfr-segptr-ptrid-pkb"]], "PKE_SFR_SEGPTR_PTRID_POB": [[12, "pke-sfr-segptr-ptrid-pob"]], "PWM": [[15, "pwm"]], "Register Listing for PWM": [[15, "register-listing-for-pwm"]], "PWM_RESERVED0": [[15, "pwm-reserved0"]], "QFC": [[16, "qfc"]], "Register Listing for QFC": [[16, "register-listing-for-qfc"]], "QFC_SFR_IO": [[16, "qfc-sfr-io"]], "QFC_SFR_AR": [[16, "qfc-sfr-ar"]], "QFC_SFR_IODRV": [[16, "qfc-sfr-iodrv"]], "QFC_CR_XIP_ADDRMODE": [[16, "qfc-cr-xip-addrmode"]], "QFC_CR_XIP_OPCODE": [[16, "qfc-cr-xip-opcode"]], "QFC_CR_XIP_WIDTH": [[16, "qfc-cr-xip-width"]], "QFC_CR_XIP_SSEL": [[16, "qfc-cr-xip-ssel"]], "QFC_CR_XIP_DUMCYC": [[16, "qfc-cr-xip-dumcyc"]], "QFC_CR_XIP_CFG": [[16, "qfc-cr-xip-cfg"]], "QFC_CR_AESKEY_AESKEYIN0": [[16, "qfc-cr-aeskey-aeskeyin0"]], "QFC_CR_AESKEY_AESKEYIN1": [[16, "qfc-cr-aeskey-aeskeyin1"]], "QFC_CR_AESKEY_AESKEYIN2": [[16, "qfc-cr-aeskey-aeskeyin2"]], "QFC_CR_AESKEY_AESKEYIN3": [[16, "qfc-cr-aeskey-aeskeyin3"]], "QFC_CR_AESENA": [[16, "qfc-cr-aesena"]], "RP_PIO": [[17, "rp-pio"]], "Register Listing for RP_PIO": [[17, "register-listing-for-rp-pio"]], "RP_PIO_SFR_CTRL": [[17, "rp-pio-sfr-ctrl"]], "RP_PIO_SFR_FSTAT": [[17, "rp-pio-sfr-fstat"]], "RP_PIO_SFR_FDEBUG": [[17, "rp-pio-sfr-fdebug"]], "RP_PIO_SFR_FLEVEL": [[17, "rp-pio-sfr-flevel"]], "RP_PIO_SFR_TXF0": [[17, "rp-pio-sfr-txf0"]], "RP_PIO_SFR_TXF1": [[17, "rp-pio-sfr-txf1"]], "RP_PIO_SFR_TXF2": [[17, "rp-pio-sfr-txf2"]], "RP_PIO_SFR_TXF3": [[17, "rp-pio-sfr-txf3"]], "RP_PIO_SFR_RXF0": [[17, "rp-pio-sfr-rxf0"]], "RP_PIO_SFR_RXF1": [[17, "rp-pio-sfr-rxf1"]], "RP_PIO_SFR_RXF2": [[17, "rp-pio-sfr-rxf2"]], "RP_PIO_SFR_RXF3": [[17, "rp-pio-sfr-rxf3"]], "RP_PIO_SFR_IRQ": [[17, "rp-pio-sfr-irq"]], "RP_PIO_SFR_IRQ_FORCE": [[17, "rp-pio-sfr-irq-force"]], "RP_PIO_SFR_SYNC_BYPASS": [[17, "rp-pio-sfr-sync-bypass"]], "RP_PIO_SFR_DBG_PADOUT": [[17, "rp-pio-sfr-dbg-padout"]], "RP_PIO_SFR_DBG_PADOE": [[17, "rp-pio-sfr-dbg-padoe"]], "RP_PIO_SFR_DBG_CFGINFO": [[17, "rp-pio-sfr-dbg-cfginfo"]], "RP_PIO_SFR_INSTR_MEM0": [[17, "rp-pio-sfr-instr-mem0"]], "RP_PIO_SFR_INSTR_MEM1": [[17, "rp-pio-sfr-instr-mem1"]], "RP_PIO_SFR_INSTR_MEM2": [[17, "rp-pio-sfr-instr-mem2"]], "RP_PIO_SFR_INSTR_MEM3": [[17, "rp-pio-sfr-instr-mem3"]], "RP_PIO_SFR_INSTR_MEM4": [[17, "rp-pio-sfr-instr-mem4"]], "RP_PIO_SFR_INSTR_MEM5": [[17, "rp-pio-sfr-instr-mem5"]], "RP_PIO_SFR_INSTR_MEM6": [[17, "rp-pio-sfr-instr-mem6"]], "RP_PIO_SFR_INSTR_MEM7": [[17, "rp-pio-sfr-instr-mem7"]], "RP_PIO_SFR_INSTR_MEM8": [[17, "rp-pio-sfr-instr-mem8"]], "RP_PIO_SFR_INSTR_MEM9": [[17, "rp-pio-sfr-instr-mem9"]], "RP_PIO_SFR_INSTR_MEM10": [[17, "rp-pio-sfr-instr-mem10"]], "RP_PIO_SFR_INSTR_MEM11": [[17, "rp-pio-sfr-instr-mem11"]], "RP_PIO_SFR_INSTR_MEM12": [[17, "rp-pio-sfr-instr-mem12"]], "RP_PIO_SFR_INSTR_MEM13": [[17, "rp-pio-sfr-instr-mem13"]], "RP_PIO_SFR_INSTR_MEM14": [[17, "rp-pio-sfr-instr-mem14"]], "RP_PIO_SFR_INSTR_MEM15": [[17, "rp-pio-sfr-instr-mem15"]], "RP_PIO_SFR_INSTR_MEM16": [[17, "rp-pio-sfr-instr-mem16"]], "RP_PIO_SFR_INSTR_MEM17": [[17, "rp-pio-sfr-instr-mem17"]], "RP_PIO_SFR_INSTR_MEM18": [[17, "rp-pio-sfr-instr-mem18"]], "RP_PIO_SFR_INSTR_MEM19": [[17, "rp-pio-sfr-instr-mem19"]], "RP_PIO_SFR_INSTR_MEM20": [[17, "rp-pio-sfr-instr-mem20"]], "RP_PIO_SFR_INSTR_MEM21": [[17, "rp-pio-sfr-instr-mem21"]], "RP_PIO_SFR_INSTR_MEM22": [[17, "rp-pio-sfr-instr-mem22"]], "RP_PIO_SFR_INSTR_MEM23": [[17, "rp-pio-sfr-instr-mem23"]], "RP_PIO_SFR_INSTR_MEM24": [[17, "rp-pio-sfr-instr-mem24"]], "RP_PIO_SFR_INSTR_MEM25": [[17, "rp-pio-sfr-instr-mem25"]], "RP_PIO_SFR_INSTR_MEM26": [[17, "rp-pio-sfr-instr-mem26"]], "RP_PIO_SFR_INSTR_MEM27": [[17, "rp-pio-sfr-instr-mem27"]], "RP_PIO_SFR_INSTR_MEM28": [[17, "rp-pio-sfr-instr-mem28"]], "RP_PIO_SFR_INSTR_MEM29": [[17, "rp-pio-sfr-instr-mem29"]], "RP_PIO_SFR_INSTR_MEM30": [[17, "rp-pio-sfr-instr-mem30"]], "RP_PIO_SFR_INSTR_MEM31": [[17, "rp-pio-sfr-instr-mem31"]], "RP_PIO_SFR_SM0_CLKDIV": [[17, "rp-pio-sfr-sm0-clkdiv"]], "RP_PIO_SFR_SM0_EXECCTRL": [[17, "rp-pio-sfr-sm0-execctrl"]], "RP_PIO_SFR_SM0_SHIFTCTRL": [[17, "rp-pio-sfr-sm0-shiftctrl"]], "RP_PIO_SFR_SM0_ADDR": [[17, "rp-pio-sfr-sm0-addr"]], "RP_PIO_SFR_SM0_INSTR": [[17, "rp-pio-sfr-sm0-instr"]], "RP_PIO_SFR_SM0_PINCTRL": [[17, "rp-pio-sfr-sm0-pinctrl"]], "RP_PIO_SFR_SM1_CLKDIV": [[17, "rp-pio-sfr-sm1-clkdiv"]], "RP_PIO_SFR_SM1_EXECCTRL": [[17, "rp-pio-sfr-sm1-execctrl"]], "RP_PIO_SFR_SM1_SHIFTCTRL": [[17, "rp-pio-sfr-sm1-shiftctrl"]], "RP_PIO_SFR_SM1_ADDR": [[17, "rp-pio-sfr-sm1-addr"]], "RP_PIO_SFR_SM1_INSTR": [[17, "rp-pio-sfr-sm1-instr"]], "RP_PIO_SFR_SM1_PINCTRL": [[17, "rp-pio-sfr-sm1-pinctrl"]], "RP_PIO_SFR_SM2_CLKDIV": [[17, "rp-pio-sfr-sm2-clkdiv"]], "RP_PIO_SFR_SM2_EXECCTRL": [[17, "rp-pio-sfr-sm2-execctrl"]], "RP_PIO_SFR_SM2_SHIFTCTRL": [[17, "rp-pio-sfr-sm2-shiftctrl"]], "RP_PIO_SFR_SM2_ADDR": [[17, "rp-pio-sfr-sm2-addr"]], "RP_PIO_SFR_SM2_INSTR": [[17, "rp-pio-sfr-sm2-instr"]], "RP_PIO_SFR_SM2_PINCTRL": [[17, "rp-pio-sfr-sm2-pinctrl"]], "RP_PIO_SFR_SM3_CLKDIV": [[17, "rp-pio-sfr-sm3-clkdiv"]], "RP_PIO_SFR_SM3_EXECCTRL": [[17, "rp-pio-sfr-sm3-execctrl"]], "RP_PIO_SFR_SM3_SHIFTCTRL": [[17, "rp-pio-sfr-sm3-shiftctrl"]], "RP_PIO_SFR_SM3_ADDR": [[17, "rp-pio-sfr-sm3-addr"]], "RP_PIO_SFR_SM3_INSTR": [[17, "rp-pio-sfr-sm3-instr"]], "RP_PIO_SFR_SM3_PINCTRL": [[17, "rp-pio-sfr-sm3-pinctrl"]], "RP_PIO_SFR_INTR": [[17, "rp-pio-sfr-intr"]], "RP_PIO_SFR_IRQ0_INTE": [[17, "rp-pio-sfr-irq0-inte"]], "RP_PIO_SFR_IRQ0_INTF": [[17, "rp-pio-sfr-irq0-intf"]], "RP_PIO_SFR_IRQ0_INTS": [[17, "rp-pio-sfr-irq0-ints"]], "RP_PIO_SFR_IRQ1_INTE": [[17, "rp-pio-sfr-irq1-inte"]], "RP_PIO_SFR_IRQ1_INTF": [[17, "rp-pio-sfr-irq1-intf"]], "RP_PIO_SFR_IRQ1_INTS": [[17, "rp-pio-sfr-irq1-ints"]], "RP_PIO_SFR_IO_OE_INV": [[17, "rp-pio-sfr-io-oe-inv"]], "RP_PIO_SFR_IO_O_INV": [[17, "rp-pio-sfr-io-o-inv"]], "RP_PIO_SFR_IO_I_INV": [[17, "rp-pio-sfr-io-i-inv"]], "RP_PIO_SFR_FIFO_MARGIN": [[17, "rp-pio-sfr-fifo-margin"]], "RP_PIO_SFR_ZERO0": [[17, "rp-pio-sfr-zero0"]], "RP_PIO_SFR_ZERO1": [[17, "rp-pio-sfr-zero1"]], "RP_PIO_SFR_ZERO2": [[17, "rp-pio-sfr-zero2"]], "RP_PIO_SFR_ZERO3": [[17, "rp-pio-sfr-zero3"]], "SCE_GLBSFR": [[18, "sce-glbsfr"]], "Register Listing for SCE_GLBSFR": [[18, "register-listing-for-sce-glbsfr"]], "SCE_GLBSFR_SFR_SCEMODE": [[18, "sce-glbsfr-sfr-scemode"]], "SCE_GLBSFR_SFR_SUBEN": [[18, "sce-glbsfr-sfr-suben"]], "SCE_GLBSFR_SFR_AHBS": [[18, "sce-glbsfr-sfr-ahbs"]], "SCE_GLBSFR_SFR_SRBUSY": [[18, "sce-glbsfr-sfr-srbusy"]], "SCE_GLBSFR_SFR_FRDONE": [[18, "sce-glbsfr-sfr-frdone"]], "SCE_GLBSFR_SFR_FRERR": [[18, "sce-glbsfr-sfr-frerr"]], "SCE_GLBSFR_SFR_ARCLR": [[18, "sce-glbsfr-sfr-arclr"]], "SCE_GLBSFR_SFR_TICKCYC": [[18, "sce-glbsfr-sfr-tickcyc"]], "SCE_GLBSFR_SFR_TICKCNT": [[18, "sce-glbsfr-sfr-tickcnt"]], "SCE_GLBSFR_SFR_FFEN": [[18, "sce-glbsfr-sfr-ffen"]], "SCE_GLBSFR_SFR_FFCLR": [[18, "sce-glbsfr-sfr-ffclr"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF0": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff0"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF1": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff1"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF2": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff2"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF3": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff3"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF4": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff4"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF5": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff5"]], "SCEDMA": [[19, "scedma"]], "Register Listing for SCEDMA": [[19, "register-listing-for-scedma"]], "SCEDMA_SFR_SCHSTART_AR": [[19, "scedma-sfr-schstart-ar"]], "SCEDMA_SFR_XCH_FUNC": [[19, "scedma-sfr-xch-func"]], "SCEDMA_SFR_XCH_OPT": [[19, "scedma-sfr-xch-opt"]], "SCEDMA_SFR_XCH_AXSTART": [[19, "scedma-sfr-xch-axstart"]], "SCEDMA_SFR_XCH_SEGID": [[19, "scedma-sfr-xch-segid"]], "SCEDMA_SFR_XCH_SEGSTART": [[19, "scedma-sfr-xch-segstart"]], "SCEDMA_SFR_XCH_TRANSIZE": [[19, "scedma-sfr-xch-transize"]], "SCEDMA_SFR_SCH_FUNC": [[19, "scedma-sfr-sch-func"]], "SCEDMA_SFR_SCH_OPT": [[19, "scedma-sfr-sch-opt"]], "SCEDMA_SFR_SCH_AXSTART": [[19, "scedma-sfr-sch-axstart"]], "SCEDMA_SFR_SCH_SEGID": [[19, "scedma-sfr-sch-segid"]], "SCEDMA_SFR_SCH_SEGSTART": [[19, "scedma-sfr-sch-segstart"]], "SCEDMA_SFR_SCH_TRANSIZE": [[19, "scedma-sfr-sch-transize"]], "SCEDMA_SFR_ICH_OPT": [[19, "scedma-sfr-ich-opt"]], "SCEDMA_SFR_ICH_SEGID": [[19, "scedma-sfr-ich-segid"]], "SCEDMA_SFR_ICH_RPSTART": [[19, "scedma-sfr-ich-rpstart"]], "SCEDMA_SFR_ICH_WPSTART": [[19, "scedma-sfr-ich-wpstart"]], "SCEDMA_SFR_ICH_TRANSIZE": [[19, "scedma-sfr-ich-transize"]], "SDDC": [[20, "sddc"]], "Register Listing for SDDC": [[20, "register-listing-for-sddc"]], "SDDC_SFR_IO": [[20, "sddc-sfr-io"]], "SDDC_SFR_AR": [[20, "sddc-sfr-ar"]], "SDDC_CR_OCR": [[20, "sddc-cr-ocr"]], "SDDC_CR_RDFFTHRES": [[20, "sddc-cr-rdffthres"]], "SDDC_CR_REV": [[20, "sddc-cr-rev"]], "SDDC_CR_BACSA": [[20, "sddc-cr-bacsa"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func0"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func1"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func2"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func3"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func4"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func5"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func6"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func7"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr0"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr1"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr2"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr3"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr4"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr5"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr6"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr7"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code0"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code1"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code2"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code3"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code4"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code5"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code6"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code7"]], "SDDC_CR_WRITE_PROTECT": [[20, "sddc-cr-write-protect"]], "SDDC_CR_REG_DSR": [[20, "sddc-cr-reg-dsr"]], "SDDC_CR_REG_CID_CFG_REG_CID0": [[20, "sddc-cr-reg-cid-cfg-reg-cid0"]], "SDDC_CR_REG_CID_CFG_REG_CID1": [[20, "sddc-cr-reg-cid-cfg-reg-cid1"]], "SDDC_CR_REG_CID_CFG_REG_CID2": [[20, "sddc-cr-reg-cid-cfg-reg-cid2"]], "SDDC_CR_REG_CID_CFG_REG_CID3": [[20, "sddc-cr-reg-cid-cfg-reg-cid3"]], "SDDC_CR_REG_CSD_CFG_REG_CSD0": [[20, "sddc-cr-reg-csd-cfg-reg-csd0"]], "SDDC_CR_REG_CSD_CFG_REG_CSD1": [[20, "sddc-cr-reg-csd-cfg-reg-csd1"]], "SDDC_CR_REG_CSD_CFG_REG_CSD2": [[20, "sddc-cr-reg-csd-cfg-reg-csd2"]], "SDDC_CR_REG_CSD_CFG_REG_CSD3": [[20, "sddc-cr-reg-csd-cfg-reg-csd3"]], "SDDC_CR_REG_SCR_CFG_REG_SCR0": [[20, "sddc-cr-reg-scr-cfg-reg-scr0"]], "SDDC_CR_REG_SCR_CFG_REG_SCR1": [[20, "sddc-cr-reg-scr-cfg-reg-scr1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status0"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status2"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status3"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status4"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status5"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status6"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status7"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status8"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status9"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status10"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status11"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status12"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status13"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status14"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func0"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func1"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func2"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func3"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func4"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func5"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func6"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func7"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func8"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func9"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func10"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func11"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func12"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func13"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func14"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func16"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func17"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code0"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code1"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code2"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code3"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code4"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code5"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code6"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code0"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code1"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code2"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code3"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code4"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code5"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code6"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info0"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info1"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info2"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info3"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info4"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info5"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info6"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code0"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code1"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code2"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code3"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code4"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code5"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code6"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info0"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info1"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info2"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info3"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info4"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info5"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info6"]], "SDDC_CR_REG_UHS_1_SUPPORT": [[20, "sddc-cr-reg-uhs-1-support"]], "SENSORC": [[21, "sensorc"]], "Register Listing for SENSORC": [[21, "register-listing-for-sensorc"]], "SENSORC_SFR_VDMASK0": [[21, "sensorc-sfr-vdmask0"]], "SENSORC_SFR_VDMASK1": [[21, "sensorc-sfr-vdmask1"]], "SENSORC_SFR_VDSR": [[21, "sensorc-sfr-vdsr"]], "SENSORC_SFR_LDMASK": [[21, "sensorc-sfr-ldmask"]], "SENSORC_SFR_LDSR": [[21, "sensorc-sfr-ldsr"]], "SENSORC_SFR_LDCFG": [[21, "sensorc-sfr-ldcfg"]], "SENSORC_SFR_VDCFG_CR_VDCFG0": [[21, "sensorc-sfr-vdcfg-cr-vdcfg0"]], "SENSORC_SFR_VDCFG_CR_VDCFG1": [[21, "sensorc-sfr-vdcfg-cr-vdcfg1"]], "SENSORC_SFR_VDCFG_CR_VDCFG2": [[21, "sensorc-sfr-vdcfg-cr-vdcfg2"]], "SENSORC_SFR_VDCFG_CR_VDCFG3": [[21, "sensorc-sfr-vdcfg-cr-vdcfg3"]], "SENSORC_SFR_VDCFG_CR_VDCFG4": [[21, "sensorc-sfr-vdcfg-cr-vdcfg4"]], "SENSORC_SFR_VDCFG_CR_VDCFG5": [[21, "sensorc-sfr-vdcfg-cr-vdcfg5"]], "SENSORC_SFR_VDCFG_CR_VDCFG6": [[21, "sensorc-sfr-vdcfg-cr-vdcfg6"]], "SENSORC_SFR_VDCFG_CR_VDCFG7": [[21, "sensorc-sfr-vdcfg-cr-vdcfg7"]], "SYSCTRL": [[22, "sysctrl"]], "Register Listing for SYSCTRL": [[22, "register-listing-for-sysctrl"]], "SYSCTRL_SFR_CGUSEC": [[22, "sysctrl-sfr-cgusec"]], "SYSCTRL_SFR_CGULP": [[22, "sysctrl-sfr-cgulp"]], "SYSCTRL_SFR_CGUSEL0": [[22, "sysctrl-sfr-cgusel0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR0": [[22, "sysctrl-sfr-cgufd-cfgfdcr0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR1": [[22, "sysctrl-sfr-cgufd-cfgfdcr1"]], "SYSCTRL_SFR_CGUFD_CFGFDCR2": [[22, "sysctrl-sfr-cgufd-cfgfdcr2"]], "SYSCTRL_SFR_CGUFD_CFGFDCR3": [[22, "sysctrl-sfr-cgufd-cfgfdcr3"]], "SYSCTRL_SFR_CGUFD_CFGFDCR4": [[22, "sysctrl-sfr-cgufd-cfgfdcr4"]], "SYSCTRL_SFR_CGUSET": [[22, "sysctrl-sfr-cguset"]], "SYSCTRL_SFR_CGUSEL1": [[22, "sysctrl-sfr-cgusel1"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ0": [[22, "sysctrl-sfr-cgufssr-fsfreq0"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ1": [[22, "sysctrl-sfr-cgufssr-fsfreq1"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ2": [[22, "sysctrl-sfr-cgufssr-fsfreq2"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ3": [[22, "sysctrl-sfr-cgufssr-fsfreq3"]], "SYSCTRL_SFR_CGUFSVLD": [[22, "sysctrl-sfr-cgufsvld"]], "SYSCTRL_SFR_CGUFSCR": [[22, "sysctrl-sfr-cgufscr"]], "SYSCTRL_SFR_ACLKGR": [[22, "sysctrl-sfr-aclkgr"]], "SYSCTRL_SFR_HCLKGR": [[22, "sysctrl-sfr-hclkgr"]], "SYSCTRL_SFR_ICLKGR": [[22, "sysctrl-sfr-iclkgr"]], "SYSCTRL_SFR_PCLKGR": [[22, "sysctrl-sfr-pclkgr"]], "SYSCTRL_SFR_RCURST0": [[22, "sysctrl-sfr-rcurst0"]], "SYSCTRL_SFR_RCURST1": [[22, "sysctrl-sfr-rcurst1"]], "SYSCTRL_SFR_RCUSRCFR": [[22, "sysctrl-sfr-rcusrcfr"]], "SYSCTRL_SFR_IPCARIPFLOW": [[22, "sysctrl-sfr-ipcaripflow"]], "SYSCTRL_SFR_IPCEN": [[22, "sysctrl-sfr-ipcen"]], "SYSCTRL_SFR_IPCLPEN": [[22, "sysctrl-sfr-ipclpen"]], "SYSCTRL_SFR_IPCOSC": [[22, "sysctrl-sfr-ipcosc"]], "SYSCTRL_SFR_IPCPLLMN": [[22, "sysctrl-sfr-ipcpllmn"]], "SYSCTRL_SFR_IPCPLLF": [[22, "sysctrl-sfr-ipcpllf"]], "SYSCTRL_SFR_IPCPLLQ": [[22, "sysctrl-sfr-ipcpllq"]], "SYSCTRL_SFR_IPCCR": [[22, "sysctrl-sfr-ipccr"]], "TIMER_INTF": [[23, "timer-intf"]], "Register Listing for TIMER_INTF": [[23, "register-listing-for-timer-intf"]], "TIMER_INTF_RESERVED0": [[23, "timer-intf-reserved0"]], "TRNG": [[24, "trng"]], "Register Listing for TRNG": [[24, "register-listing-for-trng"]], "TRNG_SFR_CRSRC": [[24, "trng-sfr-crsrc"]], "TRNG_SFR_AR_STOP": [[24, "trng-sfr-ar-stop"]], "TRNG_SFR_PP": [[24, "trng-sfr-pp"]], "TRNG_SFR_OPT": [[24, "trng-sfr-opt"]], "TRNG_SFR_SR": [[24, "trng-sfr-sr"]], "UDMA_ADC": [[25, "udma-adc"]], "Register Listing for UDMA_ADC": [[25, "register-listing-for-udma-adc"]], "UDMA_ADC_RESERVED0": [[25, "udma-adc-reserved0"]], "UDMA_CAMERA": [[26, "udma-camera"]], "Register Listing for UDMA_CAMERA": [[26, "register-listing-for-udma-camera"]], "UDMA_CAMERA_REG_RX_SADDR": [[26, "udma-camera-reg-rx-saddr"]], "UDMA_CAMERA_REG_RX_SIZE": [[26, "udma-camera-reg-rx-size"]], "UDMA_CAMERA_REG_RX_CFG": [[26, "udma-camera-reg-rx-cfg"]], "UDMA_CAMERA_REG_CAM_CFG_GLOB": [[26, "udma-camera-reg-cam-cfg-glob"]], "UDMA_CAMERA_REG_CAM_CFG_LL": [[26, "udma-camera-reg-cam-cfg-ll"]], "UDMA_CAMERA_REG_CAM_CFG_UR": [[26, "udma-camera-reg-cam-cfg-ur"]], "UDMA_CAMERA_REG_CAM_CFG_SIZE": [[26, "udma-camera-reg-cam-cfg-size"]], "UDMA_CAMERA_REG_CAM_CFG_FILTER": [[26, "udma-camera-reg-cam-cfg-filter"]], "UDMA_CAMERA_REG_CAM_VSYNC_POLARITY": [[26, "udma-camera-reg-cam-vsync-polarity"]], "UDMA_CTRL": [[34, "udma-ctrl"]], "Register Listing for UDMA_CTRL": [[34, "register-listing-for-udma-ctrl"]], "UDMA_CTRL_REG_CG": [[34, "udma-ctrl-reg-cg"]], "UDMA_CTRL_REG_CFG_EVT": [[34, "udma-ctrl-reg-cfg-evt"]], "UDMA_CTRL_REG_RST": [[34, "udma-ctrl-reg-rst"]], "UDMA_FILTER": [[35, "udma-filter"]], "Register Listing for UDMA_FILTER": [[35, "register-listing-for-udma-filter"]], "UDMA_FILTER_REG_TX_CH0_ADD": [[35, "udma-filter-reg-tx-ch0-add"]], "UDMA_FILTER_REG_TX_CH0_CFG": [[35, "udma-filter-reg-tx-ch0-cfg"]], "UDMA_FILTER_REG_TX_CH0_LEN0": [[35, "udma-filter-reg-tx-ch0-len0"]], "UDMA_FILTER_REG_TX_CH0_LEN1": [[35, "udma-filter-reg-tx-ch0-len1"]], "UDMA_FILTER_REG_TX_CH0_LEN2": [[35, "udma-filter-reg-tx-ch0-len2"]], "UDMA_FILTER_REG_TX_CH1_ADD": [[35, "udma-filter-reg-tx-ch1-add"]], "UDMA_FILTER_REG_TX_CH1_CFG": [[35, "udma-filter-reg-tx-ch1-cfg"]], "UDMA_FILTER_REG_TX_CH1_LEN0": [[35, "udma-filter-reg-tx-ch1-len0"]], "UDMA_FILTER_REG_TX_CH1_LEN1": [[35, "udma-filter-reg-tx-ch1-len1"]], "UDMA_FILTER_REG_TX_CH1_LEN2": [[35, "udma-filter-reg-tx-ch1-len2"]], "UDMA_FILTER_REG_RX_CH_ADD": [[35, "udma-filter-reg-rx-ch-add"]], "UDMA_FILTER_REG_RX_CH_CFG": [[35, "udma-filter-reg-rx-ch-cfg"]], "UDMA_FILTER_REG_RX_CH_LEN0": [[35, "udma-filter-reg-rx-ch-len0"]], "UDMA_FILTER_REG_RX_CH_LEN1": [[35, "udma-filter-reg-rx-ch-len1"]], "UDMA_FILTER_REG_RX_CH_LEN2": [[35, "udma-filter-reg-rx-ch-len2"]], "UDMA_FILTER_REG_AU_CFG": [[35, "udma-filter-reg-au-cfg"]], "UDMA_FILTER_REG_AU_REG0": [[35, "udma-filter-reg-au-reg0"]], "UDMA_FILTER_REG_AU_REG1": [[35, "udma-filter-reg-au-reg1"]], "UDMA_FILTER_REG_BINCU_TH": [[35, "udma-filter-reg-bincu-th"]], "UDMA_FILTER_REG_BINCU_CNT": [[35, "udma-filter-reg-bincu-cnt"]], "UDMA_FILTER_REG_BINCU_SETUP": [[35, "udma-filter-reg-bincu-setup"]], "UDMA_FILTER_REG_BINCU_VAL": [[35, "udma-filter-reg-bincu-val"]], "UDMA_FILTER_REG_FILT": [[35, "udma-filter-reg-filt"]], "UDMA_FILTER_REG_STATUS": [[35, "udma-filter-reg-status"]], "UDMA_I2C_0": [[44, "udma-i2c-0"]], "Register Listing for UDMA_I2C_0": [[44, "register-listing-for-udma-i2c-0"]], "UDMA_I2C_0_REG_RX_SADDR": [[44, "udma-i2c-0-reg-rx-saddr"]], "UDMA_I2C_0_REG_RX_SIZE": [[44, "udma-i2c-0-reg-rx-size"]], "UDMA_I2C_0_REG_RX_CFG": [[44, "udma-i2c-0-reg-rx-cfg"]], "UDMA_I2C_0_REG_TX_SADDR": [[44, "udma-i2c-0-reg-tx-saddr"]], "UDMA_I2C_0_REG_TX_SIZE": [[44, "udma-i2c-0-reg-tx-size"]], "UDMA_I2C_0_REG_TX_CFG": [[44, "udma-i2c-0-reg-tx-cfg"]], "UDMA_I2C_0_REG_CMD_SADDR": [[44, "udma-i2c-0-reg-cmd-saddr"]], "UDMA_I2C_0_REG_CMD_SIZE": [[44, "udma-i2c-0-reg-cmd-size"]], "UDMA_I2C_0_REG_CMD_CFG": [[44, "udma-i2c-0-reg-cmd-cfg"]], "UDMA_I2C_0_REG_STATUS": [[44, "udma-i2c-0-reg-status"]], "UDMA_I2C_0_REG_SETUP": [[44, "udma-i2c-0-reg-setup"]], "UDMA_I2C_0_REG_ACK": [[44, "udma-i2c-0-reg-ack"]], "UDMA_I2C_1": [[45, "udma-i2c-1"]], "Register Listing for UDMA_I2C_1": [[45, "register-listing-for-udma-i2c-1"]], "UDMA_I2C_1_REG_RX_SADDR": [[45, "udma-i2c-1-reg-rx-saddr"]], "UDMA_I2C_1_REG_RX_SIZE": [[45, "udma-i2c-1-reg-rx-size"]], "UDMA_I2C_1_REG_RX_CFG": [[45, "udma-i2c-1-reg-rx-cfg"]], "UDMA_I2C_1_REG_TX_SADDR": [[45, "udma-i2c-1-reg-tx-saddr"]], "UDMA_I2C_1_REG_TX_SIZE": [[45, "udma-i2c-1-reg-tx-size"]], "UDMA_I2C_1_REG_TX_CFG": [[45, "udma-i2c-1-reg-tx-cfg"]], "UDMA_I2C_1_REG_CMD_SADDR": [[45, "udma-i2c-1-reg-cmd-saddr"]], "UDMA_I2C_1_REG_CMD_SIZE": [[45, "udma-i2c-1-reg-cmd-size"]], "UDMA_I2C_1_REG_CMD_CFG": [[45, "udma-i2c-1-reg-cmd-cfg"]], "UDMA_I2C_1_REG_STATUS": [[45, "udma-i2c-1-reg-status"]], "UDMA_I2C_1_REG_SETUP": [[45, "udma-i2c-1-reg-setup"]], "UDMA_I2C_1_REG_ACK": [[45, "udma-i2c-1-reg-ack"]], "UDMA_I2C_2": [[46, "udma-i2c-2"]], "Register Listing for UDMA_I2C_2": [[46, "register-listing-for-udma-i2c-2"]], "UDMA_I2C_2_REG_RX_SADDR": [[46, "udma-i2c-2-reg-rx-saddr"]], "UDMA_I2C_2_REG_RX_SIZE": [[46, "udma-i2c-2-reg-rx-size"]], "UDMA_I2C_2_REG_RX_CFG": [[46, "udma-i2c-2-reg-rx-cfg"]], "UDMA_I2C_2_REG_TX_SADDR": [[46, "udma-i2c-2-reg-tx-saddr"]], "UDMA_I2C_2_REG_TX_SIZE": [[46, "udma-i2c-2-reg-tx-size"]], "UDMA_I2C_2_REG_TX_CFG": [[46, "udma-i2c-2-reg-tx-cfg"]], "UDMA_I2C_2_REG_CMD_SADDR": [[46, "udma-i2c-2-reg-cmd-saddr"]], "UDMA_I2C_2_REG_CMD_SIZE": [[46, "udma-i2c-2-reg-cmd-size"]], "UDMA_I2C_2_REG_CMD_CFG": [[46, "udma-i2c-2-reg-cmd-cfg"]], "UDMA_I2C_2_REG_STATUS": [[46, "udma-i2c-2-reg-status"]], "UDMA_I2C_2_REG_SETUP": [[46, "udma-i2c-2-reg-setup"]], "UDMA_I2C_2_REG_ACK": [[46, "udma-i2c-2-reg-ack"]], "UDMA_I2C_3": [[47, "udma-i2c-3"]], "Register Listing for UDMA_I2C_3": [[47, "register-listing-for-udma-i2c-3"]], "UDMA_I2C_3_REG_RX_SADDR": [[47, "udma-i2c-3-reg-rx-saddr"]], "UDMA_I2C_3_REG_RX_SIZE": [[47, "udma-i2c-3-reg-rx-size"]], "UDMA_I2C_3_REG_RX_CFG": [[47, "udma-i2c-3-reg-rx-cfg"]], "UDMA_I2C_3_REG_TX_SADDR": [[47, "udma-i2c-3-reg-tx-saddr"]], "UDMA_I2C_3_REG_TX_SIZE": [[47, "udma-i2c-3-reg-tx-size"]], "UDMA_I2C_3_REG_TX_CFG": [[47, "udma-i2c-3-reg-tx-cfg"]], "UDMA_I2C_3_REG_CMD_SADDR": [[47, "udma-i2c-3-reg-cmd-saddr"]], "UDMA_I2C_3_REG_CMD_SIZE": [[47, "udma-i2c-3-reg-cmd-size"]], "UDMA_I2C_3_REG_CMD_CFG": [[47, "udma-i2c-3-reg-cmd-cfg"]], "UDMA_I2C_3_REG_STATUS": [[47, "udma-i2c-3-reg-status"]], "UDMA_I2C_3_REG_SETUP": [[47, "udma-i2c-3-reg-setup"]], "UDMA_I2C_3_REG_ACK": [[47, "udma-i2c-3-reg-ack"]], "UDMA_I2S": [[51, "udma-i2s"]], "Register Listing for UDMA_I2S": [[51, "register-listing-for-udma-i2s"]], "UDMA_I2S_REG_RX_SADDR": [[51, "udma-i2s-reg-rx-saddr"]], "UDMA_I2S_REG_RX_SIZE": [[51, "udma-i2s-reg-rx-size"]], "UDMA_I2S_REG_RX_CFG": [[51, "udma-i2s-reg-rx-cfg"]], "UDMA_I2S_REG_TX_SADDR": [[51, "udma-i2s-reg-tx-saddr"]], "UDMA_I2S_REG_TX_SIZE": [[51, "udma-i2s-reg-tx-size"]], "UDMA_I2S_REG_TX_CFG": [[51, "udma-i2s-reg-tx-cfg"]], "UDMA_I2S_REG_I2S_CLKCFG_SETUP": [[51, "udma-i2s-reg-i2s-clkcfg-setup"]], "UDMA_I2S_REG_I2S_SLV_SETUP": [[51, "udma-i2s-reg-i2s-slv-setup"]], "UDMA_I2S_REG_I2S_MST_SETUP": [[51, "udma-i2s-reg-i2s-mst-setup"]], "UDMA_I2S_REG_I2S_PDM_SETUP": [[51, "udma-i2s-reg-i2s-pdm-setup"]], "UDMA_SCIF": [[59, "udma-scif"]], "Register Listing for UDMA_SCIF": [[59, "register-listing-for-udma-scif"]], "UDMA_SCIF_REG_RX_SADDR": [[59, "udma-scif-reg-rx-saddr"]], "UDMA_SCIF_REG_RX_SIZE": [[59, "udma-scif-reg-rx-size"]], "UDMA_SCIF_REG_RX_CFG": [[59, "udma-scif-reg-rx-cfg"]], "UDMA_SCIF_REG_TX_SADDR": [[59, "udma-scif-reg-tx-saddr"]], "UDMA_SCIF_REG_TX_SIZE": [[59, "udma-scif-reg-tx-size"]], "UDMA_SCIF_REG_TX_CFG": [[59, "udma-scif-reg-tx-cfg"]], "UDMA_SCIF_REG_STATUS": [[59, "udma-scif-reg-status"]], "UDMA_SCIF_REG_SCIF_SETUP": [[59, "udma-scif-reg-scif-setup"]], "UDMA_SCIF_REG_ERROR": [[59, "udma-scif-reg-error"]], "UDMA_SCIF_REG_IRQ_EN": [[59, "udma-scif-reg-irq-en"]], "UDMA_SCIF_REG_VALID": [[59, "udma-scif-reg-valid"]], "UDMA_SCIF_REG_DATA": [[59, "udma-scif-reg-data"]], "UDMA_SCIF_REG_SCIF_ETU": [[59, "udma-scif-reg-scif-etu"]], "UDMA_SDIO": [[67, "udma-sdio"]], "Register Listing for UDMA_SDIO": [[67, "register-listing-for-udma-sdio"]], "UDMA_SDIO_REG_RX_SADDR": [[67, "udma-sdio-reg-rx-saddr"]], "UDMA_SDIO_REG_RX_SIZE": [[67, "udma-sdio-reg-rx-size"]], "UDMA_SDIO_REG_RX_CFG": [[67, "udma-sdio-reg-rx-cfg"]], "UDMA_SDIO_REG_TX_SADDR": [[67, "udma-sdio-reg-tx-saddr"]], "UDMA_SDIO_REG_TX_SIZE": [[67, "udma-sdio-reg-tx-size"]], "UDMA_SDIO_REG_TX_CFG": [[67, "udma-sdio-reg-tx-cfg"]], "UDMA_SDIO_REG_CMD_OP": [[67, "udma-sdio-reg-cmd-op"]], "UDMA_SDIO_REG_DATA_SETUP": [[67, "udma-sdio-reg-data-setup"]], "UDMA_SDIO_REG_START": [[67, "udma-sdio-reg-start"]], "UDMA_SDIO_REG_RSP0": [[67, "udma-sdio-reg-rsp0"]], "UDMA_SDIO_REG_RSP1": [[67, "udma-sdio-reg-rsp1"]], "UDMA_SDIO_REG_RSP2": [[67, "udma-sdio-reg-rsp2"]], "UDMA_SDIO_REG_RSP3": [[67, "udma-sdio-reg-rsp3"]], "UDMA_SDIO_REG_CLK_DIV": [[67, "udma-sdio-reg-clk-div"]], "UDMA_SDIO_REG_STATUS": [[67, "udma-sdio-reg-status"]], "UDMA_SPIM_0": [[75, "udma-spim-0"]], "Register Listing for UDMA_SPIM_0": [[75, "register-listing-for-udma-spim-0"]], "UDMA_SPIM_0_REG_RX_SADDR": [[75, "udma-spim-0-reg-rx-saddr"]], "UDMA_SPIM_0_REG_RX_SIZE": [[75, "udma-spim-0-reg-rx-size"]], "UDMA_SPIM_0_REG_RX_CFG": [[75, "udma-spim-0-reg-rx-cfg"]], "UDMA_SPIM_0_REG_TX_SADDR": [[75, "udma-spim-0-reg-tx-saddr"]], "UDMA_SPIM_0_REG_TX_SIZE": [[75, "udma-spim-0-reg-tx-size"]], "UDMA_SPIM_0_REG_TX_CFG": [[75, "udma-spim-0-reg-tx-cfg"]], "UDMA_SPIM_0_REG_CMD_SADDR": [[75, "udma-spim-0-reg-cmd-saddr"]], "UDMA_SPIM_0_REG_CMD_SIZE": [[75, "udma-spim-0-reg-cmd-size"]], "UDMA_SPIM_0_REG_CMD_CFG": [[75, "udma-spim-0-reg-cmd-cfg"]], "UDMA_SPIM_0_REG_STATUS": [[75, "udma-spim-0-reg-status"]], "UDMA_SPIM_1": [[76, "udma-spim-1"]], "Register Listing for UDMA_SPIM_1": [[76, "register-listing-for-udma-spim-1"]], "UDMA_SPIM_1_REG_RX_SADDR": [[76, "udma-spim-1-reg-rx-saddr"]], "UDMA_SPIM_1_REG_RX_SIZE": [[76, "udma-spim-1-reg-rx-size"]], "UDMA_SPIM_1_REG_RX_CFG": [[76, "udma-spim-1-reg-rx-cfg"]], "UDMA_SPIM_1_REG_TX_SADDR": [[76, "udma-spim-1-reg-tx-saddr"]], "UDMA_SPIM_1_REG_TX_SIZE": [[76, "udma-spim-1-reg-tx-size"]], "UDMA_SPIM_1_REG_TX_CFG": [[76, "udma-spim-1-reg-tx-cfg"]], "UDMA_SPIM_1_REG_CMD_SADDR": [[76, "udma-spim-1-reg-cmd-saddr"]], "UDMA_SPIM_1_REG_CMD_SIZE": [[76, "udma-spim-1-reg-cmd-size"]], "UDMA_SPIM_1_REG_CMD_CFG": [[76, "udma-spim-1-reg-cmd-cfg"]], "UDMA_SPIM_1_REG_STATUS": [[76, "udma-spim-1-reg-status"]], "UDMA_SPIM_2": [[77, "udma-spim-2"]], "Register Listing for UDMA_SPIM_2": [[77, "register-listing-for-udma-spim-2"]], "UDMA_SPIM_2_REG_RX_SADDR": [[77, "udma-spim-2-reg-rx-saddr"]], "UDMA_SPIM_2_REG_RX_SIZE": [[77, "udma-spim-2-reg-rx-size"]], "UDMA_SPIM_2_REG_RX_CFG": [[77, "udma-spim-2-reg-rx-cfg"]], "UDMA_SPIM_2_REG_TX_SADDR": [[77, "udma-spim-2-reg-tx-saddr"]], "UDMA_SPIM_2_REG_TX_SIZE": [[77, "udma-spim-2-reg-tx-size"]], "UDMA_SPIM_2_REG_TX_CFG": [[77, "udma-spim-2-reg-tx-cfg"]], "UDMA_SPIM_2_REG_CMD_SADDR": [[77, "udma-spim-2-reg-cmd-saddr"]], "UDMA_SPIM_2_REG_CMD_SIZE": [[77, "udma-spim-2-reg-cmd-size"]], "UDMA_SPIM_2_REG_CMD_CFG": [[77, "udma-spim-2-reg-cmd-cfg"]], "UDMA_SPIM_2_REG_STATUS": [[77, "udma-spim-2-reg-status"]], "UDMA_SPIM_3": [[78, "udma-spim-3"]], "Register Listing for UDMA_SPIM_3": [[78, "register-listing-for-udma-spim-3"]], "UDMA_SPIM_3_REG_RX_SADDR": [[78, "udma-spim-3-reg-rx-saddr"]], "UDMA_SPIM_3_REG_RX_SIZE": [[78, "udma-spim-3-reg-rx-size"]], "UDMA_SPIM_3_REG_RX_CFG": [[78, "udma-spim-3-reg-rx-cfg"]], "UDMA_SPIM_3_REG_TX_SADDR": [[78, "udma-spim-3-reg-tx-saddr"]], "UDMA_SPIM_3_REG_TX_SIZE": [[78, "udma-spim-3-reg-tx-size"]], "UDMA_SPIM_3_REG_TX_CFG": [[78, "udma-spim-3-reg-tx-cfg"]], "UDMA_SPIM_3_REG_CMD_SADDR": [[78, "udma-spim-3-reg-cmd-saddr"]], "UDMA_SPIM_3_REG_CMD_SIZE": [[78, "udma-spim-3-reg-cmd-size"]], "UDMA_SPIM_3_REG_CMD_CFG": [[78, "udma-spim-3-reg-cmd-cfg"]], "UDMA_SPIM_3_REG_STATUS": [[78, "udma-spim-3-reg-status"]], "UDMA_SPIS_0": [[82, "udma-spis-0"]], "Register Listing for UDMA_SPIS_0": [[82, "register-listing-for-udma-spis-0"]], "UDMA_SPIS_0_REG_RX_SADDR": [[82, "udma-spis-0-reg-rx-saddr"]], "UDMA_SPIS_0_REG_RX_SIZE": [[82, "udma-spis-0-reg-rx-size"]], "UDMA_SPIS_0_REG_RX_CFG": [[82, "udma-spis-0-reg-rx-cfg"]], "UDMA_SPIS_0_REG_TX_SADDR": [[82, "udma-spis-0-reg-tx-saddr"]], "UDMA_SPIS_0_REG_TX_SIZE": [[82, "udma-spis-0-reg-tx-size"]], "UDMA_SPIS_0_REG_TX_CFG": [[82, "udma-spis-0-reg-tx-cfg"]], "UDMA_SPIS_0_REG_SPIS_SETUP": [[82, "udma-spis-0-reg-spis-setup"]], "UDMA_SPIS_0_REG_SEOT_CNT": [[82, "udma-spis-0-reg-seot-cnt"]], "UDMA_SPIS_0_REG_SPIS_IRQ_EN": [[82, "udma-spis-0-reg-spis-irq-en"]], "UDMA_SPIS_0_REG_SPIS_RXCNT": [[82, "udma-spis-0-reg-spis-rxcnt"]], "UDMA_SPIS_0_REG_SPIS_TXCNT": [[82, "udma-spis-0-reg-spis-txcnt"]], "UDMA_SPIS_0_REG_SPIS_DMCNT": [[82, "udma-spis-0-reg-spis-dmcnt"]], "UDMA_SPIS_1": [[83, "udma-spis-1"]], "Register Listing for UDMA_SPIS_1": [[83, "register-listing-for-udma-spis-1"]], "UDMA_SPIS_1_REG_RX_SADDR": [[83, "udma-spis-1-reg-rx-saddr"]], "UDMA_SPIS_1_REG_RX_SIZE": [[83, "udma-spis-1-reg-rx-size"]], "UDMA_SPIS_1_REG_RX_CFG": [[83, "udma-spis-1-reg-rx-cfg"]], "UDMA_SPIS_1_REG_TX_SADDR": [[83, "udma-spis-1-reg-tx-saddr"]], "UDMA_SPIS_1_REG_TX_SIZE": [[83, "udma-spis-1-reg-tx-size"]], "UDMA_SPIS_1_REG_TX_CFG": [[83, "udma-spis-1-reg-tx-cfg"]], "UDMA_SPIS_1_REG_SPIS_SETUP": [[83, "udma-spis-1-reg-spis-setup"]], "UDMA_SPIS_1_REG_SEOT_CNT": [[83, "udma-spis-1-reg-seot-cnt"]], "UDMA_SPIS_1_REG_SPIS_IRQ_EN": [[83, "udma-spis-1-reg-spis-irq-en"]], "UDMA_SPIS_1_REG_SPIS_RXCNT": [[83, "udma-spis-1-reg-spis-rxcnt"]], "UDMA_SPIS_1_REG_SPIS_TXCNT": [[83, "udma-spis-1-reg-spis-txcnt"]], "UDMA_SPIS_1_REG_SPIS_DMCNT": [[83, "udma-spis-1-reg-spis-dmcnt"]], "UDMA_UART_0": [[85, "udma-uart-0"]], "Register Listing for UDMA_UART_0": [[85, "register-listing-for-udma-uart-0"]], "UDMA_UART_0_REG_RX_SADDR": [[85, "udma-uart-0-reg-rx-saddr"]], "UDMA_UART_0_REG_RX_SIZE": [[85, "udma-uart-0-reg-rx-size"]], "UDMA_UART_0_REG_RX_CFG": [[85, "udma-uart-0-reg-rx-cfg"]], "UDMA_UART_0_REG_TX_SADDR": [[85, "udma-uart-0-reg-tx-saddr"]], "UDMA_UART_0_REG_TX_SIZE": [[85, "udma-uart-0-reg-tx-size"]], "UDMA_UART_0_REG_TX_CFG": [[85, "udma-uart-0-reg-tx-cfg"]], "UDMA_UART_0_REG_STATUS": [[85, "udma-uart-0-reg-status"]], "UDMA_UART_0_REG_UART_SETUP": [[85, "udma-uart-0-reg-uart-setup"]], "UDMA_UART_0_REG_ERROR": [[85, "udma-uart-0-reg-error"]], "UDMA_UART_0_REG_IRQ_EN": [[85, "udma-uart-0-reg-irq-en"]], "UDMA_UART_0_REG_VALID": [[85, "udma-uart-0-reg-valid"]], "UDMA_UART_0_REG_DATA": [[85, "udma-uart-0-reg-data"]], "UDMA_UART_1": [[86, "udma-uart-1"]], "Register Listing for UDMA_UART_1": [[86, "register-listing-for-udma-uart-1"]], "UDMA_UART_1_REG_RX_SADDR": [[86, "udma-uart-1-reg-rx-saddr"]], "UDMA_UART_1_REG_RX_SIZE": [[86, "udma-uart-1-reg-rx-size"]], "UDMA_UART_1_REG_RX_CFG": [[86, "udma-uart-1-reg-rx-cfg"]], "UDMA_UART_1_REG_TX_SADDR": [[86, "udma-uart-1-reg-tx-saddr"]], "UDMA_UART_1_REG_TX_SIZE": [[86, "udma-uart-1-reg-tx-size"]], "UDMA_UART_1_REG_TX_CFG": [[86, "udma-uart-1-reg-tx-cfg"]], "UDMA_UART_1_REG_STATUS": [[86, "udma-uart-1-reg-status"]], "UDMA_UART_1_REG_UART_SETUP": [[86, "udma-uart-1-reg-uart-setup"]], "UDMA_UART_1_REG_ERROR": [[86, "udma-uart-1-reg-error"]], "UDMA_UART_1_REG_IRQ_EN": [[86, "udma-uart-1-reg-irq-en"]], "UDMA_UART_1_REG_VALID": [[86, "udma-uart-1-reg-valid"]], "UDMA_UART_1_REG_DATA": [[86, "udma-uart-1-reg-data"]], "UDMA_UART_2": [[87, "udma-uart-2"]], "Register Listing for UDMA_UART_2": [[87, "register-listing-for-udma-uart-2"]], "UDMA_UART_2_REG_RX_SADDR": [[87, "udma-uart-2-reg-rx-saddr"]], "UDMA_UART_2_REG_RX_SIZE": [[87, "udma-uart-2-reg-rx-size"]], "UDMA_UART_2_REG_RX_CFG": [[87, "udma-uart-2-reg-rx-cfg"]], "UDMA_UART_2_REG_TX_SADDR": [[87, "udma-uart-2-reg-tx-saddr"]], "UDMA_UART_2_REG_TX_SIZE": [[87, "udma-uart-2-reg-tx-size"]], "UDMA_UART_2_REG_TX_CFG": [[87, "udma-uart-2-reg-tx-cfg"]], "UDMA_UART_2_REG_STATUS": [[87, "udma-uart-2-reg-status"]], "UDMA_UART_2_REG_UART_SETUP": [[87, "udma-uart-2-reg-uart-setup"]], "UDMA_UART_2_REG_ERROR": [[87, "udma-uart-2-reg-error"]], "UDMA_UART_2_REG_IRQ_EN": [[87, "udma-uart-2-reg-irq-en"]], "UDMA_UART_2_REG_VALID": [[87, "udma-uart-2-reg-valid"]], "UDMA_UART_2_REG_DATA": [[87, "udma-uart-2-reg-data"]], "UDMA_UART_3": [[88, "udma-uart-3"]], "Register Listing for UDMA_UART_3": [[88, "register-listing-for-udma-uart-3"]], "UDMA_UART_3_REG_RX_SADDR": [[88, "udma-uart-3-reg-rx-saddr"]], "UDMA_UART_3_REG_RX_SIZE": [[88, "udma-uart-3-reg-rx-size"]], "UDMA_UART_3_REG_RX_CFG": [[88, "udma-uart-3-reg-rx-cfg"]], "UDMA_UART_3_REG_TX_SADDR": [[88, "udma-uart-3-reg-tx-saddr"]], "UDMA_UART_3_REG_TX_SIZE": [[88, "udma-uart-3-reg-tx-size"]], "UDMA_UART_3_REG_TX_CFG": [[88, "udma-uart-3-reg-tx-cfg"]], "UDMA_UART_3_REG_STATUS": [[88, "udma-uart-3-reg-status"]], "UDMA_UART_3_REG_UART_SETUP": [[88, "udma-uart-3-reg-uart-setup"]], "UDMA_UART_3_REG_ERROR": [[88, "udma-uart-3-reg-error"]], "UDMA_UART_3_REG_IRQ_EN": [[88, "udma-uart-3-reg-irq-en"]], "UDMA_UART_3_REG_VALID": [[88, "udma-uart-3-reg-valid"]], "UDMA_UART_3_REG_DATA": [[88, "udma-uart-3-reg-data"]], "WDG_INTF": [[92, "wdg-intf"]], "Register Listing for WDG_INTF": [[92, "register-listing-for-wdg-intf"]], "WDG_INTF_RESERVED0": [[92, "wdg-intf-reserved0"]]}, "indexentries": {}})