============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           May 08 2025  11:24:57 am
  Module:                 sparc_exu_alu
  Library domain:         gpdk045_wc_lib
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         gpdk045_bc_lib
    Domain index:         1
    Technology library:   fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Instance             Module        Cell Count  Cell Area  Net Area   Total Area   Wireload  
--------------------------------------------------------------------------------------------------
sparc_exu_alu                                  1820   4012.344     0.000     4012.344 <none> (D)  
  addsub_sub_dff_lo dff_SIZE64_1                130    483.930     0.000      483.930 <none> (D)  
  addsub_sub_dff_sw dff_SIZE64                  130    483.930     0.000      483.930 <none> (D)  
  chk_mem_addr      sparc_exu_alu_16eql          22     45.486     0.000       45.486 <none> (D)  
  lsu_va_mux        dp_mux2es_SIZE64             64    153.216     0.000      153.216 <none> (D)  
  regzcmp           sparc_exu_aluzcmp64          23     43.434     0.000       43.434 <none> (D)  
    highcmp         sparc_exu_aluor32_1          11     21.204     0.000       21.204 <none> (D)  
    lowcmp          sparc_exu_aluor32            11     21.204     0.000       21.204 <none> (D)  
  (D) = wireload is default in technology library
