#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 12 16:06:06 2020
# Process ID: 21912
# Current directory: C:/CR/projects/DisplayControllerRTOS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38020 C:\CR\projects\DisplayControllerRTOS\DisplayControllerRTOS.xpr
# Log file: C:/CR/projects/DisplayControllerRTOS/vivado.log
# Journal file: C:/CR/projects/DisplayControllerRTOS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd}
ipx::edit_ip_in_project -upgrade true -name DisplayDriverPeripheralUp_v2_0_project -directory C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.tmp/DisplayDriverPeripheralUp_v2_0_project c:/CR/projects/ip_repo/DisplayDriverPeripheralUp_2.0/component.xml
update_compile_order -fileset sources_1
close_project
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_buttons_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_leds_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_timer_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_gpio_buttons_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_gpio_leds_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_timer_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_uartlite_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Instruction/SEG_microblaze_0_axi_intc_Reg}]
save_bd_design
reset_target all [get_files  C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd]
export_ip_user_files -of_objects  [get_files  C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd]
generate_target all [get_files  C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all mb_design_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_2_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_fit_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_emc_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_1] }
catch { config_ip_cache -export [get_ips -all mb_design_dlmb_v10_2] }
catch { config_ip_cache -export [get_ips -all mb_design_ilmb_v10_2] }
catch { config_ip_cache -export [get_ips -all mb_design_dlmb_bram_if_cntlr_2] }
catch { config_ip_cache -export [get_ips -all mb_design_ilmb_bram_if_cntlr_2] }
catch { config_ip_cache -export [get_ips -all mb_design_lmb_bram_2] }
catch { config_ip_cache -export [get_ips -all mb_design_DisplayDriverPeriphe_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_7] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_6] }
export_ip_user_files -of_objects [get_files C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 6 {mb_design_xbar_0_synth_1 mb_design_microblaze_0_axi_intc_0_synth_1 mb_design_mdm_1_0_synth_1 mb_design_clk_wiz_1_0_synth_1 mb_design_rst_clk_wiz_1_100M_0_synth_1 mb_design_axi_gpio_0_0_synth_1 mb_design_axi_gpio_1_0_synth_1 mb_design_axi_gpio_2_0_synth_1 mb_design_axi_uartlite_0_0_synth_1 mb_design_axi_timer_0_0_synth_1 mb_design_fit_timer_0_0_synth_1 mb_design_axi_emc_0_0_synth_1 mb_design_dlmb_v10_2_synth_1 mb_design_ilmb_v10_2_synth_1 mb_design_dlmb_bram_if_cntlr_2_synth_1 mb_design_ilmb_bram_if_cntlr_2_synth_1 mb_design_lmb_bram_2_synth_1}
export_simulation -of_objects [get_files C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.ip_user_files/sim_scripts -ip_user_files_dir C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.ip_user_files -ipstatic_source_dir C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.cache/compile_simlib/modelsim} {questa=C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.cache/compile_simlib/questa} {riviera=C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.cache/compile_simlib/riviera} {activehdl=C:/CR/projects/DisplayControllerRTOS/DisplayControllerRTOS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/CR/projects/DisplayControllerRTOS/mb_design_wrapper.xsa
