// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/29/2020 09:46:22"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	Clk,
	Reset,
	ReadData_DataMem,
	Address_DataMem,
	WriteData_DataMem,
	MemWrite,
	MemRead,
	RegDst,
	Jump,
	Branch,
	MemToReg,
	ALUSrc,
	RegWrite,
	JR,
	ALUOp,
	PC);
input 	Clk;
input 	Reset;
output 	[31:0] ReadData_DataMem;
output 	[31:0] Address_DataMem;
output 	[31:0] WriteData_DataMem;
output 	MemWrite;
output 	MemRead;
output 	RegDst;
output 	Jump;
output 	Branch;
output 	MemToReg;
output 	ALUSrc;
output 	RegWrite;
output 	JR;
output 	[1:0] ALUOp;
output 	[31:0] PC;

// Design Ports Information
// ReadData_DataMem[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[4]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[5]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[8]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[9]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[13]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[15]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[16]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[17]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[19]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[20]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[21]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[22]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[24]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[25]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[26]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[27]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[28]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[29]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[30]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[31]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[0]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[2]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[5]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[7]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[8]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[11]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[14]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[15]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[17]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[18]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[20]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[21]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[22]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[23]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[24]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[25]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[26]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[27]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[28]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[30]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[31]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[2]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[5]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[6]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[8]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[9]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[10]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[11]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[12]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[13]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[14]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[15]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[16]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[17]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[18]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[20]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[21]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[22]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[23]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[24]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[25]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[26]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[27]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[28]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[29]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[30]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[31]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemRead	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegDst	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Jump	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Branch	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemToReg	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrc	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// JR	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[1]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_32bit_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ReadData_DataMem[0]~output_o ;
wire \ReadData_DataMem[1]~output_o ;
wire \ReadData_DataMem[2]~output_o ;
wire \ReadData_DataMem[3]~output_o ;
wire \ReadData_DataMem[4]~output_o ;
wire \ReadData_DataMem[5]~output_o ;
wire \ReadData_DataMem[6]~output_o ;
wire \ReadData_DataMem[7]~output_o ;
wire \ReadData_DataMem[8]~output_o ;
wire \ReadData_DataMem[9]~output_o ;
wire \ReadData_DataMem[10]~output_o ;
wire \ReadData_DataMem[11]~output_o ;
wire \ReadData_DataMem[12]~output_o ;
wire \ReadData_DataMem[13]~output_o ;
wire \ReadData_DataMem[14]~output_o ;
wire \ReadData_DataMem[15]~output_o ;
wire \ReadData_DataMem[16]~output_o ;
wire \ReadData_DataMem[17]~output_o ;
wire \ReadData_DataMem[18]~output_o ;
wire \ReadData_DataMem[19]~output_o ;
wire \ReadData_DataMem[20]~output_o ;
wire \ReadData_DataMem[21]~output_o ;
wire \ReadData_DataMem[22]~output_o ;
wire \ReadData_DataMem[23]~output_o ;
wire \ReadData_DataMem[24]~output_o ;
wire \ReadData_DataMem[25]~output_o ;
wire \ReadData_DataMem[26]~output_o ;
wire \ReadData_DataMem[27]~output_o ;
wire \ReadData_DataMem[28]~output_o ;
wire \ReadData_DataMem[29]~output_o ;
wire \ReadData_DataMem[30]~output_o ;
wire \ReadData_DataMem[31]~output_o ;
wire \Address_DataMem[0]~output_o ;
wire \Address_DataMem[1]~output_o ;
wire \Address_DataMem[2]~output_o ;
wire \Address_DataMem[3]~output_o ;
wire \Address_DataMem[4]~output_o ;
wire \Address_DataMem[5]~output_o ;
wire \Address_DataMem[6]~output_o ;
wire \Address_DataMem[7]~output_o ;
wire \Address_DataMem[8]~output_o ;
wire \Address_DataMem[9]~output_o ;
wire \Address_DataMem[10]~output_o ;
wire \Address_DataMem[11]~output_o ;
wire \Address_DataMem[12]~output_o ;
wire \Address_DataMem[13]~output_o ;
wire \Address_DataMem[14]~output_o ;
wire \Address_DataMem[15]~output_o ;
wire \Address_DataMem[16]~output_o ;
wire \Address_DataMem[17]~output_o ;
wire \Address_DataMem[18]~output_o ;
wire \Address_DataMem[19]~output_o ;
wire \Address_DataMem[20]~output_o ;
wire \Address_DataMem[21]~output_o ;
wire \Address_DataMem[22]~output_o ;
wire \Address_DataMem[23]~output_o ;
wire \Address_DataMem[24]~output_o ;
wire \Address_DataMem[25]~output_o ;
wire \Address_DataMem[26]~output_o ;
wire \Address_DataMem[27]~output_o ;
wire \Address_DataMem[28]~output_o ;
wire \Address_DataMem[29]~output_o ;
wire \Address_DataMem[30]~output_o ;
wire \Address_DataMem[31]~output_o ;
wire \WriteData_DataMem[0]~output_o ;
wire \WriteData_DataMem[1]~output_o ;
wire \WriteData_DataMem[2]~output_o ;
wire \WriteData_DataMem[3]~output_o ;
wire \WriteData_DataMem[4]~output_o ;
wire \WriteData_DataMem[5]~output_o ;
wire \WriteData_DataMem[6]~output_o ;
wire \WriteData_DataMem[7]~output_o ;
wire \WriteData_DataMem[8]~output_o ;
wire \WriteData_DataMem[9]~output_o ;
wire \WriteData_DataMem[10]~output_o ;
wire \WriteData_DataMem[11]~output_o ;
wire \WriteData_DataMem[12]~output_o ;
wire \WriteData_DataMem[13]~output_o ;
wire \WriteData_DataMem[14]~output_o ;
wire \WriteData_DataMem[15]~output_o ;
wire \WriteData_DataMem[16]~output_o ;
wire \WriteData_DataMem[17]~output_o ;
wire \WriteData_DataMem[18]~output_o ;
wire \WriteData_DataMem[19]~output_o ;
wire \WriteData_DataMem[20]~output_o ;
wire \WriteData_DataMem[21]~output_o ;
wire \WriteData_DataMem[22]~output_o ;
wire \WriteData_DataMem[23]~output_o ;
wire \WriteData_DataMem[24]~output_o ;
wire \WriteData_DataMem[25]~output_o ;
wire \WriteData_DataMem[26]~output_o ;
wire \WriteData_DataMem[27]~output_o ;
wire \WriteData_DataMem[28]~output_o ;
wire \WriteData_DataMem[29]~output_o ;
wire \WriteData_DataMem[30]~output_o ;
wire \WriteData_DataMem[31]~output_o ;
wire \MemWrite~output_o ;
wire \MemRead~output_o ;
wire \RegDst~output_o ;
wire \Jump~output_o ;
wire \Branch~output_o ;
wire \MemToReg~output_o ;
wire \ALUSrc~output_o ;
wire \RegWrite~output_o ;
wire \JR~output_o ;
wire \ALUOp[0]~output_o ;
wire \ALUOp[1]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \mips_core|PC_add_1[0]~1 ;
wire \mips_core|PC_add_1[1]~3 ;
wire \mips_core|PC_add_1[2]~4_combout ;
wire \mips_core|PC_add_1[2]~5 ;
wire \mips_core|PC_add_1[3]~7 ;
wire \mips_core|PC_add_1[4]~9 ;
wire \mips_core|PC_add_1[5]~11 ;
wire \mips_core|PC_add_1[6]~12_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ;
wire \mips_core|ALU_CU|JR~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ;
wire \Reset~input_o ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ;
wire \mips_core|CU|ALUOp[1]~0_combout ;
wire \mips_core|CU|ALUOp[1]~1_combout ;
wire \mips_core|ALU_CU|JR~1_combout ;
wire \mips_core|CU|Jump~1_combout ;
wire \mips_core|PC[4]~7_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ;
wire \mips_core|RF|Mux31~13_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ;
wire \mips_core|ALU_CU|WideOr1~0_combout ;
wire \mips_core|ALU_CU|ALUControl[1]~2_combout ;
wire \mips_core|ALU_CU|ALUControl~3_combout ;
wire \mips_core|ALU_CU|ALUControl[0]~4_combout ;
wire \mips_core|CU|WideOr0~0_combout ;
wire \mips_core|CU|WideOr0~1_combout ;
wire \mips_core|ALU_CU|WideOr0~0_combout ;
wire \mips_core|CU|ALUOp[0]~2_combout ;
wire \mips_core|ALU_CU|WideOr1~1_combout ;
wire \mips_core|ALU_CU|Selector0~0_combout ;
wire \mips_core|ALU|alu0|B_in~0_combout ;
wire \mips_core|WriteData_in[0]~0_combout ;
wire \mips_core|RF|registers[14][0]~feeder_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ;
wire \mips_core|WriteRegister_in[0]~2_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ;
wire \mips_core|WriteRegister_in[1]~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ;
wire \mips_core|WriteRegister_in[2]~3_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ;
wire \mips_core|WriteRegister_in[3]~1_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ;
wire \mips_core|CU|WideOr1~0_combout ;
wire \mips_core|CU|WideOr1~1_combout ;
wire \mips_core|RF|Decoder0~23_combout ;
wire \mips_core|RF|Decoder0~36_combout ;
wire \mips_core|RF|Decoder0~37_combout ;
wire \mips_core|RF|registers[14][0]~q ;
wire \mips_core|RF|registers[15][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~40_combout ;
wire \mips_core|RF|registers[15][0]~q ;
wire \mips_core|RF|registers[12][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~39_combout ;
wire \mips_core|RF|registers[12][0]~q ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ;
wire \mips_core|RF|Decoder0~38_combout ;
wire \mips_core|RF|registers[13][0]~q ;
wire \mips_core|RF|Mux31~22_combout ;
wire \mips_core|RF|Mux31~23_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ;
wire \mips_core|RF|Mux31~10_combout ;
wire \mips_core|RF|registers[2][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~43_combout ;
wire \mips_core|RF|Decoder0~28_combout ;
wire \mips_core|RF|registers[2][0]~q ;
wire \mips_core|RF|registers[3][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~29_combout ;
wire \mips_core|RF|registers[3][0]~q ;
wire \mips_core|RF|Mux31~18_combout ;
wire \mips_core|RF|Decoder0~30_combout ;
wire \mips_core|RF|registers[1][0]~q ;
wire \mips_core|RF|Mux31~17_combout ;
wire \mips_core|RF|Decoder0~31_combout ;
wire \mips_core|RF|Decoder0~35_combout ;
wire \mips_core|RF|registers[7][0]~q ;
wire \mips_core|RF|registers[6][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~32_combout ;
wire \mips_core|RF|registers[6][0]~q ;
wire \mips_core|RF|Decoder0~34_combout ;
wire \mips_core|RF|registers[4][0]~q ;
wire \mips_core|RF|registers[5][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~33_combout ;
wire \mips_core|RF|registers[5][0]~q ;
wire \mips_core|RF|Mux31~15_combout ;
wire \mips_core|RF|Mux31~16_combout ;
wire \mips_core|RF|Mux31~19_combout ;
wire \mips_core|RF|Mux31~14_combout ;
wire \mips_core|RF|Mux31~20_combout ;
wire \mips_core|RF|registers[11][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~27_combout ;
wire \mips_core|RF|registers[11][0]~q ;
wire \mips_core|RF|registers[9][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~24_combout ;
wire \mips_core|RF|registers[9][0]~q ;
wire \mips_core|RF|registers[10][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~25_combout ;
wire \mips_core|RF|registers[10][0]~q ;
wire \mips_core|RF|registers[8][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~26_combout ;
wire \mips_core|RF|registers[8][0]~q ;
wire \mips_core|RF|Mux31~11_combout ;
wire \mips_core|RF|Mux31~12_combout ;
wire \mips_core|RF|Mux31~21_combout ;
wire \mips_core|RF|registers[27][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~6_combout ;
wire \mips_core|RF|Decoder0~41_combout ;
wire \mips_core|RF|Decoder0~19_combout ;
wire \mips_core|RF|registers[27][0]~q ;
wire \mips_core|RF|registers[31][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~22_combout ;
wire \mips_core|RF|registers[31][0]~q ;
wire \mips_core|RF|registers[19][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~42_combout ;
wire \mips_core|RF|Decoder0~21_combout ;
wire \mips_core|RF|registers[19][0]~q ;
wire \mips_core|RF|registers[23][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~20_combout ;
wire \mips_core|RF|registers[23][0]~q ;
wire \mips_core|RF|Mux31~7_combout ;
wire \mips_core|RF|Mux31~8_combout ;
wire \mips_core|RF|Decoder0~7_combout ;
wire \mips_core|RF|registers[26][0]~q ;
wire \mips_core|RF|Decoder0~10_combout ;
wire \mips_core|RF|registers[30][0]~q ;
wire \mips_core|RF|registers[18][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~9_combout ;
wire \mips_core|RF|registers[18][0]~q ;
wire \mips_core|RF|registers[22][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~8_combout ;
wire \mips_core|RF|registers[22][0]~q ;
wire \mips_core|RF|Mux31~0_combout ;
wire \mips_core|RF|Mux31~1_combout ;
wire \mips_core|RF|registers[21][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~11_combout ;
wire \mips_core|RF|registers[21][0]~q ;
wire \mips_core|RF|Decoder0~14_combout ;
wire \mips_core|RF|registers[29][0]~q ;
wire \mips_core|RF|Decoder0~13_combout ;
wire \mips_core|RF|registers[17][0]~q ;
wire \mips_core|RF|registers[25][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~12_combout ;
wire \mips_core|RF|registers[25][0]~q ;
wire \mips_core|RF|Mux31~2_combout ;
wire \mips_core|RF|Mux31~3_combout ;
wire \mips_core|RF|registers[24][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~15_combout ;
wire \mips_core|RF|registers[24][0]~q ;
wire \mips_core|RF|registers[28][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~18_combout ;
wire \mips_core|RF|registers[28][0]~q ;
wire \mips_core|RF|registers[16][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~17_combout ;
wire \mips_core|RF|registers[16][0]~q ;
wire \mips_core|RF|registers[20][0]~feeder_combout ;
wire \mips_core|RF|Decoder0~16_combout ;
wire \mips_core|RF|registers[20][0]~q ;
wire \mips_core|RF|Mux31~4_combout ;
wire \mips_core|RF|Mux31~5_combout ;
wire \mips_core|RF|Mux31~6_combout ;
wire \mips_core|RF|Mux31~9_combout ;
wire \mips_core|RF|Mux31~24_combout ;
wire \mips_core|ALU_CU|ALUControl[3]~0_combout ;
wire \mips_core|ALU_CU|ALUControl[3]~1_combout ;
wire \mips_core|ALU|alu0|A_in~0_combout ;
wire \mips_core|ALU|alu0|opMUX|Out~0_combout ;
wire \mips_core|ALU_in2[0]~0_combout ;
wire \mips_core|ALU|alu0|adder|Sum~4_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ;
wire \mips_core|RF|registers[10][1]~feeder_combout ;
wire \mips_core|RF|registers[10][1]~q ;
wire \mips_core|RF|registers[11][1]~q ;
wire \mips_core|RF|registers[8][1]~feeder_combout ;
wire \mips_core|RF|registers[8][1]~q ;
wire \mips_core|RF|registers[9][1]~q ;
wire \mips_core|RF|Mux62~2_combout ;
wire \mips_core|RF|Mux62~3_combout ;
wire \mips_core|RF|Mux63~13_combout ;
wire \mips_core|RF|registers[15][1]~q ;
wire \mips_core|RF|registers[12][1]~feeder_combout ;
wire \mips_core|RF|registers[12][1]~q ;
wire \mips_core|RF|registers[14][1]~feeder_combout ;
wire \mips_core|RF|registers[14][1]~q ;
wire \mips_core|RF|Mux62~0_combout ;
wire \mips_core|RF|Mux62~1_combout ;
wire \mips_core|RF|Mux63~10_combout ;
wire \mips_core|RF|registers[31][1]~q ;
wire \mips_core|RF|registers[27][1]~q ;
wire \mips_core|RF|registers[19][1]~feeder_combout ;
wire \mips_core|RF|registers[19][1]~q ;
wire \mips_core|RF|registers[23][1]~q ;
wire \mips_core|RF|Mux62~11_combout ;
wire \mips_core|RF|Mux62~12_combout ;
wire \mips_core|RF|registers[29][1]~feeder_combout ;
wire \mips_core|RF|registers[29][1]~q ;
wire \mips_core|RF|registers[21][1]~feeder_combout ;
wire \mips_core|RF|registers[21][1]~q ;
wire \mips_core|RF|registers[25][1]~feeder_combout ;
wire \mips_core|RF|registers[25][1]~q ;
wire \mips_core|RF|registers[17][1]~feeder_combout ;
wire \mips_core|RF|registers[17][1]~q ;
wire \mips_core|RF|Mux62~4_combout ;
wire \mips_core|RF|Mux62~5_combout ;
wire \mips_core|RF|registers[30][1]~feeder_combout ;
wire \mips_core|RF|registers[30][1]~q ;
wire \mips_core|RF|registers[26][1]~q ;
wire \mips_core|RF|registers[18][1]~feeder_combout ;
wire \mips_core|RF|registers[18][1]~q ;
wire \mips_core|RF|registers[22][1]~q ;
wire \mips_core|RF|Mux62~6_combout ;
wire \mips_core|RF|Mux62~7_combout ;
wire \mips_core|RF|registers[20][1]~feeder_combout ;
wire \mips_core|RF|registers[20][1]~q ;
wire \mips_core|RF|registers[28][1]~feeder_combout ;
wire \mips_core|RF|registers[28][1]~q ;
wire \mips_core|RF|registers[16][1]~feeder_combout ;
wire \mips_core|RF|registers[16][1]~q ;
wire \mips_core|RF|registers[24][1]~feeder_combout ;
wire \mips_core|RF|registers[24][1]~q ;
wire \mips_core|RF|Mux62~8_combout ;
wire \mips_core|RF|Mux62~9_combout ;
wire \mips_core|RF|Mux62~10_combout ;
wire \mips_core|RF|Mux62~13_combout ;
wire \mips_core|RF|Mux63~14_combout ;
wire \mips_core|RF|registers[2][1]~feeder_combout ;
wire \mips_core|RF|registers[2][1]~q ;
wire \mips_core|RF|registers[3][1]~q ;
wire \mips_core|RF|registers[1][1]~feeder_combout ;
wire \mips_core|RF|registers[1][1]~q ;
wire \mips_core|RF|Mux63~17_combout ;
wire \mips_core|RF|Mux63~18_combout ;
wire \mips_core|RF|registers[5][1]~feeder_combout ;
wire \mips_core|RF|registers[5][1]~q ;
wire \mips_core|RF|registers[7][1]~feeder_combout ;
wire \mips_core|RF|registers[7][1]~q ;
wire \mips_core|RF|registers[6][1]~feeder_combout ;
wire \mips_core|RF|registers[6][1]~q ;
wire \mips_core|RF|registers[4][1]~feeder_combout ;
wire \mips_core|RF|registers[4][1]~q ;
wire \mips_core|RF|Mux62~14_combout ;
wire \mips_core|RF|Mux62~15_combout ;
wire \mips_core|RF|Mux62~16_combout ;
wire \mips_core|RF|Mux62~17_combout ;
wire \mips_core|RF|Mux62~18_combout ;
wire \mips_core|ALU_in2[1]~31_combout ;
wire \mips_core|ALU_in2[1]~32_combout ;
wire \mips_core|ALU|alu0|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ;
wire \mips_core|RF|registers[13][5]~q ;
wire \mips_core|RF|registers[15][5]~feeder_combout ;
wire \mips_core|RF|registers[15][5]~q ;
wire \mips_core|RF|registers[14][5]~feeder_combout ;
wire \mips_core|RF|registers[14][5]~q ;
wire \mips_core|RF|registers[12][5]~feeder_combout ;
wire \mips_core|RF|registers[12][5]~q ;
wire \mips_core|RF|Mux58~17_combout ;
wire \mips_core|RF|Mux58~18_combout ;
wire \mips_core|RF|registers[11][5]~feeder_combout ;
wire \mips_core|RF|registers[11][5]~q ;
wire \mips_core|RF|registers[8][5]~feeder_combout ;
wire \mips_core|RF|registers[8][5]~q ;
wire \mips_core|RF|registers[9][5]~q ;
wire \mips_core|RF|Mux58~0_combout ;
wire \mips_core|RF|Mux58~1_combout ;
wire \mips_core|RF|registers[2][5]~feeder_combout ;
wire \mips_core|RF|registers[2][5]~q ;
wire \mips_core|RF|registers[3][5]~feeder_combout ;
wire \mips_core|RF|registers[3][5]~q ;
wire \mips_core|RF|registers[1][5]~q ;
wire \mips_core|RF|registers[7][5]~q ;
wire \mips_core|RF|registers[5][5]~feeder_combout ;
wire \mips_core|RF|registers[5][5]~q ;
wire \mips_core|RF|registers[6][5]~feeder_combout ;
wire \mips_core|RF|registers[6][5]~q ;
wire \mips_core|RF|registers[4][5]~feeder_combout ;
wire \mips_core|RF|registers[4][5]~q ;
wire \mips_core|RF|Mux58~12_combout ;
wire \mips_core|RF|Mux58~13_combout ;
wire \mips_core|RF|Mux58~14_combout ;
wire \mips_core|RF|Mux58~15_combout ;
wire \mips_core|RF|registers[31][5]~feeder_combout ;
wire \mips_core|RF|registers[31][5]~q ;
wire \mips_core|RF|registers[27][5]~q ;
wire \mips_core|RF|registers[19][5]~feeder_combout ;
wire \mips_core|RF|registers[19][5]~q ;
wire \mips_core|RF|registers[23][5]~q ;
wire \mips_core|RF|Mux58~9_combout ;
wire \mips_core|RF|Mux58~10_combout ;
wire \mips_core|RF|registers[29][5]~q ;
wire \mips_core|RF|registers[21][5]~q ;
wire \mips_core|RF|registers[17][5]~q ;
wire \mips_core|RF|registers[25][5]~q ;
wire \mips_core|RF|Mux58~2_combout ;
wire \mips_core|RF|Mux58~3_combout ;
wire \mips_core|RF|registers[28][5]~q ;
wire \mips_core|RF|registers[20][5]~feeder_combout ;
wire \mips_core|RF|registers[20][5]~q ;
wire \mips_core|RF|registers[16][5]~q ;
wire \mips_core|RF|registers[24][5]~feeder_combout ;
wire \mips_core|RF|registers[24][5]~q ;
wire \mips_core|RF|Mux58~6_combout ;
wire \mips_core|RF|Mux58~7_combout ;
wire \mips_core|RF|registers[26][5]~feeder_combout ;
wire \mips_core|RF|registers[26][5]~q ;
wire \mips_core|RF|registers[30][5]~feeder_combout ;
wire \mips_core|RF|registers[30][5]~q ;
wire \mips_core|RF|registers[22][5]~feeder_combout ;
wire \mips_core|RF|registers[22][5]~q ;
wire \mips_core|RF|registers[18][5]~feeder_combout ;
wire \mips_core|RF|registers[18][5]~q ;
wire \mips_core|RF|Mux58~4_combout ;
wire \mips_core|RF|Mux58~5_combout ;
wire \mips_core|RF|Mux58~8_combout ;
wire \mips_core|RF|Mux58~11_combout ;
wire \mips_core|RF|Mux58~16_combout ;
wire \mips_core|RF|Mux58~19_combout ;
wire \mips_core|ALU_in2[5]~27_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ;
wire \mips_core|RF|registers[11][4]~q ;
wire \mips_core|RF|registers[9][4]~feeder_combout ;
wire \mips_core|RF|registers[9][4]~q ;
wire \mips_core|RF|registers[8][4]~feeder_combout ;
wire \mips_core|RF|registers[8][4]~q ;
wire \mips_core|RF|registers[10][4]~q ;
wire \mips_core|RF|Mux59~10_combout ;
wire \mips_core|RF|Mux59~11_combout ;
wire \mips_core|RF|registers[2][4]~q ;
wire \mips_core|RF|registers[3][4]~feeder_combout ;
wire \mips_core|RF|registers[3][4]~q ;
wire \mips_core|RF|registers[1][4]~q ;
wire \mips_core|RF|registers[6][4]~feeder_combout ;
wire \mips_core|RF|registers[6][4]~q ;
wire \mips_core|RF|registers[7][4]~q ;
wire \mips_core|RF|registers[4][4]~q ;
wire \mips_core|RF|registers[5][4]~q ;
wire \mips_core|RF|Mux59~12_combout ;
wire \mips_core|RF|Mux59~13_combout ;
wire \mips_core|RF|Mux59~14_combout ;
wire \mips_core|RF|Mux59~15_combout ;
wire \mips_core|RF|Mux59~16_combout ;
wire \mips_core|RF|registers[15][4]~feeder_combout ;
wire \mips_core|RF|registers[15][4]~q ;
wire \mips_core|RF|registers[12][4]~feeder_combout ;
wire \mips_core|RF|registers[12][4]~q ;
wire \mips_core|RF|registers[13][4]~q ;
wire \mips_core|RF|Mux59~17_combout ;
wire \mips_core|RF|Mux59~18_combout ;
wire \mips_core|RF|registers[26][4]~feeder_combout ;
wire \mips_core|RF|registers[26][4]~q ;
wire \mips_core|RF|registers[30][4]~feeder_combout ;
wire \mips_core|RF|registers[30][4]~q ;
wire \mips_core|RF|registers[18][4]~feeder_combout ;
wire \mips_core|RF|registers[18][4]~q ;
wire \mips_core|RF|registers[22][4]~feeder_combout ;
wire \mips_core|RF|registers[22][4]~q ;
wire \mips_core|RF|Mux59~0_combout ;
wire \mips_core|RF|Mux59~1_combout ;
wire \mips_core|RF|registers[31][4]~feeder_combout ;
wire \mips_core|RF|registers[31][4]~q ;
wire \mips_core|RF|registers[27][4]~q ;
wire \mips_core|RF|registers[19][4]~feeder_combout ;
wire \mips_core|RF|registers[19][4]~q ;
wire \mips_core|RF|registers[23][4]~q ;
wire \mips_core|RF|Mux59~7_combout ;
wire \mips_core|RF|Mux59~8_combout ;
wire \mips_core|RF|registers[28][4]~feeder_combout ;
wire \mips_core|RF|registers[28][4]~q ;
wire \mips_core|RF|registers[20][4]~q ;
wire \mips_core|RF|registers[16][4]~feeder_combout ;
wire \mips_core|RF|registers[16][4]~q ;
wire \mips_core|RF|registers[24][4]~q ;
wire \mips_core|RF|Mux59~4_combout ;
wire \mips_core|RF|Mux59~5_combout ;
wire \mips_core|RF|registers[17][4]~feeder_combout ;
wire \mips_core|RF|registers[17][4]~q ;
wire \mips_core|RF|registers[25][4]~q ;
wire \mips_core|RF|Mux59~2_combout ;
wire \mips_core|RF|registers[21][4]~q ;
wire \mips_core|RF|registers[29][4]~feeder_combout ;
wire \mips_core|RF|registers[29][4]~q ;
wire \mips_core|RF|Mux59~3_combout ;
wire \mips_core|RF|Mux59~6_combout ;
wire \mips_core|RF|Mux59~9_combout ;
wire \mips_core|RF|Mux59~19_combout ;
wire \mips_core|ALU_in2[4]~28_combout ;
wire \mips_core|RF|registers[13][3]~feeder_combout ;
wire \mips_core|RF|registers[13][3]~q ;
wire \mips_core|RF|registers[15][3]~feeder_combout ;
wire \mips_core|RF|registers[15][3]~q ;
wire \mips_core|RF|registers[14][3]~feeder_combout ;
wire \mips_core|RF|registers[14][3]~q ;
wire \mips_core|RF|registers[12][3]~feeder_combout ;
wire \mips_core|RF|registers[12][3]~q ;
wire \mips_core|RF|Mux28~17_combout ;
wire \mips_core|RF|Mux28~18_combout ;
wire \mips_core|RF|registers[10][3]~feeder_combout ;
wire \mips_core|RF|registers[10][3]~q ;
wire \mips_core|RF|registers[8][3]~feeder_combout ;
wire \mips_core|RF|registers[8][3]~q ;
wire \mips_core|RF|registers[9][3]~feeder_combout ;
wire \mips_core|RF|registers[9][3]~q ;
wire \mips_core|RF|Mux28~0_combout ;
wire \mips_core|RF|Mux28~1_combout ;
wire \mips_core|RF|registers[3][3]~q ;
wire \mips_core|RF|registers[2][3]~q ;
wire \mips_core|RF|registers[1][3]~q ;
wire \mips_core|RF|registers[5][3]~feeder_combout ;
wire \mips_core|RF|registers[5][3]~q ;
wire \mips_core|RF|registers[7][3]~q ;
wire \mips_core|RF|registers[6][3]~q ;
wire \mips_core|RF|registers[4][3]~feeder_combout ;
wire \mips_core|RF|registers[4][3]~q ;
wire \mips_core|RF|Mux28~12_combout ;
wire \mips_core|RF|Mux28~13_combout ;
wire \mips_core|RF|Mux28~14_combout ;
wire \mips_core|RF|Mux28~15_combout ;
wire \mips_core|RF|registers[21][3]~q ;
wire \mips_core|RF|registers[29][3]~q ;
wire \mips_core|RF|registers[25][3]~q ;
wire \mips_core|RF|registers[17][3]~q ;
wire \mips_core|RF|Mux28~2_combout ;
wire \mips_core|RF|Mux28~3_combout ;
wire \mips_core|RF|registers[27][3]~q ;
wire \mips_core|RF|registers[31][3]~q ;
wire \mips_core|RF|registers[23][3]~q ;
wire \mips_core|RF|registers[19][3]~q ;
wire \mips_core|RF|Mux28~9_combout ;
wire \mips_core|RF|Mux28~10_combout ;
wire \mips_core|RF|registers[24][3]~feeder_combout ;
wire \mips_core|RF|registers[24][3]~q ;
wire \mips_core|RF|registers[16][3]~q ;
wire \mips_core|RF|Mux28~6_combout ;
wire \mips_core|RF|registers[20][3]~q ;
wire \mips_core|RF|registers[28][3]~q ;
wire \mips_core|RF|Mux28~7_combout ;
wire \mips_core|RF|registers[26][3]~q ;
wire \mips_core|RF|registers[30][3]~q ;
wire \mips_core|RF|registers[18][3]~feeder_combout ;
wire \mips_core|RF|registers[18][3]~q ;
wire \mips_core|RF|registers[22][3]~q ;
wire \mips_core|RF|Mux28~4_combout ;
wire \mips_core|RF|Mux28~5_combout ;
wire \mips_core|RF|Mux28~8_combout ;
wire \mips_core|RF|Mux28~11_combout ;
wire \mips_core|RF|Mux28~16_combout ;
wire \mips_core|RF|Mux28~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ;
wire \mips_core|RF|registers[15][2]~q ;
wire \mips_core|RF|registers[12][2]~feeder_combout ;
wire \mips_core|RF|registers[12][2]~q ;
wire \mips_core|RF|registers[13][2]~q ;
wire \mips_core|RF|Mux29~17_combout ;
wire \mips_core|RF|Mux29~18_combout ;
wire \mips_core|RF|registers[9][2]~q ;
wire \mips_core|RF|registers[11][2]~feeder_combout ;
wire \mips_core|RF|registers[11][2]~q ;
wire \mips_core|RF|registers[10][2]~q ;
wire \mips_core|RF|registers[8][2]~feeder_combout ;
wire \mips_core|RF|registers[8][2]~q ;
wire \mips_core|RF|Mux29~10_combout ;
wire \mips_core|RF|Mux29~11_combout ;
wire \mips_core|RF|registers[3][2]~feeder_combout ;
wire \mips_core|RF|registers[3][2]~q ;
wire \mips_core|RF|registers[2][2]~q ;
wire \mips_core|RF|registers[1][2]~q ;
wire \mips_core|RF|registers[6][2]~feeder_combout ;
wire \mips_core|RF|registers[6][2]~q ;
wire \mips_core|RF|registers[7][2]~q ;
wire \mips_core|RF|registers[5][2]~q ;
wire \mips_core|RF|registers[4][2]~q ;
wire \mips_core|RF|Mux29~12_combout ;
wire \mips_core|RF|Mux29~13_combout ;
wire \mips_core|RF|Mux29~14_combout ;
wire \mips_core|RF|Mux29~15_combout ;
wire \mips_core|RF|Mux29~16_combout ;
wire \mips_core|RF|registers[30][2]~feeder_combout ;
wire \mips_core|RF|registers[30][2]~q ;
wire \mips_core|RF|registers[26][2]~q ;
wire \mips_core|RF|registers[22][2]~q ;
wire \mips_core|RF|registers[18][2]~q ;
wire \mips_core|RF|Mux29~0_combout ;
wire \mips_core|RF|Mux29~1_combout ;
wire \mips_core|RF|registers[27][2]~feeder_combout ;
wire \mips_core|RF|registers[27][2]~q ;
wire \mips_core|RF|registers[31][2]~q ;
wire \mips_core|RF|registers[23][2]~feeder_combout ;
wire \mips_core|RF|registers[23][2]~q ;
wire \mips_core|RF|registers[19][2]~q ;
wire \mips_core|RF|Mux29~7_combout ;
wire \mips_core|RF|Mux29~8_combout ;
wire \mips_core|RF|registers[21][2]~q ;
wire \mips_core|RF|registers[29][2]~q ;
wire \mips_core|RF|registers[25][2]~q ;
wire \mips_core|RF|registers[17][2]~q ;
wire \mips_core|RF|Mux29~2_combout ;
wire \mips_core|RF|Mux29~3_combout ;
wire \mips_core|RF|registers[20][2]~q ;
wire \mips_core|RF|registers[28][2]~q ;
wire \mips_core|RF|registers[16][2]~q ;
wire \mips_core|RF|registers[24][2]~q ;
wire \mips_core|RF|Mux29~4_combout ;
wire \mips_core|RF|Mux29~5_combout ;
wire \mips_core|RF|Mux29~6_combout ;
wire \mips_core|RF|Mux29~9_combout ;
wire \mips_core|RF|Mux29~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ;
wire \mips_core|RF|registers[13][7]~feeder_combout ;
wire \mips_core|RF|registers[13][7]~q ;
wire \mips_core|RF|registers[15][7]~q ;
wire \mips_core|RF|registers[14][7]~feeder_combout ;
wire \mips_core|RF|registers[14][7]~q ;
wire \mips_core|RF|registers[12][7]~feeder_combout ;
wire \mips_core|RF|registers[12][7]~q ;
wire \mips_core|RF|Mux56~17_combout ;
wire \mips_core|RF|Mux56~18_combout ;
wire \mips_core|RF|registers[10][7]~q ;
wire \mips_core|RF|registers[8][7]~feeder_combout ;
wire \mips_core|RF|registers[8][7]~q ;
wire \mips_core|RF|registers[9][7]~q ;
wire \mips_core|RF|Mux56~0_combout ;
wire \mips_core|RF|Mux56~1_combout ;
wire \mips_core|RF|registers[17][7]~q ;
wire \mips_core|RF|registers[25][7]~q ;
wire \mips_core|RF|Mux56~2_combout ;
wire \mips_core|RF|registers[29][7]~q ;
wire \mips_core|RF|registers[21][7]~q ;
wire \mips_core|RF|Mux56~3_combout ;
wire \mips_core|RF|registers[28][7]~q ;
wire \mips_core|RF|registers[20][7]~feeder_combout ;
wire \mips_core|RF|registers[20][7]~q ;
wire \mips_core|RF|registers[24][7]~feeder_combout ;
wire \mips_core|RF|registers[24][7]~q ;
wire \mips_core|RF|registers[16][7]~q ;
wire \mips_core|RF|Mux56~6_combout ;
wire \mips_core|RF|Mux56~7_combout ;
wire \mips_core|RF|registers[30][7]~feeder_combout ;
wire \mips_core|RF|registers[30][7]~q ;
wire \mips_core|RF|registers[26][7]~q ;
wire \mips_core|RF|registers[18][7]~feeder_combout ;
wire \mips_core|RF|registers[18][7]~q ;
wire \mips_core|RF|registers[22][7]~feeder_combout ;
wire \mips_core|RF|registers[22][7]~q ;
wire \mips_core|RF|Mux56~4_combout ;
wire \mips_core|RF|Mux56~5_combout ;
wire \mips_core|RF|Mux56~8_combout ;
wire \mips_core|RF|registers[31][7]~q ;
wire \mips_core|RF|registers[27][7]~q ;
wire \mips_core|RF|registers[19][7]~q ;
wire \mips_core|RF|registers[23][7]~q ;
wire \mips_core|RF|Mux56~9_combout ;
wire \mips_core|RF|Mux56~10_combout ;
wire \mips_core|RF|Mux56~11_combout ;
wire \mips_core|RF|registers[2][7]~feeder_combout ;
wire \mips_core|RF|registers[2][7]~q ;
wire \mips_core|RF|registers[3][7]~q ;
wire \mips_core|RF|registers[1][7]~q ;
wire \mips_core|RF|registers[7][7]~q ;
wire \mips_core|RF|registers[5][7]~feeder_combout ;
wire \mips_core|RF|registers[5][7]~q ;
wire \mips_core|RF|registers[6][7]~feeder_combout ;
wire \mips_core|RF|registers[6][7]~q ;
wire \mips_core|RF|registers[4][7]~q ;
wire \mips_core|RF|Mux56~12_combout ;
wire \mips_core|RF|Mux56~13_combout ;
wire \mips_core|RF|Mux56~14_combout ;
wire \mips_core|RF|Mux56~15_combout ;
wire \mips_core|RF|Mux56~16_combout ;
wire \mips_core|RF|Mux56~19_combout ;
wire \mips_core|ALU_in2[7]~25_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ;
wire \mips_core|RF|registers[14][6]~feeder_combout ;
wire \mips_core|RF|registers[14][6]~q ;
wire \mips_core|RF|registers[12][6]~feeder_combout ;
wire \mips_core|RF|registers[12][6]~q ;
wire \mips_core|RF|registers[13][6]~feeder_combout ;
wire \mips_core|RF|registers[13][6]~q ;
wire \mips_core|RF|Mux57~17_combout ;
wire \mips_core|RF|Mux57~18_combout ;
wire \mips_core|RF|registers[9][6]~feeder_combout ;
wire \mips_core|RF|registers[9][6]~q ;
wire \mips_core|RF|registers[11][6]~feeder_combout ;
wire \mips_core|RF|registers[11][6]~q ;
wire \mips_core|RF|registers[10][6]~q ;
wire \mips_core|RF|registers[8][6]~feeder_combout ;
wire \mips_core|RF|registers[8][6]~q ;
wire \mips_core|RF|Mux57~10_combout ;
wire \mips_core|RF|Mux57~11_combout ;
wire \mips_core|RF|registers[2][6]~q ;
wire \mips_core|RF|registers[3][6]~feeder_combout ;
wire \mips_core|RF|registers[3][6]~q ;
wire \mips_core|RF|registers[1][6]~q ;
wire \mips_core|RF|registers[6][6]~feeder_combout ;
wire \mips_core|RF|registers[6][6]~q ;
wire \mips_core|RF|registers[7][6]~q ;
wire \mips_core|RF|registers[4][6]~q ;
wire \mips_core|RF|registers[5][6]~q ;
wire \mips_core|RF|Mux57~12_combout ;
wire \mips_core|RF|Mux57~13_combout ;
wire \mips_core|RF|Mux57~14_combout ;
wire \mips_core|RF|Mux57~15_combout ;
wire \mips_core|RF|Mux57~16_combout ;
wire \mips_core|RF|registers[30][6]~feeder_combout ;
wire \mips_core|RF|registers[30][6]~q ;
wire \mips_core|RF|registers[26][6]~q ;
wire \mips_core|RF|registers[22][6]~q ;
wire \mips_core|RF|registers[18][6]~feeder_combout ;
wire \mips_core|RF|registers[18][6]~q ;
wire \mips_core|RF|Mux57~0_combout ;
wire \mips_core|RF|Mux57~1_combout ;
wire \mips_core|RF|registers[24][6]~feeder_combout ;
wire \mips_core|RF|registers[24][6]~q ;
wire \mips_core|RF|registers[16][6]~feeder_combout ;
wire \mips_core|RF|registers[16][6]~q ;
wire \mips_core|RF|Mux57~4_combout ;
wire \mips_core|RF|registers[20][6]~q ;
wire \mips_core|RF|registers[28][6]~feeder_combout ;
wire \mips_core|RF|registers[28][6]~q ;
wire \mips_core|RF|Mux57~5_combout ;
wire \mips_core|RF|registers[17][6]~q ;
wire \mips_core|RF|registers[25][6]~q ;
wire \mips_core|RF|Mux57~2_combout ;
wire \mips_core|RF|registers[21][6]~q ;
wire \mips_core|RF|registers[29][6]~q ;
wire \mips_core|RF|Mux57~3_combout ;
wire \mips_core|RF|Mux57~6_combout ;
wire \mips_core|RF|registers[23][6]~q ;
wire \mips_core|RF|registers[19][6]~q ;
wire \mips_core|RF|Mux57~7_combout ;
wire \mips_core|RF|registers[31][6]~q ;
wire \mips_core|RF|registers[27][6]~q ;
wire \mips_core|RF|Mux57~8_combout ;
wire \mips_core|RF|Mux57~9_combout ;
wire \mips_core|RF|Mux57~19_combout ;
wire \mips_core|ALU_in2[6]~26_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|Mux62~19_combout ;
wire \mips_core|ALU_in2[16]~16_combout ;
wire \mips_core|RF|registers[25][16]~q ;
wire \mips_core|RF|registers[17][16]~q ;
wire \mips_core|RF|Mux15~2_combout ;
wire \mips_core|RF|registers[21][16]~q ;
wire \mips_core|RF|registers[29][16]~q ;
wire \mips_core|RF|Mux15~3_combout ;
wire \mips_core|RF|registers[20][16]~q ;
wire \mips_core|RF|registers[28][16]~q ;
wire \mips_core|RF|registers[16][16]~q ;
wire \mips_core|RF|registers[24][16]~q ;
wire \mips_core|RF|Mux15~4_combout ;
wire \mips_core|RF|Mux15~5_combout ;
wire \mips_core|RF|Mux15~6_combout ;
wire \mips_core|RF|registers[30][16]~q ;
wire \mips_core|RF|registers[26][16]~q ;
wire \mips_core|RF|registers[22][16]~q ;
wire \mips_core|RF|registers[18][16]~q ;
wire \mips_core|RF|Mux15~0_combout ;
wire \mips_core|RF|Mux15~1_combout ;
wire \mips_core|RF|registers[23][16]~q ;
wire \mips_core|RF|registers[19][16]~q ;
wire \mips_core|RF|Mux15~7_combout ;
wire \mips_core|RF|registers[31][16]~q ;
wire \mips_core|RF|registers[27][16]~q ;
wire \mips_core|RF|Mux15~8_combout ;
wire \mips_core|RF|Mux15~9_combout ;
wire \mips_core|RF|registers[8][16]~q ;
wire \mips_core|RF|registers[10][16]~feeder_combout ;
wire \mips_core|RF|registers[10][16]~q ;
wire \mips_core|RF|Mux15~10_combout ;
wire \mips_core|RF|registers[9][16]~feeder_combout ;
wire \mips_core|RF|registers[9][16]~q ;
wire \mips_core|RF|registers[11][16]~q ;
wire \mips_core|RF|Mux15~11_combout ;
wire \mips_core|RF|registers[6][16]~feeder_combout ;
wire \mips_core|RF|registers[6][16]~q ;
wire \mips_core|RF|registers[7][16]~q ;
wire \mips_core|RF|registers[5][16]~feeder_combout ;
wire \mips_core|RF|registers[5][16]~q ;
wire \mips_core|RF|registers[4][16]~q ;
wire \mips_core|RF|Mux15~12_combout ;
wire \mips_core|RF|Mux15~13_combout ;
wire \mips_core|RF|registers[1][16]~q ;
wire \mips_core|RF|Mux15~14_combout ;
wire \mips_core|RF|registers[2][16]~q ;
wire \mips_core|RF|registers[3][16]~q ;
wire \mips_core|RF|Mux15~15_combout ;
wire \mips_core|RF|Mux15~16_combout ;
wire \mips_core|RF|registers[14][16]~q ;
wire \mips_core|RF|registers[12][16]~feeder_combout ;
wire \mips_core|RF|registers[12][16]~q ;
wire \mips_core|RF|registers[13][16]~feeder_combout ;
wire \mips_core|RF|registers[13][16]~q ;
wire \mips_core|RF|Mux15~17_combout ;
wire \mips_core|RF|Mux15~18_combout ;
wire \mips_core|RF|Mux15~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU_in2[15]~17_combout ;
wire \mips_core|RF|registers[3][15]~feeder_combout ;
wire \mips_core|RF|registers[3][15]~q ;
wire \mips_core|RF|registers[2][15]~feeder_combout ;
wire \mips_core|RF|registers[2][15]~q ;
wire \mips_core|RF|registers[5][15]~feeder_combout ;
wire \mips_core|RF|registers[5][15]~q ;
wire \mips_core|RF|registers[6][15]~q ;
wire \mips_core|RF|registers[4][15]~q ;
wire \mips_core|RF|Mux16~12_combout ;
wire \mips_core|RF|registers[7][15]~q ;
wire \mips_core|RF|Mux16~13_combout ;
wire \mips_core|RF|registers[1][15]~q ;
wire \mips_core|RF|Mux16~14_combout ;
wire \mips_core|RF|Mux16~15_combout ;
wire \mips_core|RF|registers[27][15]~q ;
wire \mips_core|RF|registers[31][15]~q ;
wire \mips_core|RF|registers[23][15]~q ;
wire \mips_core|RF|registers[19][15]~q ;
wire \mips_core|RF|Mux16~9_combout ;
wire \mips_core|RF|Mux16~10_combout ;
wire \mips_core|RF|registers[21][15]~q ;
wire \mips_core|RF|registers[25][15]~q ;
wire \mips_core|RF|registers[17][15]~q ;
wire \mips_core|RF|Mux16~2_combout ;
wire \mips_core|RF|registers[29][15]~q ;
wire \mips_core|RF|Mux16~3_combout ;
wire \mips_core|RF|registers[20][15]~q ;
wire \mips_core|RF|registers[28][15]~q ;
wire \mips_core|RF|registers[16][15]~q ;
wire \mips_core|RF|registers[24][15]~q ;
wire \mips_core|RF|Mux16~6_combout ;
wire \mips_core|RF|Mux16~7_combout ;
wire \mips_core|RF|registers[30][15]~feeder_combout ;
wire \mips_core|RF|registers[30][15]~q ;
wire \mips_core|RF|registers[22][15]~q ;
wire \mips_core|RF|registers[18][15]~q ;
wire \mips_core|RF|Mux16~4_combout ;
wire \mips_core|RF|registers[26][15]~feeder_combout ;
wire \mips_core|RF|registers[26][15]~q ;
wire \mips_core|RF|Mux16~5_combout ;
wire \mips_core|RF|Mux16~8_combout ;
wire \mips_core|RF|Mux16~11_combout ;
wire \mips_core|RF|Mux16~16_combout ;
wire \mips_core|RF|registers[14][15]~q ;
wire \mips_core|RF|registers[12][15]~q ;
wire \mips_core|RF|Mux16~17_combout ;
wire \mips_core|RF|registers[13][15]~q ;
wire \mips_core|RF|registers[15][15]~feeder_combout ;
wire \mips_core|RF|registers[15][15]~q ;
wire \mips_core|RF|Mux16~18_combout ;
wire \mips_core|RF|registers[10][15]~q ;
wire \mips_core|RF|registers[8][15]~q ;
wire \mips_core|RF|registers[9][15]~q ;
wire \mips_core|RF|Mux16~0_combout ;
wire \mips_core|RF|Mux16~1_combout ;
wire \mips_core|RF|Mux16~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[14]~18_combout ;
wire \mips_core|RF|registers[9][14]~q ;
wire \mips_core|RF|registers[10][14]~feeder_combout ;
wire \mips_core|RF|registers[10][14]~q ;
wire \mips_core|RF|registers[8][14]~q ;
wire \mips_core|RF|Mux17~10_combout ;
wire \mips_core|RF|registers[11][14]~q ;
wire \mips_core|RF|Mux17~11_combout ;
wire \mips_core|RF|registers[2][14]~feeder_combout ;
wire \mips_core|RF|registers[2][14]~q ;
wire \mips_core|RF|registers[3][14]~feeder_combout ;
wire \mips_core|RF|registers[3][14]~q ;
wire \mips_core|RF|registers[6][14]~q ;
wire \mips_core|RF|registers[7][14]~q ;
wire \mips_core|RF|registers[5][14]~feeder_combout ;
wire \mips_core|RF|registers[5][14]~q ;
wire \mips_core|RF|registers[4][14]~q ;
wire \mips_core|RF|Mux17~12_combout ;
wire \mips_core|RF|Mux17~13_combout ;
wire \mips_core|RF|Mux17~14_combout ;
wire \mips_core|RF|Mux17~15_combout ;
wire \mips_core|RF|Mux17~16_combout ;
wire \mips_core|RF|registers[13][14]~q ;
wire \mips_core|RF|registers[12][14]~q ;
wire \mips_core|RF|Mux17~17_combout ;
wire \mips_core|RF|registers[14][14]~q ;
wire \mips_core|RF|registers[15][14]~q ;
wire \mips_core|RF|Mux17~18_combout ;
wire \mips_core|RF|registers[27][14]~q ;
wire \mips_core|RF|registers[31][14]~q ;
wire \mips_core|RF|registers[23][14]~q ;
wire \mips_core|RF|registers[19][14]~q ;
wire \mips_core|RF|Mux17~7_combout ;
wire \mips_core|RF|Mux17~8_combout ;
wire \mips_core|RF|registers[30][14]~feeder_combout ;
wire \mips_core|RF|registers[30][14]~q ;
wire \mips_core|RF|registers[22][14]~q ;
wire \mips_core|RF|registers[18][14]~q ;
wire \mips_core|RF|Mux17~0_combout ;
wire \mips_core|RF|registers[26][14]~q ;
wire \mips_core|RF|Mux17~1_combout ;
wire \mips_core|RF|registers[21][14]~q ;
wire \mips_core|RF|registers[29][14]~q ;
wire \mips_core|RF|registers[25][14]~q ;
wire \mips_core|RF|registers[17][14]~q ;
wire \mips_core|RF|Mux17~2_combout ;
wire \mips_core|RF|Mux17~3_combout ;
wire \mips_core|RF|registers[20][14]~q ;
wire \mips_core|RF|registers[28][14]~q ;
wire \mips_core|RF|registers[16][14]~q ;
wire \mips_core|RF|registers[24][14]~q ;
wire \mips_core|RF|Mux17~4_combout ;
wire \mips_core|RF|Mux17~5_combout ;
wire \mips_core|RF|Mux17~6_combout ;
wire \mips_core|RF|Mux17~9_combout ;
wire \mips_core|RF|Mux17~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[13]~19_combout ;
wire \mips_core|RF|registers[14][13]~feeder_combout ;
wire \mips_core|RF|registers[14][13]~q ;
wire \mips_core|RF|registers[12][13]~q ;
wire \mips_core|RF|Mux18~17_combout ;
wire \mips_core|RF|registers[13][13]~q ;
wire \mips_core|RF|registers[15][13]~q ;
wire \mips_core|RF|Mux18~18_combout ;
wire \mips_core|RF|registers[10][13]~q ;
wire \mips_core|RF|registers[9][13]~feeder_combout ;
wire \mips_core|RF|registers[9][13]~q ;
wire \mips_core|RF|registers[8][13]~q ;
wire \mips_core|RF|Mux18~0_combout ;
wire \mips_core|RF|Mux18~1_combout ;
wire \mips_core|RF|registers[3][13]~q ;
wire \mips_core|RF|registers[2][13]~q ;
wire \mips_core|RF|registers[1][13]~q ;
wire \mips_core|RF|registers[5][13]~q ;
wire \mips_core|RF|registers[7][13]~q ;
wire \mips_core|RF|registers[4][13]~feeder_combout ;
wire \mips_core|RF|registers[4][13]~q ;
wire \mips_core|RF|registers[6][13]~feeder_combout ;
wire \mips_core|RF|registers[6][13]~q ;
wire \mips_core|RF|Mux18~12_combout ;
wire \mips_core|RF|Mux18~13_combout ;
wire \mips_core|RF|Mux18~14_combout ;
wire \mips_core|RF|Mux18~15_combout ;
wire \mips_core|RF|registers[21][13]~q ;
wire \mips_core|RF|registers[29][13]~q ;
wire \mips_core|RF|registers[25][13]~q ;
wire \mips_core|RF|registers[17][13]~q ;
wire \mips_core|RF|Mux18~2_combout ;
wire \mips_core|RF|Mux18~3_combout ;
wire \mips_core|RF|registers[20][13]~feeder_combout ;
wire \mips_core|RF|registers[20][13]~q ;
wire \mips_core|RF|registers[28][13]~q ;
wire \mips_core|RF|registers[24][13]~feeder_combout ;
wire \mips_core|RF|registers[24][13]~q ;
wire \mips_core|RF|registers[16][13]~q ;
wire \mips_core|RF|Mux18~6_combout ;
wire \mips_core|RF|Mux18~7_combout ;
wire \mips_core|RF|registers[26][13]~feeder_combout ;
wire \mips_core|RF|registers[26][13]~q ;
wire \mips_core|RF|registers[30][13]~feeder_combout ;
wire \mips_core|RF|registers[30][13]~q ;
wire \mips_core|RF|registers[22][13]~q ;
wire \mips_core|RF|registers[18][13]~q ;
wire \mips_core|RF|Mux18~4_combout ;
wire \mips_core|RF|Mux18~5_combout ;
wire \mips_core|RF|Mux18~8_combout ;
wire \mips_core|RF|registers[27][13]~q ;
wire \mips_core|RF|registers[31][13]~q ;
wire \mips_core|RF|registers[23][13]~q ;
wire \mips_core|RF|registers[19][13]~q ;
wire \mips_core|RF|Mux18~9_combout ;
wire \mips_core|RF|Mux18~10_combout ;
wire \mips_core|RF|Mux18~11_combout ;
wire \mips_core|RF|Mux18~16_combout ;
wire \mips_core|RF|Mux18~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ;
wire \mips_core|RF|registers[3][12]~feeder_combout ;
wire \mips_core|RF|registers[3][12]~q ;
wire \mips_core|RF|registers[2][12]~feeder_combout ;
wire \mips_core|RF|registers[2][12]~q ;
wire \mips_core|RF|registers[6][12]~feeder_combout ;
wire \mips_core|RF|registers[6][12]~q ;
wire \mips_core|RF|registers[4][12]~feeder_combout ;
wire \mips_core|RF|registers[4][12]~q ;
wire \mips_core|RF|registers[5][12]~feeder_combout ;
wire \mips_core|RF|registers[5][12]~q ;
wire \mips_core|RF|Mux19~12_combout ;
wire \mips_core|RF|registers[7][12]~q ;
wire \mips_core|RF|Mux19~13_combout ;
wire \mips_core|RF|registers[1][12]~q ;
wire \mips_core|RF|Mux19~14_combout ;
wire \mips_core|RF|Mux19~15_combout ;
wire \mips_core|RF|registers[9][12]~feeder_combout ;
wire \mips_core|RF|registers[9][12]~q ;
wire \mips_core|RF|registers[10][12]~feeder_combout ;
wire \mips_core|RF|registers[10][12]~q ;
wire \mips_core|RF|registers[8][12]~feeder_combout ;
wire \mips_core|RF|registers[8][12]~q ;
wire \mips_core|RF|Mux19~10_combout ;
wire \mips_core|RF|Mux19~11_combout ;
wire \mips_core|RF|Mux19~16_combout ;
wire \mips_core|RF|registers[15][12]~q ;
wire \mips_core|RF|registers[14][12]~q ;
wire \mips_core|RF|registers[13][12]~q ;
wire \mips_core|RF|registers[12][12]~q ;
wire \mips_core|RF|Mux19~17_combout ;
wire \mips_core|RF|Mux19~18_combout ;
wire \mips_core|RF|registers[27][12]~q ;
wire \mips_core|RF|registers[23][12]~q ;
wire \mips_core|RF|registers[19][12]~q ;
wire \mips_core|RF|Mux19~7_combout ;
wire \mips_core|RF|registers[31][12]~q ;
wire \mips_core|RF|Mux19~8_combout ;
wire \mips_core|RF|registers[22][12]~q ;
wire \mips_core|RF|registers[18][12]~feeder_combout ;
wire \mips_core|RF|registers[18][12]~q ;
wire \mips_core|RF|Mux19~0_combout ;
wire \mips_core|RF|registers[30][12]~q ;
wire \mips_core|RF|registers[26][12]~q ;
wire \mips_core|RF|Mux19~1_combout ;
wire \mips_core|RF|registers[21][12]~q ;
wire \mips_core|RF|registers[25][12]~q ;
wire \mips_core|RF|registers[17][12]~q ;
wire \mips_core|RF|Mux19~2_combout ;
wire \mips_core|RF|registers[29][12]~q ;
wire \mips_core|RF|Mux19~3_combout ;
wire \mips_core|RF|registers[24][12]~feeder_combout ;
wire \mips_core|RF|registers[24][12]~q ;
wire \mips_core|RF|registers[16][12]~q ;
wire \mips_core|RF|Mux19~4_combout ;
wire \mips_core|RF|registers[28][12]~q ;
wire \mips_core|RF|registers[20][12]~feeder_combout ;
wire \mips_core|RF|registers[20][12]~q ;
wire \mips_core|RF|Mux19~5_combout ;
wire \mips_core|RF|Mux19~6_combout ;
wire \mips_core|RF|Mux19~9_combout ;
wire \mips_core|RF|Mux19~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[12]~20_combout ;
wire \mips_core|ALU_in2[11]~21_combout ;
wire \mips_core|RF|registers[11][11]~feeder_combout ;
wire \mips_core|RF|registers[11][11]~q ;
wire \mips_core|RF|registers[10][11]~q ;
wire \mips_core|RF|registers[8][11]~feeder_combout ;
wire \mips_core|RF|registers[8][11]~q ;
wire \mips_core|RF|registers[9][11]~q ;
wire \mips_core|RF|Mux20~0_combout ;
wire \mips_core|RF|Mux20~1_combout ;
wire \mips_core|RF|registers[14][11]~q ;
wire \mips_core|RF|registers[12][11]~q ;
wire \mips_core|RF|Mux20~17_combout ;
wire \mips_core|RF|registers[15][11]~q ;
wire \mips_core|RF|Mux20~18_combout ;
wire \mips_core|RF|registers[27][11]~feeder_combout ;
wire \mips_core|RF|registers[27][11]~q ;
wire \mips_core|RF|registers[31][11]~q ;
wire \mips_core|RF|registers[23][11]~feeder_combout ;
wire \mips_core|RF|registers[23][11]~q ;
wire \mips_core|RF|registers[19][11]~q ;
wire \mips_core|RF|Mux20~9_combout ;
wire \mips_core|RF|Mux20~10_combout ;
wire \mips_core|RF|registers[21][11]~q ;
wire \mips_core|RF|registers[25][11]~q ;
wire \mips_core|RF|registers[17][11]~q ;
wire \mips_core|RF|Mux20~2_combout ;
wire \mips_core|RF|registers[29][11]~q ;
wire \mips_core|RF|Mux20~3_combout ;
wire \mips_core|RF|registers[30][11]~feeder_combout ;
wire \mips_core|RF|registers[30][11]~q ;
wire \mips_core|RF|registers[26][11]~feeder_combout ;
wire \mips_core|RF|registers[26][11]~q ;
wire \mips_core|RF|registers[22][11]~q ;
wire \mips_core|RF|registers[18][11]~q ;
wire \mips_core|RF|Mux20~4_combout ;
wire \mips_core|RF|Mux20~5_combout ;
wire \mips_core|RF|registers[24][11]~feeder_combout ;
wire \mips_core|RF|registers[24][11]~q ;
wire \mips_core|RF|registers[16][11]~q ;
wire \mips_core|RF|Mux20~6_combout ;
wire \mips_core|RF|registers[28][11]~q ;
wire \mips_core|RF|registers[20][11]~feeder_combout ;
wire \mips_core|RF|registers[20][11]~q ;
wire \mips_core|RF|Mux20~7_combout ;
wire \mips_core|RF|Mux20~8_combout ;
wire \mips_core|RF|Mux20~11_combout ;
wire \mips_core|RF|registers[3][11]~q ;
wire \mips_core|RF|registers[2][11]~q ;
wire \mips_core|RF|registers[1][11]~q ;
wire \mips_core|RF|registers[5][11]~feeder_combout ;
wire \mips_core|RF|registers[5][11]~q ;
wire \mips_core|RF|registers[7][11]~feeder_combout ;
wire \mips_core|RF|registers[7][11]~q ;
wire \mips_core|RF|registers[4][11]~feeder_combout ;
wire \mips_core|RF|registers[4][11]~q ;
wire \mips_core|RF|registers[6][11]~feeder_combout ;
wire \mips_core|RF|registers[6][11]~q ;
wire \mips_core|RF|Mux20~12_combout ;
wire \mips_core|RF|Mux20~13_combout ;
wire \mips_core|RF|Mux20~14_combout ;
wire \mips_core|RF|Mux20~15_combout ;
wire \mips_core|RF|Mux20~16_combout ;
wire \mips_core|RF|Mux20~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ;
wire \mips_core|ALU_in2[10]~22_combout ;
wire \mips_core|RF|registers[15][9]~q ;
wire \mips_core|RF|registers[14][9]~q ;
wire \mips_core|RF|registers[12][9]~q ;
wire \mips_core|RF|Mux22~17_combout ;
wire \mips_core|RF|Mux22~18_combout ;
wire \mips_core|RF|registers[27][9]~q ;
wire \mips_core|RF|registers[31][9]~q ;
wire \mips_core|RF|registers[23][9]~q ;
wire \mips_core|RF|registers[19][9]~q ;
wire \mips_core|RF|Mux22~9_combout ;
wire \mips_core|RF|Mux22~10_combout ;
wire \mips_core|RF|registers[24][9]~feeder_combout ;
wire \mips_core|RF|registers[24][9]~q ;
wire \mips_core|RF|registers[16][9]~q ;
wire \mips_core|RF|Mux22~6_combout ;
wire \mips_core|RF|registers[28][9]~q ;
wire \mips_core|RF|registers[20][9]~feeder_combout ;
wire \mips_core|RF|registers[20][9]~q ;
wire \mips_core|RF|Mux22~7_combout ;
wire \mips_core|RF|registers[26][9]~feeder_combout ;
wire \mips_core|RF|registers[26][9]~q ;
wire \mips_core|RF|registers[30][9]~feeder_combout ;
wire \mips_core|RF|registers[30][9]~q ;
wire \mips_core|RF|registers[22][9]~q ;
wire \mips_core|RF|registers[18][9]~q ;
wire \mips_core|RF|Mux22~4_combout ;
wire \mips_core|RF|Mux22~5_combout ;
wire \mips_core|RF|Mux22~8_combout ;
wire \mips_core|RF|registers[25][9]~q ;
wire \mips_core|RF|registers[17][9]~q ;
wire \mips_core|RF|Mux22~2_combout ;
wire \mips_core|RF|registers[21][9]~q ;
wire \mips_core|RF|registers[29][9]~q ;
wire \mips_core|RF|Mux22~3_combout ;
wire \mips_core|RF|Mux22~11_combout ;
wire \mips_core|RF|registers[3][9]~q ;
wire \mips_core|RF|registers[2][9]~q ;
wire \mips_core|RF|registers[5][9]~feeder_combout ;
wire \mips_core|RF|registers[5][9]~q ;
wire \mips_core|RF|registers[6][9]~feeder_combout ;
wire \mips_core|RF|registers[6][9]~q ;
wire \mips_core|RF|registers[4][9]~feeder_combout ;
wire \mips_core|RF|registers[4][9]~q ;
wire \mips_core|RF|Mux22~12_combout ;
wire \mips_core|RF|registers[7][9]~q ;
wire \mips_core|RF|Mux22~13_combout ;
wire \mips_core|RF|registers[1][9]~q ;
wire \mips_core|RF|Mux22~14_combout ;
wire \mips_core|RF|Mux22~15_combout ;
wire \mips_core|RF|Mux22~16_combout ;
wire \mips_core|RF|registers[10][9]~q ;
wire \mips_core|RF|registers[11][9]~feeder_combout ;
wire \mips_core|RF|registers[11][9]~q ;
wire \mips_core|RF|registers[9][9]~q ;
wire \mips_core|RF|registers[8][9]~q ;
wire \mips_core|RF|Mux22~0_combout ;
wire \mips_core|RF|Mux22~1_combout ;
wire \mips_core|RF|Mux22~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ;
wire \mips_core|ALU_in2[9]~23_combout ;
wire \mips_core|RF|registers[15][8]~feeder_combout ;
wire \mips_core|RF|registers[15][8]~q ;
wire \mips_core|RF|registers[12][8]~feeder_combout ;
wire \mips_core|RF|registers[12][8]~q ;
wire \mips_core|RF|registers[13][8]~feeder_combout ;
wire \mips_core|RF|registers[13][8]~q ;
wire \mips_core|RF|Mux23~17_combout ;
wire \mips_core|RF|Mux23~18_combout ;
wire \mips_core|RF|registers[30][8]~feeder_combout ;
wire \mips_core|RF|registers[30][8]~q ;
wire \mips_core|RF|registers[26][8]~q ;
wire \mips_core|RF|registers[18][8]~feeder_combout ;
wire \mips_core|RF|registers[18][8]~q ;
wire \mips_core|RF|registers[22][8]~q ;
wire \mips_core|RF|Mux23~0_combout ;
wire \mips_core|RF|Mux23~1_combout ;
wire \mips_core|RF|registers[21][8]~q ;
wire \mips_core|RF|registers[29][8]~q ;
wire \mips_core|RF|registers[25][8]~q ;
wire \mips_core|RF|registers[17][8]~q ;
wire \mips_core|RF|Mux23~2_combout ;
wire \mips_core|RF|Mux23~3_combout ;
wire \mips_core|RF|registers[20][8]~feeder_combout ;
wire \mips_core|RF|registers[20][8]~q ;
wire \mips_core|RF|registers[28][8]~q ;
wire \mips_core|RF|registers[24][8]~feeder_combout ;
wire \mips_core|RF|registers[24][8]~q ;
wire \mips_core|RF|registers[16][8]~q ;
wire \mips_core|RF|Mux23~4_combout ;
wire \mips_core|RF|Mux23~5_combout ;
wire \mips_core|RF|Mux23~6_combout ;
wire \mips_core|RF|registers[27][8]~q ;
wire \mips_core|RF|registers[31][8]~q ;
wire \mips_core|RF|registers[23][8]~q ;
wire \mips_core|RF|registers[19][8]~q ;
wire \mips_core|RF|Mux23~7_combout ;
wire \mips_core|RF|Mux23~8_combout ;
wire \mips_core|RF|Mux23~9_combout ;
wire \mips_core|RF|registers[3][8]~q ;
wire \mips_core|RF|registers[2][8]~q ;
wire \mips_core|RF|registers[1][8]~q ;
wire \mips_core|RF|registers[6][8]~feeder_combout ;
wire \mips_core|RF|registers[6][8]~q ;
wire \mips_core|RF|registers[7][8]~q ;
wire \mips_core|RF|registers[5][8]~q ;
wire \mips_core|RF|registers[4][8]~q ;
wire \mips_core|RF|Mux23~12_combout ;
wire \mips_core|RF|Mux23~13_combout ;
wire \mips_core|RF|Mux23~14_combout ;
wire \mips_core|RF|Mux23~15_combout ;
wire \mips_core|RF|registers[11][8]~feeder_combout ;
wire \mips_core|RF|registers[11][8]~q ;
wire \mips_core|RF|registers[9][8]~q ;
wire \mips_core|RF|registers[8][8]~feeder_combout ;
wire \mips_core|RF|registers[8][8]~q ;
wire \mips_core|RF|registers[10][8]~q ;
wire \mips_core|RF|Mux23~10_combout ;
wire \mips_core|RF|Mux23~11_combout ;
wire \mips_core|RF|Mux23~16_combout ;
wire \mips_core|RF|Mux23~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ;
wire \mips_core|ALU_in2[8]~24_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ;
wire \mips_core|RF|registers[14][10]~feeder_combout ;
wire \mips_core|RF|registers[14][10]~q ;
wire \mips_core|RF|registers[13][10]~feeder_combout ;
wire \mips_core|RF|registers[13][10]~q ;
wire \mips_core|RF|registers[12][10]~q ;
wire \mips_core|RF|Mux21~17_combout ;
wire \mips_core|RF|Mux21~18_combout ;
wire \mips_core|RF|registers[27][10]~q ;
wire \mips_core|RF|registers[31][10]~q ;
wire \mips_core|RF|registers[23][10]~q ;
wire \mips_core|RF|registers[19][10]~q ;
wire \mips_core|RF|Mux21~7_combout ;
wire \mips_core|RF|Mux21~8_combout ;
wire \mips_core|RF|registers[20][10]~feeder_combout ;
wire \mips_core|RF|registers[20][10]~q ;
wire \mips_core|RF|registers[28][10]~q ;
wire \mips_core|RF|registers[16][10]~q ;
wire \mips_core|RF|registers[24][10]~feeder_combout ;
wire \mips_core|RF|registers[24][10]~q ;
wire \mips_core|RF|Mux21~4_combout ;
wire \mips_core|RF|Mux21~5_combout ;
wire \mips_core|RF|registers[21][10]~q ;
wire \mips_core|RF|registers[29][10]~q ;
wire \mips_core|RF|registers[25][10]~q ;
wire \mips_core|RF|registers[17][10]~q ;
wire \mips_core|RF|Mux21~2_combout ;
wire \mips_core|RF|Mux21~3_combout ;
wire \mips_core|RF|Mux21~6_combout ;
wire \mips_core|RF|registers[26][10]~feeder_combout ;
wire \mips_core|RF|registers[26][10]~q ;
wire \mips_core|RF|registers[22][10]~q ;
wire \mips_core|RF|registers[18][10]~q ;
wire \mips_core|RF|Mux21~0_combout ;
wire \mips_core|RF|registers[30][10]~feeder_combout ;
wire \mips_core|RF|registers[30][10]~q ;
wire \mips_core|RF|Mux21~1_combout ;
wire \mips_core|RF|Mux21~9_combout ;
wire \mips_core|RF|registers[11][10]~feeder_combout ;
wire \mips_core|RF|registers[11][10]~q ;
wire \mips_core|RF|registers[9][10]~q ;
wire \mips_core|RF|registers[10][10]~q ;
wire \mips_core|RF|registers[8][10]~feeder_combout ;
wire \mips_core|RF|registers[8][10]~q ;
wire \mips_core|RF|Mux21~10_combout ;
wire \mips_core|RF|Mux21~11_combout ;
wire \mips_core|RF|registers[3][10]~q ;
wire \mips_core|RF|registers[2][10]~feeder_combout ;
wire \mips_core|RF|registers[2][10]~q ;
wire \mips_core|RF|registers[1][10]~q ;
wire \mips_core|RF|registers[6][10]~feeder_combout ;
wire \mips_core|RF|registers[6][10]~q ;
wire \mips_core|RF|registers[7][10]~q ;
wire \mips_core|RF|registers[4][10]~feeder_combout ;
wire \mips_core|RF|registers[4][10]~q ;
wire \mips_core|RF|registers[5][10]~feeder_combout ;
wire \mips_core|RF|registers[5][10]~q ;
wire \mips_core|RF|Mux21~12_combout ;
wire \mips_core|RF|Mux21~13_combout ;
wire \mips_core|RF|Mux21~14_combout ;
wire \mips_core|RF|Mux21~15_combout ;
wire \mips_core|RF|Mux21~16_combout ;
wire \mips_core|RF|Mux21~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|registers[14][20]~q ;
wire \mips_core|RF|registers[13][20]~q ;
wire \mips_core|RF|registers[12][20]~feeder_combout ;
wire \mips_core|RF|registers[12][20]~q ;
wire \mips_core|RF|Mux11~17_combout ;
wire \mips_core|RF|Mux11~18_combout ;
wire \mips_core|RF|registers[27][20]~feeder_combout ;
wire \mips_core|RF|registers[27][20]~q ;
wire \mips_core|RF|registers[23][20]~q ;
wire \mips_core|RF|registers[19][20]~q ;
wire \mips_core|RF|Mux11~7_combout ;
wire \mips_core|RF|registers[31][20]~q ;
wire \mips_core|RF|Mux11~8_combout ;
wire \mips_core|RF|registers[30][20]~q ;
wire \mips_core|RF|registers[26][20]~q ;
wire \mips_core|RF|registers[22][20]~feeder_combout ;
wire \mips_core|RF|registers[22][20]~q ;
wire \mips_core|RF|registers[18][20]~feeder_combout ;
wire \mips_core|RF|registers[18][20]~q ;
wire \mips_core|RF|Mux11~0_combout ;
wire \mips_core|RF|Mux11~1_combout ;
wire \mips_core|RF|registers[20][20]~feeder_combout ;
wire \mips_core|RF|registers[20][20]~q ;
wire \mips_core|RF|registers[16][20]~q ;
wire \mips_core|RF|registers[24][20]~q ;
wire \mips_core|RF|Mux11~4_combout ;
wire \mips_core|RF|registers[28][20]~q ;
wire \mips_core|RF|Mux11~5_combout ;
wire \mips_core|RF|registers[21][20]~q ;
wire \mips_core|RF|registers[25][20]~q ;
wire \mips_core|RF|registers[17][20]~q ;
wire \mips_core|RF|Mux11~2_combout ;
wire \mips_core|RF|registers[29][20]~q ;
wire \mips_core|RF|Mux11~3_combout ;
wire \mips_core|RF|Mux11~6_combout ;
wire \mips_core|RF|Mux11~9_combout ;
wire \mips_core|RF|registers[9][20]~q ;
wire \mips_core|RF|registers[10][20]~q ;
wire \mips_core|RF|registers[8][20]~q ;
wire \mips_core|RF|Mux11~10_combout ;
wire \mips_core|RF|registers[11][20]~q ;
wire \mips_core|RF|Mux11~11_combout ;
wire \mips_core|RF|registers[3][20]~q ;
wire \mips_core|RF|registers[2][20]~q ;
wire \mips_core|RF|registers[6][20]~q ;
wire \mips_core|RF|registers[4][20]~feeder_combout ;
wire \mips_core|RF|registers[4][20]~q ;
wire \mips_core|RF|registers[5][20]~feeder_combout ;
wire \mips_core|RF|registers[5][20]~q ;
wire \mips_core|RF|Mux11~12_combout ;
wire \mips_core|RF|registers[7][20]~q ;
wire \mips_core|RF|Mux11~13_combout ;
wire \mips_core|RF|registers[1][20]~q ;
wire \mips_core|RF|Mux11~14_combout ;
wire \mips_core|RF|Mux11~15_combout ;
wire \mips_core|RF|Mux11~16_combout ;
wire \mips_core|RF|Mux11~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[20]~12_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ;
wire \mips_core|RF|registers[13][19]~q ;
wire \mips_core|RF|registers[14][19]~q ;
wire \mips_core|RF|registers[12][19]~q ;
wire \mips_core|RF|Mux12~17_combout ;
wire \mips_core|RF|Mux12~18_combout ;
wire \mips_core|RF|registers[10][19]~q ;
wire \mips_core|RF|registers[9][19]~q ;
wire \mips_core|RF|registers[8][19]~q ;
wire \mips_core|RF|Mux12~0_combout ;
wire \mips_core|RF|registers[11][19]~q ;
wire \mips_core|RF|Mux12~1_combout ;
wire \mips_core|RF|registers[3][19]~q ;
wire \mips_core|RF|registers[2][19]~q ;
wire \mips_core|RF|registers[1][19]~q ;
wire \mips_core|RF|registers[5][19]~feeder_combout ;
wire \mips_core|RF|registers[5][19]~q ;
wire \mips_core|RF|registers[7][19]~q ;
wire \mips_core|RF|registers[6][19]~q ;
wire \mips_core|RF|registers[4][19]~q ;
wire \mips_core|RF|Mux12~12_combout ;
wire \mips_core|RF|Mux12~13_combout ;
wire \mips_core|RF|Mux12~14_combout ;
wire \mips_core|RF|Mux12~15_combout ;
wire \mips_core|RF|registers[27][19]~q ;
wire \mips_core|RF|registers[31][19]~q ;
wire \mips_core|RF|registers[19][19]~feeder_combout ;
wire \mips_core|RF|registers[19][19]~q ;
wire \mips_core|RF|registers[23][19]~feeder_combout ;
wire \mips_core|RF|registers[23][19]~q ;
wire \mips_core|RF|Mux12~9_combout ;
wire \mips_core|RF|Mux12~10_combout ;
wire \mips_core|RF|registers[20][19]~q ;
wire \mips_core|RF|registers[28][19]~q ;
wire \mips_core|RF|registers[24][19]~q ;
wire \mips_core|RF|registers[16][19]~q ;
wire \mips_core|RF|Mux12~6_combout ;
wire \mips_core|RF|Mux12~7_combout ;
wire \mips_core|RF|registers[26][19]~q ;
wire \mips_core|RF|registers[30][19]~q ;
wire \mips_core|RF|registers[22][19]~q ;
wire \mips_core|RF|registers[18][19]~q ;
wire \mips_core|RF|Mux12~4_combout ;
wire \mips_core|RF|Mux12~5_combout ;
wire \mips_core|RF|Mux12~8_combout ;
wire \mips_core|RF|registers[25][19]~q ;
wire \mips_core|RF|registers[17][19]~q ;
wire \mips_core|RF|Mux12~2_combout ;
wire \mips_core|RF|registers[21][19]~q ;
wire \mips_core|RF|registers[29][19]~q ;
wire \mips_core|RF|Mux12~3_combout ;
wire \mips_core|RF|Mux12~11_combout ;
wire \mips_core|RF|Mux12~16_combout ;
wire \mips_core|RF|Mux12~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[19]~13_combout ;
wire \mips_core|RF|registers[27][18]~q ;
wire \mips_core|RF|registers[31][18]~q ;
wire \mips_core|RF|registers[23][18]~q ;
wire \mips_core|RF|registers[19][18]~q ;
wire \mips_core|RF|Mux13~7_combout ;
wire \mips_core|RF|Mux13~8_combout ;
wire \mips_core|RF|registers[30][18]~q ;
wire \mips_core|RF|registers[26][18]~q ;
wire \mips_core|RF|registers[22][18]~q ;
wire \mips_core|RF|Mux13~0_combout ;
wire \mips_core|RF|Mux13~1_combout ;
wire \mips_core|RF|registers[20][18]~q ;
wire \mips_core|RF|registers[28][18]~q ;
wire \mips_core|RF|registers[16][18]~q ;
wire \mips_core|RF|registers[24][18]~q ;
wire \mips_core|RF|Mux13~4_combout ;
wire \mips_core|RF|Mux13~5_combout ;
wire \mips_core|RF|registers[21][18]~feeder_combout ;
wire \mips_core|RF|registers[21][18]~q ;
wire \mips_core|RF|registers[29][18]~q ;
wire \mips_core|RF|registers[25][18]~feeder_combout ;
wire \mips_core|RF|registers[25][18]~q ;
wire \mips_core|RF|registers[17][18]~q ;
wire \mips_core|RF|Mux13~2_combout ;
wire \mips_core|RF|Mux13~3_combout ;
wire \mips_core|RF|Mux13~6_combout ;
wire \mips_core|RF|Mux13~9_combout ;
wire \mips_core|RF|registers[15][18]~q ;
wire \mips_core|RF|registers[14][18]~q ;
wire \mips_core|RF|registers[12][18]~q ;
wire \mips_core|RF|registers[13][18]~q ;
wire \mips_core|RF|Mux13~17_combout ;
wire \mips_core|RF|Mux13~18_combout ;
wire \mips_core|RF|registers[10][18]~q ;
wire \mips_core|RF|registers[8][18]~q ;
wire \mips_core|RF|Mux13~10_combout ;
wire \mips_core|RF|registers[9][18]~q ;
wire \mips_core|RF|registers[11][18]~q ;
wire \mips_core|RF|Mux13~11_combout ;
wire \mips_core|RF|registers[1][18]~q ;
wire \mips_core|RF|registers[6][18]~q ;
wire \mips_core|RF|registers[7][18]~q ;
wire \mips_core|RF|registers[5][18]~feeder_combout ;
wire \mips_core|RF|registers[5][18]~q ;
wire \mips_core|RF|registers[4][18]~q ;
wire \mips_core|RF|Mux13~12_combout ;
wire \mips_core|RF|Mux13~13_combout ;
wire \mips_core|RF|Mux13~14_combout ;
wire \mips_core|RF|registers[3][18]~q ;
wire \mips_core|RF|registers[2][18]~q ;
wire \mips_core|RF|Mux13~15_combout ;
wire \mips_core|RF|Mux13~16_combout ;
wire \mips_core|RF|Mux13~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[18]~14_combout ;
wire \mips_core|RF|registers[9][17]~q ;
wire \mips_core|RF|registers[8][17]~q ;
wire \mips_core|RF|Mux14~0_combout ;
wire \mips_core|RF|registers[11][17]~q ;
wire \mips_core|RF|Mux14~1_combout ;
wire \mips_core|RF|registers[15][17]~q ;
wire \mips_core|RF|registers[13][17]~q ;
wire \mips_core|RF|registers[14][17]~q ;
wire \mips_core|RF|registers[12][17]~q ;
wire \mips_core|RF|Mux14~17_combout ;
wire \mips_core|RF|Mux14~18_combout ;
wire \mips_core|RF|registers[3][17]~q ;
wire \mips_core|RF|registers[2][17]~q ;
wire \mips_core|RF|registers[5][17]~feeder_combout ;
wire \mips_core|RF|registers[5][17]~q ;
wire \mips_core|RF|registers[6][17]~feeder_combout ;
wire \mips_core|RF|registers[6][17]~q ;
wire \mips_core|RF|registers[4][17]~q ;
wire \mips_core|RF|Mux14~12_combout ;
wire \mips_core|RF|registers[7][17]~q ;
wire \mips_core|RF|Mux14~13_combout ;
wire \mips_core|RF|registers[1][17]~q ;
wire \mips_core|RF|Mux14~14_combout ;
wire \mips_core|RF|Mux14~15_combout ;
wire \mips_core|RF|registers[21][17]~q ;
wire \mips_core|RF|registers[29][17]~q ;
wire \mips_core|RF|registers[25][17]~q ;
wire \mips_core|RF|registers[17][17]~q ;
wire \mips_core|RF|Mux14~2_combout ;
wire \mips_core|RF|Mux14~3_combout ;
wire \mips_core|RF|registers[27][17]~q ;
wire \mips_core|RF|registers[31][17]~q ;
wire \mips_core|RF|registers[23][17]~q ;
wire \mips_core|RF|registers[19][17]~q ;
wire \mips_core|RF|Mux14~9_combout ;
wire \mips_core|RF|Mux14~10_combout ;
wire \mips_core|RF|registers[16][17]~q ;
wire \mips_core|RF|registers[24][17]~q ;
wire \mips_core|RF|Mux14~6_combout ;
wire \mips_core|RF|registers[20][17]~q ;
wire \mips_core|RF|registers[28][17]~q ;
wire \mips_core|RF|Mux14~7_combout ;
wire \mips_core|RF|registers[26][17]~q ;
wire \mips_core|RF|registers[30][17]~q ;
wire \mips_core|RF|registers[22][17]~q ;
wire \mips_core|RF|registers[18][17]~q ;
wire \mips_core|RF|Mux14~4_combout ;
wire \mips_core|RF|Mux14~5_combout ;
wire \mips_core|RF|Mux14~8_combout ;
wire \mips_core|RF|Mux14~11_combout ;
wire \mips_core|RF|Mux14~16_combout ;
wire \mips_core|RF|Mux14~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ;
wire \mips_core|ALU_in2[17]~15_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|registers[10][29]~q ;
wire \mips_core|RF|registers[11][29]~q ;
wire \mips_core|RF|registers[8][29]~q ;
wire \mips_core|RF|registers[9][29]~q ;
wire \mips_core|RF|Mux2~0_combout ;
wire \mips_core|RF|Mux2~1_combout ;
wire \mips_core|RF|registers[13][29]~q ;
wire \mips_core|RF|registers[14][29]~q ;
wire \mips_core|RF|registers[12][29]~q ;
wire \mips_core|RF|Mux2~17_combout ;
wire \mips_core|RF|Mux2~18_combout ;
wire \mips_core|RF|registers[25][29]~q ;
wire \mips_core|RF|registers[17][29]~q ;
wire \mips_core|RF|Mux2~2_combout ;
wire \mips_core|RF|registers[29][29]~q ;
wire \mips_core|RF|registers[21][29]~q ;
wire \mips_core|RF|Mux2~3_combout ;
wire \mips_core|RF|registers[27][29]~q ;
wire \mips_core|RF|registers[31][29]~q ;
wire \mips_core|RF|registers[23][29]~q ;
wire \mips_core|RF|registers[19][29]~q ;
wire \mips_core|RF|Mux2~9_combout ;
wire \mips_core|RF|Mux2~10_combout ;
wire \mips_core|RF|registers[26][29]~q ;
wire \mips_core|RF|registers[22][29]~q ;
wire \mips_core|RF|registers[18][29]~q ;
wire \mips_core|RF|Mux2~4_combout ;
wire \mips_core|RF|registers[30][29]~q ;
wire \mips_core|RF|Mux2~5_combout ;
wire \mips_core|RF|registers[20][29]~q ;
wire \mips_core|RF|registers[28][29]~q ;
wire \mips_core|RF|registers[24][29]~q ;
wire \mips_core|RF|registers[16][29]~q ;
wire \mips_core|RF|Mux2~6_combout ;
wire \mips_core|RF|Mux2~7_combout ;
wire \mips_core|RF|Mux2~8_combout ;
wire \mips_core|RF|Mux2~11_combout ;
wire \mips_core|RF|registers[1][29]~q ;
wire \mips_core|RF|registers[5][29]~q ;
wire \mips_core|RF|registers[7][29]~q ;
wire \mips_core|RF|registers[6][29]~q ;
wire \mips_core|RF|registers[4][29]~q ;
wire \mips_core|RF|Mux2~12_combout ;
wire \mips_core|RF|Mux2~13_combout ;
wire \mips_core|RF|Mux2~14_combout ;
wire \mips_core|RF|registers[2][29]~q ;
wire \mips_core|RF|registers[3][29]~q ;
wire \mips_core|RF|Mux2~15_combout ;
wire \mips_core|RF|Mux2~16_combout ;
wire \mips_core|RF|Mux2~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[29]~3_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU_in2[28]~4_combout ;
wire \mips_core|RF|registers[25][28]~q ;
wire \mips_core|RF|registers[17][28]~q ;
wire \mips_core|RF|Mux3~2_combout ;
wire \mips_core|RF|registers[21][28]~q ;
wire \mips_core|RF|registers[29][28]~q ;
wire \mips_core|RF|Mux3~3_combout ;
wire \mips_core|RF|registers[20][28]~q ;
wire \mips_core|RF|registers[24][28]~q ;
wire \mips_core|RF|registers[16][28]~q ;
wire \mips_core|RF|Mux3~4_combout ;
wire \mips_core|RF|registers[28][28]~q ;
wire \mips_core|RF|Mux3~5_combout ;
wire \mips_core|RF|Mux3~6_combout ;
wire \mips_core|RF|registers[30][28]~q ;
wire \mips_core|RF|registers[26][28]~q ;
wire \mips_core|RF|registers[18][28]~q ;
wire \mips_core|RF|registers[22][28]~q ;
wire \mips_core|RF|Mux3~0_combout ;
wire \mips_core|RF|Mux3~1_combout ;
wire \mips_core|RF|registers[27][28]~q ;
wire \mips_core|RF|registers[31][28]~q ;
wire \mips_core|RF|registers[19][28]~q ;
wire \mips_core|RF|registers[23][28]~q ;
wire \mips_core|RF|Mux3~7_combout ;
wire \mips_core|RF|Mux3~8_combout ;
wire \mips_core|RF|Mux3~9_combout ;
wire \mips_core|RF|registers[14][28]~q ;
wire \mips_core|RF|registers[13][28]~q ;
wire \mips_core|RF|registers[12][28]~q ;
wire \mips_core|RF|Mux3~17_combout ;
wire \mips_core|RF|Mux3~18_combout ;
wire \mips_core|RF|registers[9][28]~q ;
wire \mips_core|RF|registers[11][28]~q ;
wire \mips_core|RF|registers[10][28]~q ;
wire \mips_core|RF|registers[8][28]~q ;
wire \mips_core|RF|Mux3~10_combout ;
wire \mips_core|RF|Mux3~11_combout ;
wire \mips_core|RF|registers[3][28]~q ;
wire \mips_core|RF|registers[1][28]~q ;
wire \mips_core|RF|registers[6][28]~q ;
wire \mips_core|RF|registers[7][28]~q ;
wire \mips_core|RF|registers[5][28]~q ;
wire \mips_core|RF|registers[4][28]~q ;
wire \mips_core|RF|Mux3~12_combout ;
wire \mips_core|RF|Mux3~13_combout ;
wire \mips_core|RF|Mux3~14_combout ;
wire \mips_core|RF|registers[2][28]~q ;
wire \mips_core|RF|Mux3~15_combout ;
wire \mips_core|RF|Mux3~16_combout ;
wire \mips_core|RF|Mux3~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[27]~5_combout ;
wire \mips_core|RF|registers[15][27]~q ;
wire \mips_core|RF|registers[13][27]~q ;
wire \mips_core|RF|registers[14][27]~q ;
wire \mips_core|RF|registers[12][27]~q ;
wire \mips_core|RF|Mux4~17_combout ;
wire \mips_core|RF|Mux4~18_combout ;
wire \mips_core|RF|registers[3][27]~q ;
wire \mips_core|RF|registers[2][27]~q ;
wire \mips_core|RF|registers[1][27]~q ;
wire \mips_core|RF|registers[6][27]~q ;
wire \mips_core|RF|registers[4][27]~q ;
wire \mips_core|RF|Mux4~12_combout ;
wire \mips_core|RF|registers[7][27]~q ;
wire \mips_core|RF|registers[5][27]~q ;
wire \mips_core|RF|Mux4~13_combout ;
wire \mips_core|RF|Mux4~14_combout ;
wire \mips_core|RF|Mux4~15_combout ;
wire \mips_core|RF|registers[27][27]~q ;
wire \mips_core|RF|registers[31][27]~q ;
wire \mips_core|RF|registers[23][27]~q ;
wire \mips_core|RF|registers[19][27]~q ;
wire \mips_core|RF|Mux4~9_combout ;
wire \mips_core|RF|Mux4~10_combout ;
wire \mips_core|RF|registers[20][27]~q ;
wire \mips_core|RF|registers[28][27]~q ;
wire \mips_core|RF|registers[24][27]~q ;
wire \mips_core|RF|registers[16][27]~q ;
wire \mips_core|RF|Mux4~6_combout ;
wire \mips_core|RF|Mux4~7_combout ;
wire \mips_core|RF|registers[22][27]~q ;
wire \mips_core|RF|registers[18][27]~q ;
wire \mips_core|RF|Mux4~4_combout ;
wire \mips_core|RF|registers[26][27]~q ;
wire \mips_core|RF|registers[30][27]~q ;
wire \mips_core|RF|Mux4~5_combout ;
wire \mips_core|RF|Mux4~8_combout ;
wire \mips_core|RF|registers[25][27]~q ;
wire \mips_core|RF|registers[17][27]~q ;
wire \mips_core|RF|Mux4~2_combout ;
wire \mips_core|RF|registers[29][27]~q ;
wire \mips_core|RF|registers[21][27]~q ;
wire \mips_core|RF|Mux4~3_combout ;
wire \mips_core|RF|Mux4~11_combout ;
wire \mips_core|RF|Mux4~16_combout ;
wire \mips_core|RF|registers[10][27]~q ;
wire \mips_core|RF|registers[8][27]~q ;
wire \mips_core|RF|Mux4~0_combout ;
wire \mips_core|RF|registers[11][27]~q ;
wire \mips_core|RF|Mux4~1_combout ;
wire \mips_core|RF|Mux4~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[26]~6_combout ;
wire \mips_core|RF|registers[13][26]~q ;
wire \mips_core|RF|registers[12][26]~q ;
wire \mips_core|RF|Mux5~17_combout ;
wire \mips_core|RF|registers[14][26]~q ;
wire \mips_core|RF|registers[15][26]~q ;
wire \mips_core|RF|Mux5~18_combout ;
wire \mips_core|RF|registers[3][26]~q ;
wire \mips_core|RF|registers[1][26]~q ;
wire \mips_core|RF|registers[5][26]~q ;
wire \mips_core|RF|registers[4][26]~q ;
wire \mips_core|RF|Mux5~12_combout ;
wire \mips_core|RF|registers[6][26]~q ;
wire \mips_core|RF|registers[7][26]~q ;
wire \mips_core|RF|Mux5~13_combout ;
wire \mips_core|RF|Mux5~14_combout ;
wire \mips_core|RF|registers[2][26]~q ;
wire \mips_core|RF|Mux5~15_combout ;
wire \mips_core|RF|registers[8][26]~q ;
wire \mips_core|RF|registers[10][26]~q ;
wire \mips_core|RF|Mux5~10_combout ;
wire \mips_core|RF|registers[11][26]~q ;
wire \mips_core|RF|registers[9][26]~q ;
wire \mips_core|RF|Mux5~11_combout ;
wire \mips_core|RF|Mux5~16_combout ;
wire \mips_core|RF|registers[27][26]~q ;
wire \mips_core|RF|registers[31][26]~q ;
wire \mips_core|RF|registers[19][26]~q ;
wire \mips_core|RF|registers[23][26]~q ;
wire \mips_core|RF|Mux5~7_combout ;
wire \mips_core|RF|Mux5~8_combout ;
wire \mips_core|RF|registers[22][26]~q ;
wire \mips_core|RF|registers[18][26]~q ;
wire \mips_core|RF|Mux5~0_combout ;
wire \mips_core|RF|registers[26][26]~q ;
wire \mips_core|RF|registers[30][26]~q ;
wire \mips_core|RF|Mux5~1_combout ;
wire \mips_core|RF|registers[20][26]~q ;
wire \mips_core|RF|registers[28][26]~q ;
wire \mips_core|RF|registers[24][26]~q ;
wire \mips_core|RF|Mux5~4_combout ;
wire \mips_core|RF|Mux5~5_combout ;
wire \mips_core|RF|registers[21][26]~q ;
wire \mips_core|RF|registers[29][26]~q ;
wire \mips_core|RF|registers[25][26]~q ;
wire \mips_core|RF|registers[17][26]~q ;
wire \mips_core|RF|Mux5~2_combout ;
wire \mips_core|RF|Mux5~3_combout ;
wire \mips_core|RF|Mux5~6_combout ;
wire \mips_core|RF|Mux5~9_combout ;
wire \mips_core|RF|Mux5~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ;
wire \mips_core|RF|registers[13][25]~q ;
wire \mips_core|RF|registers[14][25]~q ;
wire \mips_core|RF|registers[12][25]~q ;
wire \mips_core|RF|Mux6~17_combout ;
wire \mips_core|RF|Mux6~18_combout ;
wire \mips_core|RF|registers[10][25]~feeder_combout ;
wire \mips_core|RF|registers[10][25]~q ;
wire \mips_core|RF|registers[11][25]~q ;
wire \mips_core|RF|registers[9][25]~q ;
wire \mips_core|RF|registers[8][25]~q ;
wire \mips_core|RF|Mux6~0_combout ;
wire \mips_core|RF|Mux6~1_combout ;
wire \mips_core|RF|registers[3][25]~q ;
wire \mips_core|RF|registers[2][25]~q ;
wire \mips_core|RF|registers[5][25]~q ;
wire \mips_core|RF|registers[7][25]~q ;
wire \mips_core|RF|registers[4][25]~feeder_combout ;
wire \mips_core|RF|registers[4][25]~q ;
wire \mips_core|RF|registers[6][25]~q ;
wire \mips_core|RF|Mux6~12_combout ;
wire \mips_core|RF|Mux6~13_combout ;
wire \mips_core|RF|registers[1][25]~q ;
wire \mips_core|RF|Mux6~14_combout ;
wire \mips_core|RF|Mux6~15_combout ;
wire \mips_core|RF|registers[21][25]~q ;
wire \mips_core|RF|registers[29][25]~q ;
wire \mips_core|RF|registers[17][25]~q ;
wire \mips_core|RF|registers[25][25]~q ;
wire \mips_core|RF|Mux6~2_combout ;
wire \mips_core|RF|Mux6~3_combout ;
wire \mips_core|RF|registers[27][25]~q ;
wire \mips_core|RF|registers[19][25]~q ;
wire \mips_core|RF|registers[23][25]~q ;
wire \mips_core|RF|Mux6~9_combout ;
wire \mips_core|RF|registers[31][25]~q ;
wire \mips_core|RF|Mux6~10_combout ;
wire \mips_core|RF|registers[20][25]~q ;
wire \mips_core|RF|registers[28][25]~q ;
wire \mips_core|RF|registers[24][25]~q ;
wire \mips_core|RF|registers[16][25]~q ;
wire \mips_core|RF|Mux6~6_combout ;
wire \mips_core|RF|Mux6~7_combout ;
wire \mips_core|RF|registers[26][25]~q ;
wire \mips_core|RF|registers[30][25]~q ;
wire \mips_core|RF|registers[22][25]~q ;
wire \mips_core|RF|registers[18][25]~q ;
wire \mips_core|RF|Mux6~4_combout ;
wire \mips_core|RF|Mux6~5_combout ;
wire \mips_core|RF|Mux6~8_combout ;
wire \mips_core|RF|Mux6~11_combout ;
wire \mips_core|RF|Mux6~16_combout ;
wire \mips_core|RF|Mux6~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[25]~7_combout ;
wire \mips_core|RF|registers[13][24]~q ;
wire \mips_core|RF|registers[12][24]~q ;
wire \mips_core|RF|Mux7~17_combout ;
wire \mips_core|RF|registers[14][24]~q ;
wire \mips_core|RF|Mux7~18_combout ;
wire \mips_core|RF|registers[30][24]~q ;
wire \mips_core|RF|registers[26][24]~q ;
wire \mips_core|RF|registers[22][24]~q ;
wire \mips_core|RF|registers[18][24]~q ;
wire \mips_core|RF|Mux7~0_combout ;
wire \mips_core|RF|Mux7~1_combout ;
wire \mips_core|RF|registers[23][24]~q ;
wire \mips_core|RF|registers[19][24]~q ;
wire \mips_core|RF|Mux7~7_combout ;
wire \mips_core|RF|registers[31][24]~q ;
wire \mips_core|RF|registers[27][24]~q ;
wire \mips_core|RF|Mux7~8_combout ;
wire \mips_core|RF|registers[17][24]~q ;
wire \mips_core|RF|registers[25][24]~q ;
wire \mips_core|RF|Mux7~2_combout ;
wire \mips_core|RF|registers[29][24]~q ;
wire \mips_core|RF|registers[21][24]~q ;
wire \mips_core|RF|Mux7~3_combout ;
wire \mips_core|RF|registers[24][24]~q ;
wire \mips_core|RF|registers[16][24]~q ;
wire \mips_core|RF|Mux7~4_combout ;
wire \mips_core|RF|registers[20][24]~q ;
wire \mips_core|RF|registers[28][24]~q ;
wire \mips_core|RF|Mux7~5_combout ;
wire \mips_core|RF|Mux7~6_combout ;
wire \mips_core|RF|Mux7~9_combout ;
wire \mips_core|RF|registers[9][24]~q ;
wire \mips_core|RF|registers[11][24]~q ;
wire \mips_core|RF|registers[8][24]~q ;
wire \mips_core|RF|registers[10][24]~q ;
wire \mips_core|RF|Mux7~10_combout ;
wire \mips_core|RF|Mux7~11_combout ;
wire \mips_core|RF|registers[6][24]~q ;
wire \mips_core|RF|registers[5][24]~q ;
wire \mips_core|RF|registers[4][24]~q ;
wire \mips_core|RF|Mux7~12_combout ;
wire \mips_core|RF|registers[7][24]~q ;
wire \mips_core|RF|Mux7~13_combout ;
wire \mips_core|RF|registers[1][24]~q ;
wire \mips_core|RF|Mux7~14_combout ;
wire \mips_core|RF|registers[2][24]~q ;
wire \mips_core|RF|registers[3][24]~q ;
wire \mips_core|RF|Mux7~15_combout ;
wire \mips_core|RF|Mux7~16_combout ;
wire \mips_core|RF|Mux7~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[24]~8_combout ;
wire \mips_core|RF|registers[10][23]~q ;
wire \mips_core|RF|registers[9][23]~q ;
wire \mips_core|RF|registers[8][23]~q ;
wire \mips_core|RF|Mux8~0_combout ;
wire \mips_core|RF|registers[11][23]~q ;
wire \mips_core|RF|Mux8~1_combout ;
wire \mips_core|RF|registers[15][23]~q ;
wire \mips_core|RF|registers[13][23]~q ;
wire \mips_core|RF|registers[14][23]~q ;
wire \mips_core|RF|registers[12][23]~q ;
wire \mips_core|RF|Mux8~17_combout ;
wire \mips_core|RF|Mux8~18_combout ;
wire \mips_core|RF|registers[3][23]~q ;
wire \mips_core|RF|registers[1][23]~q ;
wire \mips_core|RF|registers[6][23]~q ;
wire \mips_core|RF|registers[4][23]~q ;
wire \mips_core|RF|Mux8~12_combout ;
wire \mips_core|RF|registers[7][23]~q ;
wire \mips_core|RF|registers[5][23]~q ;
wire \mips_core|RF|Mux8~13_combout ;
wire \mips_core|RF|Mux8~14_combout ;
wire \mips_core|RF|Mux8~15_combout ;
wire \mips_core|RF|registers[24][23]~q ;
wire \mips_core|RF|registers[16][23]~q ;
wire \mips_core|RF|Mux8~6_combout ;
wire \mips_core|RF|registers[20][23]~q ;
wire \mips_core|RF|registers[28][23]~q ;
wire \mips_core|RF|Mux8~7_combout ;
wire \mips_core|RF|registers[26][23]~q ;
wire \mips_core|RF|registers[18][23]~q ;
wire \mips_core|RF|registers[22][23]~q ;
wire \mips_core|RF|Mux8~4_combout ;
wire \mips_core|RF|registers[30][23]~q ;
wire \mips_core|RF|Mux8~5_combout ;
wire \mips_core|RF|Mux8~8_combout ;
wire \mips_core|RF|registers[23][23]~q ;
wire \mips_core|RF|registers[19][23]~q ;
wire \mips_core|RF|Mux8~9_combout ;
wire \mips_core|RF|registers[31][23]~q ;
wire \mips_core|RF|registers[27][23]~q ;
wire \mips_core|RF|Mux8~10_combout ;
wire \mips_core|RF|registers[21][23]~q ;
wire \mips_core|RF|registers[29][23]~q ;
wire \mips_core|RF|registers[17][23]~q ;
wire \mips_core|RF|registers[25][23]~q ;
wire \mips_core|RF|Mux8~2_combout ;
wire \mips_core|RF|Mux8~3_combout ;
wire \mips_core|RF|Mux8~11_combout ;
wire \mips_core|RF|Mux8~16_combout ;
wire \mips_core|RF|Mux8~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[23]~9_combout ;
wire \mips_core|ALU_in2[22]~10_combout ;
wire \mips_core|RF|registers[3][22]~q ;
wire \mips_core|RF|registers[2][22]~q ;
wire \mips_core|RF|registers[1][22]~q ;
wire \mips_core|RF|registers[6][22]~q ;
wire \mips_core|RF|registers[5][22]~q ;
wire \mips_core|RF|registers[4][22]~q ;
wire \mips_core|RF|Mux9~12_combout ;
wire \mips_core|RF|registers[7][22]~q ;
wire \mips_core|RF|Mux9~13_combout ;
wire \mips_core|RF|Mux9~14_combout ;
wire \mips_core|RF|Mux9~15_combout ;
wire \mips_core|RF|registers[9][22]~q ;
wire \mips_core|RF|registers[11][22]~q ;
wire \mips_core|RF|registers[10][22]~q ;
wire \mips_core|RF|registers[8][22]~q ;
wire \mips_core|RF|Mux9~10_combout ;
wire \mips_core|RF|Mux9~11_combout ;
wire \mips_core|RF|Mux9~16_combout ;
wire \mips_core|RF|registers[15][22]~q ;
wire \mips_core|RF|registers[13][22]~q ;
wire \mips_core|RF|registers[12][22]~q ;
wire \mips_core|RF|Mux9~17_combout ;
wire \mips_core|RF|registers[14][22]~q ;
wire \mips_core|RF|Mux9~18_combout ;
wire \mips_core|RF|registers[18][22]~feeder_combout ;
wire \mips_core|RF|registers[18][22]~q ;
wire \mips_core|RF|registers[22][22]~q ;
wire \mips_core|RF|Mux9~0_combout ;
wire \mips_core|RF|registers[26][22]~q ;
wire \mips_core|RF|registers[30][22]~q ;
wire \mips_core|RF|Mux9~1_combout ;
wire \mips_core|RF|registers[31][22]~q ;
wire \mips_core|RF|registers[19][22]~q ;
wire \mips_core|RF|registers[23][22]~q ;
wire \mips_core|RF|Mux9~7_combout ;
wire \mips_core|RF|Mux9~8_combout ;
wire \mips_core|RF|registers[20][22]~q ;
wire \mips_core|RF|registers[24][22]~q ;
wire \mips_core|RF|registers[16][22]~q ;
wire \mips_core|RF|Mux9~4_combout ;
wire \mips_core|RF|registers[28][22]~q ;
wire \mips_core|RF|Mux9~5_combout ;
wire \mips_core|RF|registers[21][22]~q ;
wire \mips_core|RF|registers[29][22]~q ;
wire \mips_core|RF|registers[25][22]~q ;
wire \mips_core|RF|registers[17][22]~q ;
wire \mips_core|RF|Mux9~2_combout ;
wire \mips_core|RF|Mux9~3_combout ;
wire \mips_core|RF|Mux9~6_combout ;
wire \mips_core|RF|Mux9~9_combout ;
wire \mips_core|RF|Mux9~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[21]~11_combout ;
wire \mips_core|RF|registers[13][21]~q ;
wire \mips_core|RF|registers[14][21]~q ;
wire \mips_core|RF|registers[12][21]~q ;
wire \mips_core|RF|Mux10~17_combout ;
wire \mips_core|RF|Mux10~18_combout ;
wire \mips_core|RF|registers[3][21]~feeder_combout ;
wire \mips_core|RF|registers[3][21]~q ;
wire \mips_core|RF|registers[2][21]~q ;
wire \mips_core|RF|registers[1][21]~q ;
wire \mips_core|RF|registers[5][21]~q ;
wire \mips_core|RF|registers[7][21]~q ;
wire \mips_core|RF|registers[4][21]~q ;
wire \mips_core|RF|registers[6][21]~feeder_combout ;
wire \mips_core|RF|registers[6][21]~q ;
wire \mips_core|RF|Mux10~12_combout ;
wire \mips_core|RF|Mux10~13_combout ;
wire \mips_core|RF|Mux10~14_combout ;
wire \mips_core|RF|Mux10~15_combout ;
wire \mips_core|RF|registers[21][21]~q ;
wire \mips_core|RF|registers[29][21]~q ;
wire \mips_core|RF|registers[25][21]~q ;
wire \mips_core|RF|registers[17][21]~q ;
wire \mips_core|RF|Mux10~2_combout ;
wire \mips_core|RF|Mux10~3_combout ;
wire \mips_core|RF|registers[27][21]~q ;
wire \mips_core|RF|registers[31][21]~q ;
wire \mips_core|RF|registers[23][21]~q ;
wire \mips_core|RF|registers[19][21]~q ;
wire \mips_core|RF|Mux10~9_combout ;
wire \mips_core|RF|Mux10~10_combout ;
wire \mips_core|RF|registers[20][21]~q ;
wire \mips_core|RF|registers[28][21]~q ;
wire \mips_core|RF|registers[24][21]~q ;
wire \mips_core|RF|registers[16][21]~q ;
wire \mips_core|RF|Mux10~6_combout ;
wire \mips_core|RF|Mux10~7_combout ;
wire \mips_core|RF|registers[26][21]~q ;
wire \mips_core|RF|registers[30][21]~q ;
wire \mips_core|RF|registers[22][21]~q ;
wire \mips_core|RF|registers[18][21]~feeder_combout ;
wire \mips_core|RF|registers[18][21]~q ;
wire \mips_core|RF|Mux10~4_combout ;
wire \mips_core|RF|Mux10~5_combout ;
wire \mips_core|RF|Mux10~8_combout ;
wire \mips_core|RF|Mux10~11_combout ;
wire \mips_core|RF|Mux10~16_combout ;
wire \mips_core|RF|registers[11][21]~feeder_combout ;
wire \mips_core|RF|registers[11][21]~q ;
wire \mips_core|RF|registers[10][21]~q ;
wire \mips_core|RF|registers[9][21]~q ;
wire \mips_core|RF|registers[8][21]~feeder_combout ;
wire \mips_core|RF|registers[8][21]~q ;
wire \mips_core|RF|Mux10~0_combout ;
wire \mips_core|RF|Mux10~1_combout ;
wire \mips_core|RF|Mux10~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \mips_core|ALU_in2[30]~2_combout ;
wire \mips_core|RF|registers[11][30]~q ;
wire \mips_core|RF|registers[10][30]~q ;
wire \mips_core|RF|Mux1~10_combout ;
wire \mips_core|RF|registers[9][30]~q ;
wire \mips_core|RF|Mux1~11_combout ;
wire \mips_core|RF|registers[2][30]~q ;
wire \mips_core|RF|registers[3][30]~q ;
wire \mips_core|RF|registers[4][30]~q ;
wire \mips_core|RF|registers[5][30]~q ;
wire \mips_core|RF|Mux1~12_combout ;
wire \mips_core|RF|registers[7][30]~q ;
wire \mips_core|RF|registers[6][30]~q ;
wire \mips_core|RF|Mux1~13_combout ;
wire \mips_core|RF|registers[1][30]~q ;
wire \mips_core|RF|Mux1~14_combout ;
wire \mips_core|RF|Mux1~15_combout ;
wire \mips_core|RF|Mux1~16_combout ;
wire \mips_core|RF|registers[15][30]~q ;
wire \mips_core|RF|registers[12][30]~q ;
wire \mips_core|RF|registers[13][30]~q ;
wire \mips_core|RF|Mux1~17_combout ;
wire \mips_core|RF|registers[14][30]~q ;
wire \mips_core|RF|Mux1~18_combout ;
wire \mips_core|RF|registers[31][30]~q ;
wire \mips_core|RF|registers[27][30]~q ;
wire \mips_core|RF|registers[19][30]~q ;
wire \mips_core|RF|registers[23][30]~q ;
wire \mips_core|RF|Mux1~7_combout ;
wire \mips_core|RF|Mux1~8_combout ;
wire \mips_core|RF|registers[28][30]~q ;
wire \mips_core|RF|registers[16][30]~q ;
wire \mips_core|RF|registers[24][30]~q ;
wire \mips_core|RF|Mux1~4_combout ;
wire \mips_core|RF|registers[20][30]~q ;
wire \mips_core|RF|Mux1~5_combout ;
wire \mips_core|RF|registers[29][30]~q ;
wire \mips_core|RF|registers[17][30]~q ;
wire \mips_core|RF|registers[25][30]~q ;
wire \mips_core|RF|Mux1~2_combout ;
wire \mips_core|RF|registers[21][30]~q ;
wire \mips_core|RF|Mux1~3_combout ;
wire \mips_core|RF|Mux1~6_combout ;
wire \mips_core|RF|registers[18][30]~q ;
wire \mips_core|RF|registers[22][30]~q ;
wire \mips_core|RF|Mux1~0_combout ;
wire \mips_core|RF|registers[30][30]~q ;
wire \mips_core|RF|registers[26][30]~q ;
wire \mips_core|RF|Mux1~1_combout ;
wire \mips_core|RF|Mux1~9_combout ;
wire \mips_core|RF|Mux1~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[30]~2_combout ;
wire \mips_core|RF|registers[8][30]~q ;
wire \mips_core|RF|Mux33~10_combout ;
wire \mips_core|RF|Mux33~11_combout ;
wire \mips_core|RF|Mux33~12_combout ;
wire \mips_core|RF|Mux33~13_combout ;
wire \mips_core|RF|Mux33~14_combout ;
wire \mips_core|RF|Mux33~15_combout ;
wire \mips_core|RF|Mux33~16_combout ;
wire \mips_core|RF|Mux33~0_combout ;
wire \mips_core|RF|Mux33~1_combout ;
wire \mips_core|RF|Mux33~2_combout ;
wire \mips_core|RF|Mux33~3_combout ;
wire \mips_core|RF|Mux33~4_combout ;
wire \mips_core|RF|Mux33~5_combout ;
wire \mips_core|RF|Mux33~6_combout ;
wire \mips_core|RF|Mux33~7_combout ;
wire \mips_core|RF|Mux33~8_combout ;
wire \mips_core|RF|Mux33~9_combout ;
wire \mips_core|RF|Mux33~17_combout ;
wire \mips_core|RF|Mux33~18_combout ;
wire \mips_core|RF|Mux33~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \mips_core|WriteData_in[29]~3_combout ;
wire \mips_core|RF|registers[15][29]~q ;
wire \mips_core|RF|Mux34~17_combout ;
wire \mips_core|RF|Mux34~18_combout ;
wire \mips_core|RF|Mux34~0_combout ;
wire \mips_core|RF|Mux34~1_combout ;
wire \mips_core|RF|Mux34~2_combout ;
wire \mips_core|RF|Mux34~3_combout ;
wire \mips_core|RF|Mux34~6_combout ;
wire \mips_core|RF|Mux34~7_combout ;
wire \mips_core|RF|Mux34~4_combout ;
wire \mips_core|RF|Mux34~5_combout ;
wire \mips_core|RF|Mux34~8_combout ;
wire \mips_core|RF|Mux34~9_combout ;
wire \mips_core|RF|Mux34~10_combout ;
wire \mips_core|RF|Mux34~11_combout ;
wire \mips_core|RF|Mux34~12_combout ;
wire \mips_core|RF|Mux34~13_combout ;
wire \mips_core|RF|Mux34~14_combout ;
wire \mips_core|RF|Mux34~15_combout ;
wire \mips_core|RF|Mux34~16_combout ;
wire \mips_core|RF|Mux34~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[28]~4_combout ;
wire \mips_core|RF|registers[15][28]~q ;
wire \mips_core|RF|Mux35~17_combout ;
wire \mips_core|RF|Mux35~18_combout ;
wire \mips_core|RF|Mux35~12_combout ;
wire \mips_core|RF|Mux35~13_combout ;
wire \mips_core|RF|Mux35~14_combout ;
wire \mips_core|RF|Mux35~15_combout ;
wire \mips_core|RF|Mux35~10_combout ;
wire \mips_core|RF|Mux35~11_combout ;
wire \mips_core|RF|Mux35~16_combout ;
wire \mips_core|RF|Mux35~7_combout ;
wire \mips_core|RF|Mux35~8_combout ;
wire \mips_core|RF|Mux35~0_combout ;
wire \mips_core|RF|Mux35~1_combout ;
wire \mips_core|RF|Mux35~4_combout ;
wire \mips_core|RF|Mux35~5_combout ;
wire \mips_core|RF|Mux35~2_combout ;
wire \mips_core|RF|Mux35~3_combout ;
wire \mips_core|RF|Mux35~6_combout ;
wire \mips_core|RF|Mux35~9_combout ;
wire \mips_core|RF|Mux35~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[27]~5_combout ;
wire \mips_core|RF|registers[9][27]~q ;
wire \mips_core|RF|Mux36~0_combout ;
wire \mips_core|RF|Mux36~1_combout ;
wire \mips_core|RF|Mux36~4_combout ;
wire \mips_core|RF|Mux36~5_combout ;
wire \mips_core|RF|Mux36~6_combout ;
wire \mips_core|RF|Mux36~7_combout ;
wire \mips_core|RF|Mux36~8_combout ;
wire \mips_core|RF|Mux36~9_combout ;
wire \mips_core|RF|Mux36~10_combout ;
wire \mips_core|RF|Mux36~2_combout ;
wire \mips_core|RF|Mux36~3_combout ;
wire \mips_core|RF|Mux36~11_combout ;
wire \mips_core|RF|Mux36~12_combout ;
wire \mips_core|RF|Mux36~13_combout ;
wire \mips_core|RF|Mux36~14_combout ;
wire \mips_core|RF|Mux36~15_combout ;
wire \mips_core|RF|Mux36~16_combout ;
wire \mips_core|RF|Mux36~17_combout ;
wire \mips_core|RF|Mux36~18_combout ;
wire \mips_core|RF|Mux36~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[26]~6_combout ;
wire \mips_core|RF|registers[16][26]~q ;
wire \mips_core|RF|Mux37~4_combout ;
wire \mips_core|RF|Mux37~5_combout ;
wire \mips_core|RF|Mux37~2_combout ;
wire \mips_core|RF|Mux37~3_combout ;
wire \mips_core|RF|Mux37~6_combout ;
wire \mips_core|RF|Mux37~7_combout ;
wire \mips_core|RF|Mux37~8_combout ;
wire \mips_core|RF|Mux37~0_combout ;
wire \mips_core|RF|Mux37~1_combout ;
wire \mips_core|RF|Mux37~9_combout ;
wire \mips_core|RF|Mux37~10_combout ;
wire \mips_core|RF|Mux37~11_combout ;
wire \mips_core|RF|Mux37~12_combout ;
wire \mips_core|RF|Mux37~13_combout ;
wire \mips_core|RF|Mux37~14_combout ;
wire \mips_core|RF|Mux37~15_combout ;
wire \mips_core|RF|Mux37~16_combout ;
wire \mips_core|RF|Mux37~17_combout ;
wire \mips_core|RF|Mux37~18_combout ;
wire \mips_core|RF|Mux37~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[25]~7_combout ;
wire \mips_core|RF|registers[15][25]~q ;
wire \mips_core|RF|Mux38~17_combout ;
wire \mips_core|RF|Mux38~18_combout ;
wire \mips_core|RF|Mux38~0_combout ;
wire \mips_core|RF|Mux38~1_combout ;
wire \mips_core|RF|Mux38~12_combout ;
wire \mips_core|RF|Mux38~13_combout ;
wire \mips_core|RF|Mux38~14_combout ;
wire \mips_core|RF|Mux38~15_combout ;
wire \mips_core|RF|Mux38~9_combout ;
wire \mips_core|RF|Mux38~10_combout ;
wire \mips_core|RF|Mux38~6_combout ;
wire \mips_core|RF|Mux38~7_combout ;
wire \mips_core|RF|Mux38~4_combout ;
wire \mips_core|RF|Mux38~5_combout ;
wire \mips_core|RF|Mux38~8_combout ;
wire \mips_core|RF|Mux38~2_combout ;
wire \mips_core|RF|Mux38~3_combout ;
wire \mips_core|RF|Mux38~11_combout ;
wire \mips_core|RF|Mux38~16_combout ;
wire \mips_core|RF|Mux38~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[24]~8_combout ;
wire \mips_core|RF|registers[15][24]~q ;
wire \mips_core|RF|Mux39~17_combout ;
wire \mips_core|RF|Mux39~18_combout ;
wire \mips_core|RF|Mux39~12_combout ;
wire \mips_core|RF|Mux39~13_combout ;
wire \mips_core|RF|Mux39~14_combout ;
wire \mips_core|RF|Mux39~15_combout ;
wire \mips_core|RF|Mux39~10_combout ;
wire \mips_core|RF|Mux39~11_combout ;
wire \mips_core|RF|Mux39~16_combout ;
wire \mips_core|RF|Mux39~0_combout ;
wire \mips_core|RF|Mux39~1_combout ;
wire \mips_core|RF|Mux39~7_combout ;
wire \mips_core|RF|Mux39~8_combout ;
wire \mips_core|RF|Mux39~4_combout ;
wire \mips_core|RF|Mux39~5_combout ;
wire \mips_core|RF|Mux39~2_combout ;
wire \mips_core|RF|Mux39~3_combout ;
wire \mips_core|RF|Mux39~6_combout ;
wire \mips_core|RF|Mux39~9_combout ;
wire \mips_core|RF|Mux39~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[23]~9_combout ;
wire \mips_core|RF|registers[2][23]~q ;
wire \mips_core|RF|Mux40~12_combout ;
wire \mips_core|RF|Mux40~13_combout ;
wire \mips_core|RF|Mux40~14_combout ;
wire \mips_core|RF|Mux40~15_combout ;
wire \mips_core|RF|Mux40~4_combout ;
wire \mips_core|RF|Mux40~5_combout ;
wire \mips_core|RF|Mux40~6_combout ;
wire \mips_core|RF|Mux40~7_combout ;
wire \mips_core|RF|Mux40~8_combout ;
wire \mips_core|RF|Mux40~2_combout ;
wire \mips_core|RF|Mux40~3_combout ;
wire \mips_core|RF|Mux40~9_combout ;
wire \mips_core|RF|Mux40~10_combout ;
wire \mips_core|RF|Mux40~11_combout ;
wire \mips_core|RF|Mux40~16_combout ;
wire \mips_core|RF|Mux40~0_combout ;
wire \mips_core|RF|Mux40~1_combout ;
wire \mips_core|RF|Mux40~17_combout ;
wire \mips_core|RF|Mux40~18_combout ;
wire \mips_core|RF|Mux40~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[22]~10_combout ;
wire \mips_core|RF|registers[27][22]~feeder_combout ;
wire \mips_core|RF|registers[27][22]~q ;
wire \mips_core|RF|Mux41~7_combout ;
wire \mips_core|RF|Mux41~8_combout ;
wire \mips_core|RF|Mux41~2_combout ;
wire \mips_core|RF|Mux41~3_combout ;
wire \mips_core|RF|Mux41~4_combout ;
wire \mips_core|RF|Mux41~5_combout ;
wire \mips_core|RF|Mux41~6_combout ;
wire \mips_core|RF|Mux41~0_combout ;
wire \mips_core|RF|Mux41~1_combout ;
wire \mips_core|RF|Mux41~9_combout ;
wire \mips_core|RF|Mux41~17_combout ;
wire \mips_core|RF|Mux41~18_combout ;
wire \mips_core|RF|Mux41~12_combout ;
wire \mips_core|RF|Mux41~13_combout ;
wire \mips_core|RF|Mux41~14_combout ;
wire \mips_core|RF|Mux41~15_combout ;
wire \mips_core|RF|Mux41~10_combout ;
wire \mips_core|RF|Mux41~11_combout ;
wire \mips_core|RF|Mux41~16_combout ;
wire \mips_core|RF|Mux41~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[21]~11_combout ;
wire \mips_core|RF|registers[15][21]~q ;
wire \mips_core|RF|Mux42~17_combout ;
wire \mips_core|RF|Mux42~18_combout ;
wire \mips_core|RF|Mux42~12_combout ;
wire \mips_core|RF|Mux42~13_combout ;
wire \mips_core|RF|Mux42~14_combout ;
wire \mips_core|RF|Mux42~15_combout ;
wire \mips_core|RF|Mux42~9_combout ;
wire \mips_core|RF|Mux42~10_combout ;
wire \mips_core|RF|Mux42~2_combout ;
wire \mips_core|RF|Mux42~3_combout ;
wire \mips_core|RF|Mux42~4_combout ;
wire \mips_core|RF|Mux42~5_combout ;
wire \mips_core|RF|Mux42~6_combout ;
wire \mips_core|RF|Mux42~7_combout ;
wire \mips_core|RF|Mux42~8_combout ;
wire \mips_core|RF|Mux42~11_combout ;
wire \mips_core|RF|Mux42~16_combout ;
wire \mips_core|RF|Mux42~0_combout ;
wire \mips_core|RF|Mux42~1_combout ;
wire \mips_core|RF|Mux42~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \mips_core|WriteData_in[20]~12_combout ;
wire \mips_core|RF|registers[15][20]~q ;
wire \mips_core|RF|Mux43~17_combout ;
wire \mips_core|RF|Mux43~18_combout ;
wire \mips_core|RF|Mux43~10_combout ;
wire \mips_core|RF|Mux43~11_combout ;
wire \mips_core|RF|Mux43~12_combout ;
wire \mips_core|RF|Mux43~13_combout ;
wire \mips_core|RF|Mux43~14_combout ;
wire \mips_core|RF|Mux43~15_combout ;
wire \mips_core|RF|Mux43~16_combout ;
wire \mips_core|RF|Mux43~0_combout ;
wire \mips_core|RF|Mux43~1_combout ;
wire \mips_core|RF|Mux43~7_combout ;
wire \mips_core|RF|Mux43~8_combout ;
wire \mips_core|RF|Mux43~4_combout ;
wire \mips_core|RF|Mux43~5_combout ;
wire \mips_core|RF|Mux43~2_combout ;
wire \mips_core|RF|Mux43~3_combout ;
wire \mips_core|RF|Mux43~6_combout ;
wire \mips_core|RF|Mux43~9_combout ;
wire \mips_core|RF|Mux43~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[19]~13_combout ;
wire \mips_core|RF|registers[15][19]~q ;
wire \mips_core|RF|Mux44~17_combout ;
wire \mips_core|RF|Mux44~18_combout ;
wire \mips_core|RF|Mux44~9_combout ;
wire \mips_core|RF|Mux44~10_combout ;
wire \mips_core|RF|Mux44~4_combout ;
wire \mips_core|RF|Mux44~5_combout ;
wire \mips_core|RF|Mux44~6_combout ;
wire \mips_core|RF|Mux44~7_combout ;
wire \mips_core|RF|Mux44~8_combout ;
wire \mips_core|RF|Mux44~2_combout ;
wire \mips_core|RF|Mux44~3_combout ;
wire \mips_core|RF|Mux44~11_combout ;
wire \mips_core|RF|Mux44~12_combout ;
wire \mips_core|RF|Mux44~13_combout ;
wire \mips_core|RF|Mux44~14_combout ;
wire \mips_core|RF|Mux44~15_combout ;
wire \mips_core|RF|Mux44~16_combout ;
wire \mips_core|RF|Mux44~0_combout ;
wire \mips_core|RF|Mux44~1_combout ;
wire \mips_core|RF|Mux44~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a18 ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[18]~14_combout ;
wire \mips_core|RF|registers[18][18]~q ;
wire \mips_core|RF|Mux45~0_combout ;
wire \mips_core|RF|Mux45~1_combout ;
wire \mips_core|RF|Mux45~7_combout ;
wire \mips_core|RF|Mux45~8_combout ;
wire \mips_core|RF|Mux45~4_combout ;
wire \mips_core|RF|Mux45~5_combout ;
wire \mips_core|RF|Mux45~2_combout ;
wire \mips_core|RF|Mux45~3_combout ;
wire \mips_core|RF|Mux45~6_combout ;
wire \mips_core|RF|Mux45~9_combout ;
wire \mips_core|RF|Mux45~17_combout ;
wire \mips_core|RF|Mux45~18_combout ;
wire \mips_core|RF|Mux45~12_combout ;
wire \mips_core|RF|Mux45~13_combout ;
wire \mips_core|RF|Mux45~14_combout ;
wire \mips_core|RF|Mux45~15_combout ;
wire \mips_core|RF|Mux45~10_combout ;
wire \mips_core|RF|Mux45~11_combout ;
wire \mips_core|RF|Mux45~16_combout ;
wire \mips_core|RF|Mux45~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[17]~15_combout ;
wire \mips_core|RF|registers[10][17]~feeder_combout ;
wire \mips_core|RF|registers[10][17]~q ;
wire \mips_core|RF|Mux46~0_combout ;
wire \mips_core|RF|Mux46~1_combout ;
wire \mips_core|RF|Mux46~17_combout ;
wire \mips_core|RF|Mux46~18_combout ;
wire \mips_core|RF|Mux46~12_combout ;
wire \mips_core|RF|Mux46~13_combout ;
wire \mips_core|RF|Mux46~14_combout ;
wire \mips_core|RF|Mux46~15_combout ;
wire \mips_core|RF|Mux46~9_combout ;
wire \mips_core|RF|Mux46~10_combout ;
wire \mips_core|RF|Mux46~2_combout ;
wire \mips_core|RF|Mux46~3_combout ;
wire \mips_core|RF|Mux46~6_combout ;
wire \mips_core|RF|Mux46~7_combout ;
wire \mips_core|RF|Mux46~4_combout ;
wire \mips_core|RF|Mux46~5_combout ;
wire \mips_core|RF|Mux46~8_combout ;
wire \mips_core|RF|Mux46~11_combout ;
wire \mips_core|RF|Mux46~16_combout ;
wire \mips_core|RF|Mux46~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \mips_core|WriteData_in[16]~16_combout ;
wire \mips_core|RF|registers[15][16]~feeder_combout ;
wire \mips_core|RF|registers[15][16]~q ;
wire \mips_core|RF|Mux47~17_combout ;
wire \mips_core|RF|Mux47~18_combout ;
wire \mips_core|RF|Mux47~0_combout ;
wire \mips_core|RF|Mux47~1_combout ;
wire \mips_core|RF|Mux47~4_combout ;
wire \mips_core|RF|Mux47~5_combout ;
wire \mips_core|RF|Mux47~2_combout ;
wire \mips_core|RF|Mux47~3_combout ;
wire \mips_core|RF|Mux47~6_combout ;
wire \mips_core|RF|Mux47~7_combout ;
wire \mips_core|RF|Mux47~8_combout ;
wire \mips_core|RF|Mux47~9_combout ;
wire \mips_core|RF|Mux47~12_combout ;
wire \mips_core|RF|Mux47~13_combout ;
wire \mips_core|RF|Mux47~14_combout ;
wire \mips_core|RF|Mux47~15_combout ;
wire \mips_core|RF|Mux47~10_combout ;
wire \mips_core|RF|Mux47~11_combout ;
wire \mips_core|RF|Mux47~16_combout ;
wire \mips_core|RF|Mux47~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[15]~17_combout ;
wire \mips_core|RF|registers[11][15]~q ;
wire \mips_core|RF|Mux48~0_combout ;
wire \mips_core|RF|Mux48~1_combout ;
wire \mips_core|RF|Mux48~17_combout ;
wire \mips_core|RF|Mux48~18_combout ;
wire \mips_core|RF|Mux48~12_combout ;
wire \mips_core|RF|Mux48~13_combout ;
wire \mips_core|RF|Mux48~14_combout ;
wire \mips_core|RF|Mux48~15_combout ;
wire \mips_core|RF|Mux48~4_combout ;
wire \mips_core|RF|Mux48~5_combout ;
wire \mips_core|RF|Mux48~6_combout ;
wire \mips_core|RF|Mux48~7_combout ;
wire \mips_core|RF|Mux48~8_combout ;
wire \mips_core|RF|Mux48~2_combout ;
wire \mips_core|RF|Mux48~3_combout ;
wire \mips_core|RF|Mux48~9_combout ;
wire \mips_core|RF|Mux48~10_combout ;
wire \mips_core|RF|Mux48~11_combout ;
wire \mips_core|RF|Mux48~16_combout ;
wire \mips_core|RF|Mux48~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a14 ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[14]~18_combout ;
wire \mips_core|RF|registers[1][14]~q ;
wire \mips_core|RF|Mux49~12_combout ;
wire \mips_core|RF|Mux49~13_combout ;
wire \mips_core|RF|Mux49~14_combout ;
wire \mips_core|RF|Mux49~15_combout ;
wire \mips_core|RF|Mux49~10_combout ;
wire \mips_core|RF|Mux49~11_combout ;
wire \mips_core|RF|Mux49~16_combout ;
wire \mips_core|RF|Mux49~17_combout ;
wire \mips_core|RF|Mux49~18_combout ;
wire \mips_core|RF|Mux49~0_combout ;
wire \mips_core|RF|Mux49~1_combout ;
wire \mips_core|RF|Mux49~7_combout ;
wire \mips_core|RF|Mux49~8_combout ;
wire \mips_core|RF|Mux49~4_combout ;
wire \mips_core|RF|Mux49~5_combout ;
wire \mips_core|RF|Mux49~2_combout ;
wire \mips_core|RF|Mux49~3_combout ;
wire \mips_core|RF|Mux49~6_combout ;
wire \mips_core|RF|Mux49~9_combout ;
wire \mips_core|RF|Mux49~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[13]~19_combout ;
wire \mips_core|RF|registers[11][13]~q ;
wire \mips_core|RF|Mux50~0_combout ;
wire \mips_core|RF|Mux50~1_combout ;
wire \mips_core|RF|Mux50~17_combout ;
wire \mips_core|RF|Mux50~18_combout ;
wire \mips_core|RF|Mux50~9_combout ;
wire \mips_core|RF|Mux50~10_combout ;
wire \mips_core|RF|Mux50~2_combout ;
wire \mips_core|RF|Mux50~3_combout ;
wire \mips_core|RF|Mux50~4_combout ;
wire \mips_core|RF|Mux50~5_combout ;
wire \mips_core|RF|Mux50~6_combout ;
wire \mips_core|RF|Mux50~7_combout ;
wire \mips_core|RF|Mux50~8_combout ;
wire \mips_core|RF|Mux50~11_combout ;
wire \mips_core|RF|Mux50~12_combout ;
wire \mips_core|RF|Mux50~13_combout ;
wire \mips_core|RF|Mux50~14_combout ;
wire \mips_core|RF|Mux50~15_combout ;
wire \mips_core|RF|Mux50~16_combout ;
wire \mips_core|RF|Mux50~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[12]~20_combout ;
wire \mips_core|RF|registers[11][12]~feeder_combout ;
wire \mips_core|RF|registers[11][12]~q ;
wire \mips_core|RF|Mux51~10_combout ;
wire \mips_core|RF|Mux51~11_combout ;
wire \mips_core|RF|Mux51~12_combout ;
wire \mips_core|RF|Mux51~13_combout ;
wire \mips_core|RF|Mux51~14_combout ;
wire \mips_core|RF|Mux51~15_combout ;
wire \mips_core|RF|Mux51~16_combout ;
wire \mips_core|RF|Mux51~17_combout ;
wire \mips_core|RF|Mux51~18_combout ;
wire \mips_core|RF|Mux51~7_combout ;
wire \mips_core|RF|Mux51~8_combout ;
wire \mips_core|RF|Mux51~0_combout ;
wire \mips_core|RF|Mux51~1_combout ;
wire \mips_core|RF|Mux51~2_combout ;
wire \mips_core|RF|Mux51~3_combout ;
wire \mips_core|RF|Mux51~4_combout ;
wire \mips_core|RF|Mux51~5_combout ;
wire \mips_core|RF|Mux51~6_combout ;
wire \mips_core|RF|Mux51~9_combout ;
wire \mips_core|RF|Mux51~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[11]~21_combout ;
wire \mips_core|RF|registers[13][11]~feeder_combout ;
wire \mips_core|RF|registers[13][11]~q ;
wire \mips_core|RF|Mux52~17_combout ;
wire \mips_core|RF|Mux52~18_combout ;
wire \mips_core|RF|Mux52~0_combout ;
wire \mips_core|RF|Mux52~1_combout ;
wire \mips_core|RF|Mux52~2_combout ;
wire \mips_core|RF|Mux52~3_combout ;
wire \mips_core|RF|Mux52~9_combout ;
wire \mips_core|RF|Mux52~10_combout ;
wire \mips_core|RF|Mux52~4_combout ;
wire \mips_core|RF|Mux52~5_combout ;
wire \mips_core|RF|Mux52~6_combout ;
wire \mips_core|RF|Mux52~7_combout ;
wire \mips_core|RF|Mux52~8_combout ;
wire \mips_core|RF|Mux52~11_combout ;
wire \mips_core|RF|Mux52~12_combout ;
wire \mips_core|RF|Mux52~13_combout ;
wire \mips_core|RF|Mux52~14_combout ;
wire \mips_core|RF|Mux52~15_combout ;
wire \mips_core|RF|Mux52~16_combout ;
wire \mips_core|RF|Mux52~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[10]~22_combout ;
wire \mips_core|RF|registers[15][10]~q ;
wire \mips_core|RF|Mux53~17_combout ;
wire \mips_core|RF|Mux53~18_combout ;
wire \mips_core|RF|Mux53~0_combout ;
wire \mips_core|RF|Mux53~1_combout ;
wire \mips_core|RF|Mux53~2_combout ;
wire \mips_core|RF|Mux53~3_combout ;
wire \mips_core|RF|Mux53~4_combout ;
wire \mips_core|RF|Mux53~5_combout ;
wire \mips_core|RF|Mux53~6_combout ;
wire \mips_core|RF|Mux53~7_combout ;
wire \mips_core|RF|Mux53~8_combout ;
wire \mips_core|RF|Mux53~9_combout ;
wire \mips_core|RF|Mux53~10_combout ;
wire \mips_core|RF|Mux53~11_combout ;
wire \mips_core|RF|Mux53~12_combout ;
wire \mips_core|RF|Mux53~13_combout ;
wire \mips_core|RF|Mux53~14_combout ;
wire \mips_core|RF|Mux53~15_combout ;
wire \mips_core|RF|Mux53~16_combout ;
wire \mips_core|RF|Mux53~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[9]~23_combout ;
wire \mips_core|RF|registers[13][9]~q ;
wire \mips_core|RF|Mux54~17_combout ;
wire \mips_core|RF|Mux54~18_combout ;
wire \mips_core|RF|Mux54~12_combout ;
wire \mips_core|RF|Mux54~13_combout ;
wire \mips_core|RF|Mux54~14_combout ;
wire \mips_core|RF|Mux54~15_combout ;
wire \mips_core|RF|Mux54~9_combout ;
wire \mips_core|RF|Mux54~10_combout ;
wire \mips_core|RF|Mux54~2_combout ;
wire \mips_core|RF|Mux54~3_combout ;
wire \mips_core|RF|Mux54~6_combout ;
wire \mips_core|RF|Mux54~7_combout ;
wire \mips_core|RF|Mux54~4_combout ;
wire \mips_core|RF|Mux54~5_combout ;
wire \mips_core|RF|Mux54~8_combout ;
wire \mips_core|RF|Mux54~11_combout ;
wire \mips_core|RF|Mux54~16_combout ;
wire \mips_core|RF|Mux54~0_combout ;
wire \mips_core|RF|Mux54~1_combout ;
wire \mips_core|RF|Mux54~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[8]~24_combout ;
wire \mips_core|RF|registers[14][8]~feeder_combout ;
wire \mips_core|RF|registers[14][8]~q ;
wire \mips_core|RF|Mux55~17_combout ;
wire \mips_core|RF|Mux55~18_combout ;
wire \mips_core|RF|Mux55~12_combout ;
wire \mips_core|RF|Mux55~13_combout ;
wire \mips_core|RF|Mux55~14_combout ;
wire \mips_core|RF|Mux55~15_combout ;
wire \mips_core|RF|Mux55~10_combout ;
wire \mips_core|RF|Mux55~11_combout ;
wire \mips_core|RF|Mux55~16_combout ;
wire \mips_core|RF|Mux55~0_combout ;
wire \mips_core|RF|Mux55~1_combout ;
wire \mips_core|RF|Mux55~7_combout ;
wire \mips_core|RF|Mux55~8_combout ;
wire \mips_core|RF|Mux55~4_combout ;
wire \mips_core|RF|Mux55~5_combout ;
wire \mips_core|RF|Mux55~2_combout ;
wire \mips_core|RF|Mux55~3_combout ;
wire \mips_core|RF|Mux55~6_combout ;
wire \mips_core|RF|Mux55~9_combout ;
wire \mips_core|RF|Mux55~19_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \mips_core|WriteData_in[6]~26_combout ;
wire \mips_core|RF|registers[15][6]~q ;
wire \mips_core|RF|Mux25~17_combout ;
wire \mips_core|RF|Mux25~18_combout ;
wire \mips_core|RF|Mux25~10_combout ;
wire \mips_core|RF|Mux25~11_combout ;
wire \mips_core|RF|Mux25~12_combout ;
wire \mips_core|RF|Mux25~13_combout ;
wire \mips_core|RF|Mux25~14_combout ;
wire \mips_core|RF|Mux25~15_combout ;
wire \mips_core|RF|Mux25~16_combout ;
wire \mips_core|RF|Mux25~0_combout ;
wire \mips_core|RF|Mux25~1_combout ;
wire \mips_core|RF|Mux25~7_combout ;
wire \mips_core|RF|Mux25~8_combout ;
wire \mips_core|RF|Mux25~4_combout ;
wire \mips_core|RF|Mux25~5_combout ;
wire \mips_core|RF|Mux25~2_combout ;
wire \mips_core|RF|Mux25~3_combout ;
wire \mips_core|RF|Mux25~6_combout ;
wire \mips_core|RF|Mux25~9_combout ;
wire \mips_core|RF|Mux25~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \mips_core|WriteData_in[4]~28_combout ;
wire \mips_core|RF|registers[14][4]~feeder_combout ;
wire \mips_core|RF|registers[14][4]~q ;
wire \mips_core|RF|Mux27~17_combout ;
wire \mips_core|RF|Mux27~18_combout ;
wire \mips_core|RF|Mux27~7_combout ;
wire \mips_core|RF|Mux27~8_combout ;
wire \mips_core|RF|Mux27~0_combout ;
wire \mips_core|RF|Mux27~1_combout ;
wire \mips_core|RF|Mux27~2_combout ;
wire \mips_core|RF|Mux27~3_combout ;
wire \mips_core|RF|Mux27~4_combout ;
wire \mips_core|RF|Mux27~5_combout ;
wire \mips_core|RF|Mux27~6_combout ;
wire \mips_core|RF|Mux27~9_combout ;
wire \mips_core|RF|Mux27~10_combout ;
wire \mips_core|RF|Mux27~11_combout ;
wire \mips_core|RF|Mux27~12_combout ;
wire \mips_core|RF|Mux27~13_combout ;
wire \mips_core|RF|Mux27~14_combout ;
wire \mips_core|RF|Mux27~15_combout ;
wire \mips_core|RF|Mux27~16_combout ;
wire \mips_core|RF|Mux27~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \mips_core|WriteData_in[3]~29_combout ;
wire \mips_core|RF|registers[11][3]~feeder_combout ;
wire \mips_core|RF|registers[11][3]~q ;
wire \mips_core|RF|Mux60~0_combout ;
wire \mips_core|RF|Mux60~1_combout ;
wire \mips_core|RF|Mux60~17_combout ;
wire \mips_core|RF|Mux60~18_combout ;
wire \mips_core|RF|Mux60~12_combout ;
wire \mips_core|RF|Mux60~13_combout ;
wire \mips_core|RF|Mux60~14_combout ;
wire \mips_core|RF|Mux60~15_combout ;
wire \mips_core|RF|Mux60~2_combout ;
wire \mips_core|RF|Mux60~3_combout ;
wire \mips_core|RF|Mux60~9_combout ;
wire \mips_core|RF|Mux60~10_combout ;
wire \mips_core|RF|Mux60~6_combout ;
wire \mips_core|RF|Mux60~7_combout ;
wire \mips_core|RF|Mux60~4_combout ;
wire \mips_core|RF|Mux60~5_combout ;
wire \mips_core|RF|Mux60~8_combout ;
wire \mips_core|RF|Mux60~11_combout ;
wire \mips_core|RF|Mux60~16_combout ;
wire \mips_core|RF|Mux60~19_combout ;
wire \mips_core|ALU_in2[3]~29_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \mips_core|WriteData_in[2]~30_combout ;
wire \mips_core|RF|registers[14][2]~feeder_combout ;
wire \mips_core|RF|registers[14][2]~q ;
wire \mips_core|RF|Mux61~17_combout ;
wire \mips_core|RF|Mux61~18_combout ;
wire \mips_core|RF|Mux61~2_combout ;
wire \mips_core|RF|Mux61~3_combout ;
wire \mips_core|RF|Mux61~4_combout ;
wire \mips_core|RF|Mux61~5_combout ;
wire \mips_core|RF|Mux61~6_combout ;
wire \mips_core|RF|Mux61~0_combout ;
wire \mips_core|RF|Mux61~1_combout ;
wire \mips_core|RF|Mux61~7_combout ;
wire \mips_core|RF|Mux61~8_combout ;
wire \mips_core|RF|Mux61~9_combout ;
wire \mips_core|RF|Mux61~12_combout ;
wire \mips_core|RF|Mux61~13_combout ;
wire \mips_core|RF|Mux61~14_combout ;
wire \mips_core|RF|Mux61~15_combout ;
wire \mips_core|RF|Mux61~10_combout ;
wire \mips_core|RF|Mux61~11_combout ;
wire \mips_core|RF|Mux61~16_combout ;
wire \mips_core|RF|Mux61~19_combout ;
wire \mips_core|ALU_in2[2]~30_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \mips_core|RF|registers[12][31]~q ;
wire \mips_core|RF|registers[14][31]~q ;
wire \mips_core|RF|Mux0~17_combout ;
wire \mips_core|RF|registers[13][31]~q ;
wire \mips_core|RF|registers[15][31]~q ;
wire \mips_core|RF|Mux0~18_combout ;
wire \mips_core|RF|registers[4][31]~q ;
wire \mips_core|RF|registers[6][31]~q ;
wire \mips_core|RF|Mux0~12_combout ;
wire \mips_core|RF|registers[5][31]~q ;
wire \mips_core|RF|registers[7][31]~q ;
wire \mips_core|RF|Mux0~13_combout ;
wire \mips_core|RF|registers[1][31]~q ;
wire \mips_core|RF|Mux0~14_combout ;
wire \mips_core|RF|registers[2][31]~q ;
wire \mips_core|RF|registers[3][31]~q ;
wire \mips_core|RF|Mux0~15_combout ;
wire \mips_core|RF|registers[30][31]~q ;
wire \mips_core|RF|registers[26][31]~q ;
wire \mips_core|RF|registers[18][31]~q ;
wire \mips_core|RF|registers[22][31]~q ;
wire \mips_core|RF|Mux0~4_combout ;
wire \mips_core|RF|Mux0~5_combout ;
wire \mips_core|RF|registers[16][31]~q ;
wire \mips_core|RF|registers[24][31]~q ;
wire \mips_core|RF|Mux0~6_combout ;
wire \mips_core|RF|registers[28][31]~q ;
wire \mips_core|RF|registers[20][31]~q ;
wire \mips_core|RF|Mux0~7_combout ;
wire \mips_core|RF|Mux0~8_combout ;
wire \mips_core|RF|registers[29][31]~q ;
wire \mips_core|RF|registers[17][31]~q ;
wire \mips_core|RF|registers[25][31]~q ;
wire \mips_core|RF|Mux0~2_combout ;
wire \mips_core|RF|registers[21][31]~q ;
wire \mips_core|RF|Mux0~3_combout ;
wire \mips_core|RF|registers[31][31]~q ;
wire \mips_core|RF|registers[27][31]~q ;
wire \mips_core|RF|registers[19][31]~q ;
wire \mips_core|RF|registers[23][31]~q ;
wire \mips_core|RF|Mux0~9_combout ;
wire \mips_core|RF|Mux0~10_combout ;
wire \mips_core|RF|Mux0~11_combout ;
wire \mips_core|RF|Mux0~16_combout ;
wire \mips_core|RF|registers[8][31]~q ;
wire \mips_core|RF|registers[9][31]~q ;
wire \mips_core|RF|Mux0~0_combout ;
wire \mips_core|RF|registers[11][31]~q ;
wire \mips_core|RF|Mux0~1_combout ;
wire \mips_core|RF|Mux0~19_combout ;
wire \mips_core|ALU|alu31|A_in~0_combout ;
wire \mips_core|ALU|alu31|opMUX|Out~0_combout ;
wire \mips_core|ALU|alu31|opMUX|Out~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|alu31|opMUX|Out~2_combout ;
wire \mips_core|WriteData_in[31]~1_combout ;
wire \mips_core|RF|registers[10][31]~q ;
wire \mips_core|RF|Mux32~0_combout ;
wire \mips_core|RF|Mux32~1_combout ;
wire \mips_core|RF|Mux32~17_combout ;
wire \mips_core|RF|Mux32~18_combout ;
wire \mips_core|RF|Mux32~12_combout ;
wire \mips_core|RF|Mux32~13_combout ;
wire \mips_core|RF|Mux32~14_combout ;
wire \mips_core|RF|Mux32~15_combout ;
wire \mips_core|RF|Mux32~2_combout ;
wire \mips_core|RF|Mux32~3_combout ;
wire \mips_core|RF|Mux32~9_combout ;
wire \mips_core|RF|Mux32~10_combout ;
wire \mips_core|RF|Mux32~6_combout ;
wire \mips_core|RF|Mux32~7_combout ;
wire \mips_core|RF|Mux32~4_combout ;
wire \mips_core|RF|Mux32~5_combout ;
wire \mips_core|RF|Mux32~8_combout ;
wire \mips_core|RF|Mux32~11_combout ;
wire \mips_core|RF|Mux32~16_combout ;
wire \mips_core|RF|Mux32~19_combout ;
wire \mips_core|ALU_in2[31]~1_combout ;
wire \mips_core|ALU|alu31|Set~3_combout ;
wire \mips_core|ALU|alu31|adder|C_out~0_combout ;
wire \mips_core|ALU|alu31|Set~2_combout ;
wire \mips_core|ALU|alu0|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \mips_core|WriteData_in[7]~25_combout ;
wire \mips_core|RF|registers[11][7]~feeder_combout ;
wire \mips_core|RF|registers[11][7]~q ;
wire \mips_core|RF|Mux24~0_combout ;
wire \mips_core|RF|Mux24~1_combout ;
wire \mips_core|RF|Mux24~17_combout ;
wire \mips_core|RF|Mux24~18_combout ;
wire \mips_core|RF|Mux24~12_combout ;
wire \mips_core|RF|Mux24~13_combout ;
wire \mips_core|RF|Mux24~14_combout ;
wire \mips_core|RF|Mux24~15_combout ;
wire \mips_core|RF|Mux24~2_combout ;
wire \mips_core|RF|Mux24~3_combout ;
wire \mips_core|RF|Mux24~9_combout ;
wire \mips_core|RF|Mux24~10_combout ;
wire \mips_core|RF|Mux24~6_combout ;
wire \mips_core|RF|Mux24~7_combout ;
wire \mips_core|RF|Mux24~4_combout ;
wire \mips_core|RF|Mux24~5_combout ;
wire \mips_core|RF|Mux24~8_combout ;
wire \mips_core|RF|Mux24~11_combout ;
wire \mips_core|RF|Mux24~16_combout ;
wire \mips_core|RF|Mux24~19_combout ;
wire \mips_core|PC_add_1[6]~13 ;
wire \mips_core|PC_add_1[7]~14_combout ;
wire \mips_core|PC_add_1[5]~10_combout ;
wire \mips_core|PC_add_1[4]~8_combout ;
wire \mips_core|PC_add_1[3]~6_combout ;
wire \mips_core|PC_add_1[1]~2_combout ;
wire \mips_core|PC_add_1[0]~0_combout ;
wire \mips_core|Add1~1 ;
wire \mips_core|Add1~3 ;
wire \mips_core|Add1~5 ;
wire \mips_core|Add1~7 ;
wire \mips_core|Add1~9 ;
wire \mips_core|Add1~11 ;
wire \mips_core|Add1~13 ;
wire \mips_core|Add1~14_combout ;
wire \mips_core|PC_BEQ~9_combout ;
wire \mips_core|PC_BEQ~7_combout ;
wire \mips_core|PC_BEQ~2_combout ;
wire \mips_core|PC_BEQ~4_combout ;
wire \mips_core|PC_BEQ~3_combout ;
wire \mips_core|PC_BEQ~5_combout ;
wire \mips_core|PC_BEQ~6_combout ;
wire \mips_core|PC_BEQ~8_combout ;
wire \mips_core|PC_BEQ~1_combout ;
wire \mips_core|PC_BEQ~10_combout ;
wire \mips_core|PC_BEQ~11_combout ;
wire \mips_core|PC_BEQ~0_combout ;
wire \mips_core|PC_BEQ~12_combout ;
wire \mips_core|PC[4]~6_combout ;
wire \mips_core|PC_next[7]~14_combout ;
wire \mips_core|PC_next[7]~15_combout ;
wire \Reset~inputclkctrl_outclk ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ;
wire \mips_core|Add1~12_combout ;
wire \mips_core|PC_next[6]~12_combout ;
wire \mips_core|PC_next[6]~13_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ;
wire \mips_core|RF|Mux63~22_combout ;
wire \mips_core|RF|Mux63~23_combout ;
wire \mips_core|RF|Mux63~0_combout ;
wire \mips_core|RF|Mux63~1_combout ;
wire \mips_core|RF|Mux63~7_combout ;
wire \mips_core|RF|Mux63~8_combout ;
wire \mips_core|RF|Mux63~4_combout ;
wire \mips_core|RF|Mux63~5_combout ;
wire \mips_core|RF|Mux63~2_combout ;
wire \mips_core|RF|Mux63~3_combout ;
wire \mips_core|RF|Mux63~6_combout ;
wire \mips_core|RF|Mux63~9_combout ;
wire \mips_core|RF|Mux63~11_combout ;
wire \mips_core|RF|Mux63~12_combout ;
wire \mips_core|RF|Mux63~15_combout ;
wire \mips_core|RF|Mux63~16_combout ;
wire \mips_core|RF|Mux63~19_combout ;
wire \mips_core|RF|Mux63~20_combout ;
wire \mips_core|RF|Mux63~21_combout ;
wire \mips_core|RF|Mux63~24_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \mips_core|WriteData_in[5]~27_combout ;
wire \mips_core|RF|registers[10][5]~q ;
wire \mips_core|RF|Mux26~0_combout ;
wire \mips_core|RF|Mux26~1_combout ;
wire \mips_core|RF|Mux26~17_combout ;
wire \mips_core|RF|Mux26~18_combout ;
wire \mips_core|RF|Mux26~12_combout ;
wire \mips_core|RF|Mux26~13_combout ;
wire \mips_core|RF|Mux26~14_combout ;
wire \mips_core|RF|Mux26~15_combout ;
wire \mips_core|RF|Mux26~9_combout ;
wire \mips_core|RF|Mux26~10_combout ;
wire \mips_core|RF|Mux26~4_combout ;
wire \mips_core|RF|Mux26~5_combout ;
wire \mips_core|RF|Mux26~6_combout ;
wire \mips_core|RF|Mux26~7_combout ;
wire \mips_core|RF|Mux26~8_combout ;
wire \mips_core|RF|Mux26~2_combout ;
wire \mips_core|RF|Mux26~3_combout ;
wire \mips_core|RF|Mux26~11_combout ;
wire \mips_core|RF|Mux26~16_combout ;
wire \mips_core|RF|Mux26~19_combout ;
wire \mips_core|Add1~10_combout ;
wire \mips_core|PC_next[5]~10_combout ;
wire \mips_core|PC_next[5]~11_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ;
wire \mips_core|Add1~8_combout ;
wire \mips_core|PC_next[4]~8_combout ;
wire \mips_core|PC_next[4]~9_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ;
wire \mips_core|Add1~6_combout ;
wire \mips_core|PC_next[3]~6_combout ;
wire \mips_core|PC_next[3]~7_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ;
wire \mips_core|Add1~4_combout ;
wire \mips_core|PC_next[2]~4_combout ;
wire \mips_core|PC_next[2]~5_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ;
wire \mips_core|CU|MemRead~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \mips_core|WriteData_in[1]~31_combout ;
wire \mips_core|RF|registers[13][1]~feeder_combout ;
wire \mips_core|RF|registers[13][1]~q ;
wire \mips_core|RF|Mux30~17_combout ;
wire \mips_core|RF|Mux30~18_combout ;
wire \mips_core|RF|Mux30~0_combout ;
wire \mips_core|RF|Mux30~1_combout ;
wire \mips_core|RF|Mux30~12_combout ;
wire \mips_core|RF|Mux30~13_combout ;
wire \mips_core|RF|Mux30~14_combout ;
wire \mips_core|RF|Mux30~15_combout ;
wire \mips_core|RF|Mux30~9_combout ;
wire \mips_core|RF|Mux30~10_combout ;
wire \mips_core|RF|Mux30~2_combout ;
wire \mips_core|RF|Mux30~3_combout ;
wire \mips_core|RF|Mux30~4_combout ;
wire \mips_core|RF|Mux30~5_combout ;
wire \mips_core|RF|Mux30~6_combout ;
wire \mips_core|RF|Mux30~7_combout ;
wire \mips_core|RF|Mux30~8_combout ;
wire \mips_core|RF|Mux30~11_combout ;
wire \mips_core|RF|Mux30~16_combout ;
wire \mips_core|RF|Mux30~19_combout ;
wire \mips_core|Add1~2_combout ;
wire \mips_core|PC_next[1]~2_combout ;
wire \mips_core|PC_next[1]~3_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mips_core|Add1~0_combout ;
wire \mips_core|PC_next[0]~0_combout ;
wire \mips_core|PC_next[0]~1_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ;
wire \mips_core|CU|Jump~0_combout ;
wire \mips_core|CU|MemWrite~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mips_core|PC_add_1[7]~15 ;
wire \mips_core|PC_add_1[8]~16_combout ;
wire \mips_core|Add1~15 ;
wire \mips_core|Add1~16_combout ;
wire \mips_core|PC_next[8]~16_combout ;
wire \mips_core|PC_next[8]~17_combout ;
wire \mips_core|PC_add_1[8]~17 ;
wire \mips_core|PC_add_1[9]~18_combout ;
wire \mips_core|Add1~17 ;
wire \mips_core|Add1~18_combout ;
wire \mips_core|PC_next[9]~18_combout ;
wire \mips_core|PC_next[9]~19_combout ;
wire \mips_core|PC_add_1[9]~19 ;
wire \mips_core|PC_add_1[10]~20_combout ;
wire \mips_core|Add1~19 ;
wire \mips_core|Add1~20_combout ;
wire \mips_core|PC_next[10]~20_combout ;
wire \mips_core|PC_next[10]~21_combout ;
wire \mips_core|PC_add_1[10]~21 ;
wire \mips_core|PC_add_1[11]~22_combout ;
wire \mips_core|Add1~21 ;
wire \mips_core|Add1~22_combout ;
wire \mips_core|PC_next[11]~22_combout ;
wire \mips_core|PC_next[11]~23_combout ;
wire \mips_core|PC_add_1[11]~23 ;
wire \mips_core|PC_add_1[12]~24_combout ;
wire \mips_core|Add1~23 ;
wire \mips_core|Add1~24_combout ;
wire \mips_core|PC_next[12]~24_combout ;
wire \mips_core|PC_next[12]~25_combout ;
wire \mips_core|PC_add_1[12]~25 ;
wire \mips_core|PC_add_1[13]~26_combout ;
wire \mips_core|Add1~25 ;
wire \mips_core|Add1~26_combout ;
wire \mips_core|PC_next[13]~26_combout ;
wire \mips_core|PC_next[13]~27_combout ;
wire \mips_core|PC_add_1[13]~27 ;
wire \mips_core|PC_add_1[14]~28_combout ;
wire \mips_core|Add1~27 ;
wire \mips_core|Add1~28_combout ;
wire \mips_core|PC_next[14]~28_combout ;
wire \mips_core|PC_next[14]~29_combout ;
wire \mips_core|PC_add_1[14]~29 ;
wire \mips_core|PC_add_1[15]~30_combout ;
wire \mips_core|Add1~29 ;
wire \mips_core|Add1~30_combout ;
wire \mips_core|PC_next[15]~30_combout ;
wire \mips_core|PC_next[15]~31_combout ;
wire \mips_core|PC_add_1[15]~31 ;
wire \mips_core|PC_add_1[16]~32_combout ;
wire \mips_core|Add1~31 ;
wire \mips_core|Add1~32_combout ;
wire \mips_core|PC_next[16]~32_combout ;
wire \mips_core|PC_next[16]~33_combout ;
wire \mips_core|PC_add_1[16]~33 ;
wire \mips_core|PC_add_1[17]~34_combout ;
wire \mips_core|Add1~33 ;
wire \mips_core|Add1~34_combout ;
wire \mips_core|PC_next[17]~34_combout ;
wire \mips_core|PC_next[17]~35_combout ;
wire \mips_core|PC_add_1[17]~35 ;
wire \mips_core|PC_add_1[18]~36_combout ;
wire \mips_core|Add1~35 ;
wire \mips_core|Add1~36_combout ;
wire \mips_core|PC_next[18]~36_combout ;
wire \mips_core|PC_next[18]~37_combout ;
wire \mips_core|PC_add_1[18]~37 ;
wire \mips_core|PC_add_1[19]~38_combout ;
wire \mips_core|Add1~37 ;
wire \mips_core|Add1~38_combout ;
wire \mips_core|PC_next[19]~38_combout ;
wire \mips_core|PC_next[19]~39_combout ;
wire \mips_core|PC_add_1[19]~39 ;
wire \mips_core|PC_add_1[20]~40_combout ;
wire \mips_core|Add1~39 ;
wire \mips_core|Add1~40_combout ;
wire \mips_core|PC_next[20]~40_combout ;
wire \mips_core|PC_next[20]~41_combout ;
wire \mips_core|PC_add_1[20]~41 ;
wire \mips_core|PC_add_1[21]~42_combout ;
wire \mips_core|Add1~41 ;
wire \mips_core|Add1~42_combout ;
wire \mips_core|PC_next[21]~42_combout ;
wire \mips_core|PC_next[21]~43_combout ;
wire \mips_core|PC_add_1[21]~43 ;
wire \mips_core|PC_add_1[22]~44_combout ;
wire \mips_core|Add1~43 ;
wire \mips_core|Add1~44_combout ;
wire \mips_core|PC_next[22]~44_combout ;
wire \mips_core|PC_next[22]~45_combout ;
wire \mips_core|PC_add_1[22]~45 ;
wire \mips_core|PC_add_1[23]~46_combout ;
wire \mips_core|Add1~45 ;
wire \mips_core|Add1~46_combout ;
wire \mips_core|PC_next[23]~46_combout ;
wire \mips_core|PC_next[23]~47_combout ;
wire \mips_core|PC_add_1[23]~47 ;
wire \mips_core|PC_add_1[24]~48_combout ;
wire \mips_core|Add1~47 ;
wire \mips_core|Add1~48_combout ;
wire \mips_core|PC_next[24]~48_combout ;
wire \mips_core|PC_next[24]~49_combout ;
wire \mips_core|PC_add_1[24]~49 ;
wire \mips_core|PC_add_1[25]~50_combout ;
wire \mips_core|Add1~49 ;
wire \mips_core|Add1~50_combout ;
wire \mips_core|PC_next[25]~50_combout ;
wire \mips_core|PC_next[25]~51_combout ;
wire \mips_core|PC_add_1[25]~51 ;
wire \mips_core|PC_add_1[26]~52_combout ;
wire \mips_core|Add1~51 ;
wire \mips_core|Add1~52_combout ;
wire \mips_core|PC[26]~0_combout ;
wire \mips_core|PC_add_1[26]~53 ;
wire \mips_core|PC_add_1[27]~54_combout ;
wire \mips_core|Add1~53 ;
wire \mips_core|Add1~54_combout ;
wire \mips_core|PC[27]~1_combout ;
wire \mips_core|PC_add_1[27]~55 ;
wire \mips_core|PC_add_1[28]~56_combout ;
wire \mips_core|Add1~55 ;
wire \mips_core|Add1~56_combout ;
wire \mips_core|PC[28]~2_combout ;
wire \mips_core|PC_add_1[28]~57 ;
wire \mips_core|PC_add_1[29]~58_combout ;
wire \mips_core|Add1~57 ;
wire \mips_core|Add1~58_combout ;
wire \mips_core|PC[29]~3_combout ;
wire \mips_core|PC_add_1[29]~59 ;
wire \mips_core|PC_add_1[30]~60_combout ;
wire \mips_core|Add1~59 ;
wire \mips_core|Add1~60_combout ;
wire \mips_core|PC[30]~4_combout ;
wire \mips_core|PC_add_1[30]~61 ;
wire \mips_core|PC_add_1[31]~62_combout ;
wire \mips_core|Add1~61 ;
wire \mips_core|Add1~62_combout ;
wire \mips_core|PC[31]~5_combout ;
wire [31:0] \mips_core|PC ;

wire [35:0] \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a1  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DM|memory_rtl_0|auto_generated|ram_block1a2  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DM|memory_rtl_0|auto_generated|ram_block1a3  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DM|memory_rtl_0|auto_generated|ram_block1a4  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DM|memory_rtl_0|auto_generated|ram_block1a5  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DM|memory_rtl_0|auto_generated|ram_block1a6  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DM|memory_rtl_0|auto_generated|ram_block1a7  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DM|memory_rtl_0|auto_generated|ram_block1a8  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \DM|memory_rtl_0|auto_generated|ram_block1a9  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DM|memory_rtl_0|auto_generated|ram_block1a10  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DM|memory_rtl_0|auto_generated|ram_block1a11  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DM|memory_rtl_0|auto_generated|ram_block1a12  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DM|memory_rtl_0|auto_generated|ram_block1a13  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DM|memory_rtl_0|auto_generated|ram_block1a14  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DM|memory_rtl_0|auto_generated|ram_block1a15  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \DM|memory_rtl_0|auto_generated|ram_block1a16  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \DM|memory_rtl_0|auto_generated|ram_block1a17  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \DM|memory_rtl_0|auto_generated|ram_block1a18  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \DM|memory_rtl_0|auto_generated|ram_block1a19  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \DM|memory_rtl_0|auto_generated|ram_block1a20  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \DM|memory_rtl_0|auto_generated|ram_block1a21  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \DM|memory_rtl_0|auto_generated|ram_block1a22  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \DM|memory_rtl_0|auto_generated|ram_block1a23  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \DM|memory_rtl_0|auto_generated|ram_block1a24  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \DM|memory_rtl_0|auto_generated|ram_block1a25  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \DM|memory_rtl_0|auto_generated|ram_block1a26  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \DM|memory_rtl_0|auto_generated|ram_block1a27  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \DM|memory_rtl_0|auto_generated|ram_block1a28  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \DM|memory_rtl_0|auto_generated|ram_block1a29  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \DM|memory_rtl_0|auto_generated|ram_block1a30  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \DM|memory_rtl_0|auto_generated|ram_block1a31  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \ReadData_DataMem[0]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[0]~output .bus_hold = "false";
defparam \ReadData_DataMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \ReadData_DataMem[1]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[1]~output .bus_hold = "false";
defparam \ReadData_DataMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \ReadData_DataMem[2]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[2]~output .bus_hold = "false";
defparam \ReadData_DataMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \ReadData_DataMem[3]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[3]~output .bus_hold = "false";
defparam \ReadData_DataMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \ReadData_DataMem[4]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[4]~output .bus_hold = "false";
defparam \ReadData_DataMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \ReadData_DataMem[5]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[5]~output .bus_hold = "false";
defparam \ReadData_DataMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \ReadData_DataMem[6]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[6]~output .bus_hold = "false";
defparam \ReadData_DataMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N23
cycloneive_io_obuf \ReadData_DataMem[7]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[7]~output .bus_hold = "false";
defparam \ReadData_DataMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \ReadData_DataMem[8]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[8]~output .bus_hold = "false";
defparam \ReadData_DataMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \ReadData_DataMem[9]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[9]~output .bus_hold = "false";
defparam \ReadData_DataMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \ReadData_DataMem[10]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[10]~output .bus_hold = "false";
defparam \ReadData_DataMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \ReadData_DataMem[11]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[11]~output .bus_hold = "false";
defparam \ReadData_DataMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \ReadData_DataMem[12]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[12]~output .bus_hold = "false";
defparam \ReadData_DataMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \ReadData_DataMem[13]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[13]~output .bus_hold = "false";
defparam \ReadData_DataMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \ReadData_DataMem[14]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[14]~output .bus_hold = "false";
defparam \ReadData_DataMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \ReadData_DataMem[15]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[15]~output .bus_hold = "false";
defparam \ReadData_DataMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \ReadData_DataMem[16]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[16]~output .bus_hold = "false";
defparam \ReadData_DataMem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ReadData_DataMem[17]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[17]~output .bus_hold = "false";
defparam \ReadData_DataMem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \ReadData_DataMem[18]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[18]~output .bus_hold = "false";
defparam \ReadData_DataMem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \ReadData_DataMem[19]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[19]~output .bus_hold = "false";
defparam \ReadData_DataMem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \ReadData_DataMem[20]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[20]~output .bus_hold = "false";
defparam \ReadData_DataMem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \ReadData_DataMem[21]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[21]~output .bus_hold = "false";
defparam \ReadData_DataMem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \ReadData_DataMem[22]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[22]~output .bus_hold = "false";
defparam \ReadData_DataMem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \ReadData_DataMem[23]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[23]~output .bus_hold = "false";
defparam \ReadData_DataMem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \ReadData_DataMem[24]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[24]~output .bus_hold = "false";
defparam \ReadData_DataMem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \ReadData_DataMem[25]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[25]~output .bus_hold = "false";
defparam \ReadData_DataMem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[26]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[26]~output .bus_hold = "false";
defparam \ReadData_DataMem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \ReadData_DataMem[27]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[27]~output .bus_hold = "false";
defparam \ReadData_DataMem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \ReadData_DataMem[28]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[28]~output .bus_hold = "false";
defparam \ReadData_DataMem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \ReadData_DataMem[29]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[29]~output .bus_hold = "false";
defparam \ReadData_DataMem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \ReadData_DataMem[30]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[30]~output .bus_hold = "false";
defparam \ReadData_DataMem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[31]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[31]~output .bus_hold = "false";
defparam \ReadData_DataMem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \Address_DataMem[0]~output (
	.i(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[0]~output .bus_hold = "false";
defparam \Address_DataMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \Address_DataMem[1]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[1]~output .bus_hold = "false";
defparam \Address_DataMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \Address_DataMem[2]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[2]~output .bus_hold = "false";
defparam \Address_DataMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \Address_DataMem[3]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[3]~output .bus_hold = "false";
defparam \Address_DataMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \Address_DataMem[4]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[4]~output .bus_hold = "false";
defparam \Address_DataMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \Address_DataMem[5]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[5]~output .bus_hold = "false";
defparam \Address_DataMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \Address_DataMem[6]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[6]~output .bus_hold = "false";
defparam \Address_DataMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \Address_DataMem[7]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[7]~output .bus_hold = "false";
defparam \Address_DataMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \Address_DataMem[8]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[8]~output .bus_hold = "false";
defparam \Address_DataMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Address_DataMem[9]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[9]~output .bus_hold = "false";
defparam \Address_DataMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \Address_DataMem[10]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[10]~output .bus_hold = "false";
defparam \Address_DataMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \Address_DataMem[11]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[11]~output .bus_hold = "false";
defparam \Address_DataMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \Address_DataMem[12]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[12]~output .bus_hold = "false";
defparam \Address_DataMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Address_DataMem[13]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[13]~output .bus_hold = "false";
defparam \Address_DataMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \Address_DataMem[14]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[14]~output .bus_hold = "false";
defparam \Address_DataMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \Address_DataMem[15]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[15]~output .bus_hold = "false";
defparam \Address_DataMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \Address_DataMem[16]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[16]~output .bus_hold = "false";
defparam \Address_DataMem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \Address_DataMem[17]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[17]~output .bus_hold = "false";
defparam \Address_DataMem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \Address_DataMem[18]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[18]~output .bus_hold = "false";
defparam \Address_DataMem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \Address_DataMem[19]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[19]~output .bus_hold = "false";
defparam \Address_DataMem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \Address_DataMem[20]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[20]~output .bus_hold = "false";
defparam \Address_DataMem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Address_DataMem[21]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[21]~output .bus_hold = "false";
defparam \Address_DataMem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \Address_DataMem[22]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[22]~output .bus_hold = "false";
defparam \Address_DataMem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Address_DataMem[23]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[23]~output .bus_hold = "false";
defparam \Address_DataMem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \Address_DataMem[24]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[24]~output .bus_hold = "false";
defparam \Address_DataMem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Address_DataMem[25]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[25]~output .bus_hold = "false";
defparam \Address_DataMem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \Address_DataMem[26]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[26]~output .bus_hold = "false";
defparam \Address_DataMem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \Address_DataMem[27]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[27]~output .bus_hold = "false";
defparam \Address_DataMem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \Address_DataMem[28]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[28]~output .bus_hold = "false";
defparam \Address_DataMem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Address_DataMem[29]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[29]~output .bus_hold = "false";
defparam \Address_DataMem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \Address_DataMem[30]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[30]~output .bus_hold = "false";
defparam \Address_DataMem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \Address_DataMem[31]~output (
	.i(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[31]~output .bus_hold = "false";
defparam \Address_DataMem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \WriteData_DataMem[0]~output (
	.i(\mips_core|RF|Mux63~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[0]~output .bus_hold = "false";
defparam \WriteData_DataMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[1]~output (
	.i(\mips_core|RF|Mux62~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[1]~output .bus_hold = "false";
defparam \WriteData_DataMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \WriteData_DataMem[2]~output (
	.i(\mips_core|RF|Mux61~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[2]~output .bus_hold = "false";
defparam \WriteData_DataMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \WriteData_DataMem[3]~output (
	.i(\mips_core|RF|Mux60~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[3]~output .bus_hold = "false";
defparam \WriteData_DataMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[4]~output (
	.i(\mips_core|RF|Mux59~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[4]~output .bus_hold = "false";
defparam \WriteData_DataMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \WriteData_DataMem[5]~output (
	.i(\mips_core|RF|Mux58~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[5]~output .bus_hold = "false";
defparam \WriteData_DataMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[6]~output (
	.i(\mips_core|RF|Mux57~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[6]~output .bus_hold = "false";
defparam \WriteData_DataMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \WriteData_DataMem[7]~output (
	.i(\mips_core|RF|Mux56~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[7]~output .bus_hold = "false";
defparam \WriteData_DataMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \WriteData_DataMem[8]~output (
	.i(\mips_core|RF|Mux55~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[8]~output .bus_hold = "false";
defparam \WriteData_DataMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \WriteData_DataMem[9]~output (
	.i(\mips_core|RF|Mux54~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[9]~output .bus_hold = "false";
defparam \WriteData_DataMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \WriteData_DataMem[10]~output (
	.i(\mips_core|RF|Mux53~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[10]~output .bus_hold = "false";
defparam \WriteData_DataMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \WriteData_DataMem[11]~output (
	.i(\mips_core|RF|Mux52~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[11]~output .bus_hold = "false";
defparam \WriteData_DataMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \WriteData_DataMem[12]~output (
	.i(\mips_core|RF|Mux51~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[12]~output .bus_hold = "false";
defparam \WriteData_DataMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \WriteData_DataMem[13]~output (
	.i(\mips_core|RF|Mux50~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[13]~output .bus_hold = "false";
defparam \WriteData_DataMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \WriteData_DataMem[14]~output (
	.i(\mips_core|RF|Mux49~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[14]~output .bus_hold = "false";
defparam \WriteData_DataMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[15]~output (
	.i(\mips_core|RF|Mux48~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[15]~output .bus_hold = "false";
defparam \WriteData_DataMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \WriteData_DataMem[16]~output (
	.i(\mips_core|RF|Mux47~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[16]~output .bus_hold = "false";
defparam \WriteData_DataMem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \WriteData_DataMem[17]~output (
	.i(\mips_core|RF|Mux46~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[17]~output .bus_hold = "false";
defparam \WriteData_DataMem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \WriteData_DataMem[18]~output (
	.i(\mips_core|RF|Mux45~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[18]~output .bus_hold = "false";
defparam \WriteData_DataMem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \WriteData_DataMem[19]~output (
	.i(\mips_core|RF|Mux44~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[19]~output .bus_hold = "false";
defparam \WriteData_DataMem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \WriteData_DataMem[20]~output (
	.i(\mips_core|RF|Mux43~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[20]~output .bus_hold = "false";
defparam \WriteData_DataMem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \WriteData_DataMem[21]~output (
	.i(\mips_core|RF|Mux42~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[21]~output .bus_hold = "false";
defparam \WriteData_DataMem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \WriteData_DataMem[22]~output (
	.i(\mips_core|RF|Mux41~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[22]~output .bus_hold = "false";
defparam \WriteData_DataMem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \WriteData_DataMem[23]~output (
	.i(\mips_core|RF|Mux40~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[23]~output .bus_hold = "false";
defparam \WriteData_DataMem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \WriteData_DataMem[24]~output (
	.i(\mips_core|RF|Mux39~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[24]~output .bus_hold = "false";
defparam \WriteData_DataMem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \WriteData_DataMem[25]~output (
	.i(\mips_core|RF|Mux38~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[25]~output .bus_hold = "false";
defparam \WriteData_DataMem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \WriteData_DataMem[26]~output (
	.i(\mips_core|RF|Mux37~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[26]~output .bus_hold = "false";
defparam \WriteData_DataMem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \WriteData_DataMem[27]~output (
	.i(\mips_core|RF|Mux36~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[27]~output .bus_hold = "false";
defparam \WriteData_DataMem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \WriteData_DataMem[28]~output (
	.i(\mips_core|RF|Mux35~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[28]~output .bus_hold = "false";
defparam \WriteData_DataMem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \WriteData_DataMem[29]~output (
	.i(\mips_core|RF|Mux34~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[29]~output .bus_hold = "false";
defparam \WriteData_DataMem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \WriteData_DataMem[30]~output (
	.i(\mips_core|RF|Mux33~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[30]~output .bus_hold = "false";
defparam \WriteData_DataMem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \WriteData_DataMem[31]~output (
	.i(\mips_core|RF|Mux32~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[31]~output .bus_hold = "false";
defparam \WriteData_DataMem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \MemWrite~output (
	.i(\mips_core|CU|MemWrite~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \MemRead~output (
	.i(\mips_core|CU|MemRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead~output .bus_hold = "false";
defparam \MemRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \RegDst~output (
	.i(\mips_core|CU|ALUOp[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegDst~output_o ),
	.obar());
// synopsys translate_off
defparam \RegDst~output .bus_hold = "false";
defparam \RegDst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \Jump~output (
	.i(\mips_core|CU|Jump~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Jump~output_o ),
	.obar());
// synopsys translate_off
defparam \Jump~output .bus_hold = "false";
defparam \Jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \Branch~output (
	.i(\mips_core|CU|ALUOp[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Branch~output_o ),
	.obar());
// synopsys translate_off
defparam \Branch~output .bus_hold = "false";
defparam \Branch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \MemToReg~output (
	.i(\mips_core|CU|MemRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemToReg~output_o ),
	.obar());
// synopsys translate_off
defparam \MemToReg~output .bus_hold = "false";
defparam \MemToReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ALUSrc~output (
	.i(\mips_core|CU|WideOr0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUSrc~output .bus_hold = "false";
defparam \ALUSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \RegWrite~output (
	.i(!\mips_core|CU|WideOr1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWrite~output .bus_hold = "false";
defparam \RegWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \JR~output (
	.i(\mips_core|ALU_CU|JR~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\JR~output_o ),
	.obar());
// synopsys translate_off
defparam \JR~output .bus_hold = "false";
defparam \JR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \ALUOp[0]~output (
	.i(\mips_core|CU|ALUOp[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[0]~output .bus_hold = "false";
defparam \ALUOp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \ALUOp[1]~output (
	.i(\mips_core|CU|ALUOp[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[1]~output .bus_hold = "false";
defparam \ALUOp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \PC[0]~output (
	.i(\mips_core|PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \PC[1]~output (
	.i(\mips_core|PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\mips_core|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \PC[3]~output (
	.i(\mips_core|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \PC[4]~output (
	.i(\mips_core|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \PC[5]~output (
	.i(\mips_core|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \PC[6]~output (
	.i(\mips_core|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \PC[7]~output (
	.i(\mips_core|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \PC[8]~output (
	.i(\mips_core|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \PC[9]~output (
	.i(\mips_core|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \PC[10]~output (
	.i(\mips_core|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \PC[11]~output (
	.i(\mips_core|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \PC[12]~output (
	.i(\mips_core|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \PC[13]~output (
	.i(\mips_core|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \PC[14]~output (
	.i(\mips_core|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \PC[15]~output (
	.i(\mips_core|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \PC[16]~output (
	.i(\mips_core|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \PC[17]~output (
	.i(\mips_core|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \PC[18]~output (
	.i(\mips_core|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \PC[19]~output (
	.i(\mips_core|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \PC[20]~output (
	.i(\mips_core|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \PC[21]~output (
	.i(\mips_core|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \PC[22]~output (
	.i(\mips_core|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \PC[23]~output (
	.i(\mips_core|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \PC[24]~output (
	.i(\mips_core|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \PC[25]~output (
	.i(\mips_core|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \PC[26]~output (
	.i(\mips_core|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \PC[27]~output (
	.i(\mips_core|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \PC[28]~output (
	.i(\mips_core|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \PC[29]~output (
	.i(\mips_core|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \PC[30]~output (
	.i(\mips_core|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \PC[31]~output (
	.i(\mips_core|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \mips_core|PC_add_1[0]~0 (
// Equation(s):
// \mips_core|PC_add_1[0]~0_combout  = \mips_core|PC [0] $ (VCC)
// \mips_core|PC_add_1[0]~1  = CARRY(\mips_core|PC [0])

	.dataa(gnd),
	.datab(\mips_core|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips_core|PC_add_1[0]~0_combout ),
	.cout(\mips_core|PC_add_1[0]~1 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[0]~0 .lut_mask = 16'h33CC;
defparam \mips_core|PC_add_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \mips_core|PC_add_1[1]~2 (
// Equation(s):
// \mips_core|PC_add_1[1]~2_combout  = (\mips_core|PC [1] & (!\mips_core|PC_add_1[0]~1 )) # (!\mips_core|PC [1] & ((\mips_core|PC_add_1[0]~1 ) # (GND)))
// \mips_core|PC_add_1[1]~3  = CARRY((!\mips_core|PC_add_1[0]~1 ) # (!\mips_core|PC [1]))

	.dataa(gnd),
	.datab(\mips_core|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[0]~1 ),
	.combout(\mips_core|PC_add_1[1]~2_combout ),
	.cout(\mips_core|PC_add_1[1]~3 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[1]~2 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \mips_core|PC_add_1[2]~4 (
// Equation(s):
// \mips_core|PC_add_1[2]~4_combout  = (\mips_core|PC [2] & (\mips_core|PC_add_1[1]~3  $ (GND))) # (!\mips_core|PC [2] & (!\mips_core|PC_add_1[1]~3  & VCC))
// \mips_core|PC_add_1[2]~5  = CARRY((\mips_core|PC [2] & !\mips_core|PC_add_1[1]~3 ))

	.dataa(gnd),
	.datab(\mips_core|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[1]~3 ),
	.combout(\mips_core|PC_add_1[2]~4_combout ),
	.cout(\mips_core|PC_add_1[2]~5 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[2]~4 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \mips_core|PC_add_1[3]~6 (
// Equation(s):
// \mips_core|PC_add_1[3]~6_combout  = (\mips_core|PC [3] & (!\mips_core|PC_add_1[2]~5 )) # (!\mips_core|PC [3] & ((\mips_core|PC_add_1[2]~5 ) # (GND)))
// \mips_core|PC_add_1[3]~7  = CARRY((!\mips_core|PC_add_1[2]~5 ) # (!\mips_core|PC [3]))

	.dataa(\mips_core|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[2]~5 ),
	.combout(\mips_core|PC_add_1[3]~6_combout ),
	.cout(\mips_core|PC_add_1[3]~7 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[3]~6 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \mips_core|PC_add_1[4]~8 (
// Equation(s):
// \mips_core|PC_add_1[4]~8_combout  = (\mips_core|PC [4] & (\mips_core|PC_add_1[3]~7  $ (GND))) # (!\mips_core|PC [4] & (!\mips_core|PC_add_1[3]~7  & VCC))
// \mips_core|PC_add_1[4]~9  = CARRY((\mips_core|PC [4] & !\mips_core|PC_add_1[3]~7 ))

	.dataa(\mips_core|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[3]~7 ),
	.combout(\mips_core|PC_add_1[4]~8_combout ),
	.cout(\mips_core|PC_add_1[4]~9 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[4]~8 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \mips_core|PC_add_1[5]~10 (
// Equation(s):
// \mips_core|PC_add_1[5]~10_combout  = (\mips_core|PC [5] & (!\mips_core|PC_add_1[4]~9 )) # (!\mips_core|PC [5] & ((\mips_core|PC_add_1[4]~9 ) # (GND)))
// \mips_core|PC_add_1[5]~11  = CARRY((!\mips_core|PC_add_1[4]~9 ) # (!\mips_core|PC [5]))

	.dataa(gnd),
	.datab(\mips_core|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[4]~9 ),
	.combout(\mips_core|PC_add_1[5]~10_combout ),
	.cout(\mips_core|PC_add_1[5]~11 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[5]~10 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \mips_core|PC_add_1[6]~12 (
// Equation(s):
// \mips_core|PC_add_1[6]~12_combout  = (\mips_core|PC [6] & (\mips_core|PC_add_1[5]~11  $ (GND))) # (!\mips_core|PC [6] & (!\mips_core|PC_add_1[5]~11  & VCC))
// \mips_core|PC_add_1[6]~13  = CARRY((\mips_core|PC [6] & !\mips_core|PC_add_1[5]~11 ))

	.dataa(gnd),
	.datab(\mips_core|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[5]~11 ),
	.combout(\mips_core|PC_add_1[6]~12_combout ),
	.cout(\mips_core|PC_add_1[6]~13 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[6]~12 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\mips_core|PC [7],\mips_core|PC [6],\mips_core|PC [5],\mips_core|PC [4],\mips_core|PC [3],\mips_core|PC [2],\mips_core|PC [1],\mips_core|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ALTSYNCRAM";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000003000000002000000002000000000000000002000000000000000000000000002000000000000000010000000001000000000000000000000000001000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \mips_core|ALU_CU|JR~0 (
// Equation(s):
// \mips_core|ALU_CU|JR~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|JR~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|JR~0 .lut_mask = 16'h0002;
defparam \mips_core|ALU_CU|JR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \mips_core|CU|ALUOp[1]~0 (
// Equation(s):
// \mips_core|CU|ALUOp[1]~0_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\mips_core|CU|ALUOp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|ALUOp[1]~0 .lut_mask = 16'h0001;
defparam \mips_core|CU|ALUOp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \mips_core|CU|ALUOp[1]~1 (
// Equation(s):
// \mips_core|CU|ALUOp[1]~1_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  & (!\Reset~input_o  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & \mips_core|CU|ALUOp[1]~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\Reset~input_o ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\mips_core|CU|ALUOp[1]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|CU|ALUOp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|ALUOp[1]~1 .lut_mask = 16'h0100;
defparam \mips_core|CU|ALUOp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \mips_core|ALU_CU|JR~1 (
// Equation(s):
// \mips_core|ALU_CU|JR~1_combout  = (\mips_core|ALU_CU|JR~0_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & \mips_core|CU|ALUOp[1]~1_combout )))

	.dataa(\mips_core|ALU_CU|JR~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\mips_core|CU|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|JR~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|JR~1 .lut_mask = 16'h0200;
defparam \mips_core|ALU_CU|JR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \mips_core|CU|Jump~1 (
// Equation(s):
// \mips_core|CU|Jump~1_combout  = (\mips_core|CU|Jump~0_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips_core|CU|Jump~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|Jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|Jump~1 .lut_mask = 16'h0002;
defparam \mips_core|CU|Jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \mips_core|PC[4]~7 (
// Equation(s):
// \mips_core|PC[4]~7_combout  = \mips_core|ALU_CU|JR~1_combout  $ (\mips_core|CU|Jump~1_combout )

	.dataa(\mips_core|ALU_CU|JR~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|CU|Jump~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[4]~7 .lut_mask = 16'h55AA;
defparam \mips_core|PC[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux31~13 (
// Equation(s):
// \mips_core|RF|Mux31~13_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~13 .lut_mask = 16'h0F00;
defparam \mips_core|RF|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \mips_core|ALU_CU|WideOr1~0 (
// Equation(s):
// \mips_core|ALU_CU|WideOr1~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|WideOr1~0 .lut_mask = 16'hFFCE;
defparam \mips_core|ALU_CU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[1]~2 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[1]~2_combout  = ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & (!\mips_core|ALU_CU|WideOr1~0_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ))) # (!\mips_core|CU|ALUOp[1]~1_combout 
// )

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|CU|ALUOp[1]~1_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[1]~2 .lut_mask = 16'h3733;
defparam \mips_core|ALU_CU|ALUControl[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl~3 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  & 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl~3 .lut_mask = 16'h0420;
defparam \mips_core|ALU_CU|ALUControl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[0]~4 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[0]~4_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & (\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|ALU_CU|ALUControl~3_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|CU|ALUOp[1]~1_combout ),
	.datac(\mips_core|ALU_CU|ALUControl~3_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[0]~4 .lut_mask = 16'h4000;
defparam \mips_core|ALU_CU|ALUControl[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \mips_core|CU|WideOr0~0 (
// Equation(s):
// \mips_core|CU|WideOr0~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr0~0 .lut_mask = 16'h8180;
defparam \mips_core|CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \mips_core|CU|WideOr0~1 (
// Equation(s):
// \mips_core|CU|WideOr0~1_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & (\mips_core|CU|WideOr0~0_combout  & (!\Reset~input_o  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\mips_core|CU|WideOr0~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr0~1 .lut_mask = 16'h0004;
defparam \mips_core|CU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \mips_core|ALU_CU|WideOr0~0 (
// Equation(s):
// \mips_core|ALU_CU|WideOr0~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|WideOr0~0 .lut_mask = 16'h0822;
defparam \mips_core|ALU_CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \mips_core|CU|ALUOp[0]~2 (
// Equation(s):
// \mips_core|CU|ALUOp[0]~2_combout  = (!\Reset~input_o  & (\mips_core|CU|ALUOp[1]~0_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\Reset~input_o ),
	.datab(\mips_core|CU|ALUOp[1]~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\mips_core|CU|ALUOp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|ALUOp[0]~2 .lut_mask = 16'h0400;
defparam \mips_core|CU|ALUOp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \mips_core|ALU_CU|WideOr1~1 (
// Equation(s):
// \mips_core|ALU_CU|WideOr1~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|WideOr1~1 .lut_mask = 16'h00F0;
defparam \mips_core|ALU_CU|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \mips_core|ALU_CU|Selector0~0 (
// Equation(s):
// \mips_core|ALU_CU|Selector0~0_combout  = (\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|ALU_CU|WideOr0~0_combout  & ((\mips_core|ALU_CU|WideOr1~1_combout )))) # (!\mips_core|CU|ALUOp[1]~1_combout  & (((\mips_core|CU|ALUOp[0]~2_combout ))))

	.dataa(\mips_core|CU|ALUOp[1]~1_combout ),
	.datab(\mips_core|ALU_CU|WideOr0~0_combout ),
	.datac(\mips_core|CU|ALUOp[0]~2_combout ),
	.datad(\mips_core|ALU_CU|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|Selector0~0 .lut_mask = 16'hD850;
defparam \mips_core|ALU_CU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \mips_core|ALU|alu0|B_in~0 (
// Equation(s):
// \mips_core|ALU|alu0|B_in~0_combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (((\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\mips_core|CU|WideOr0~1_combout  & 
// (\mips_core|RF|Mux63~24_combout ))))

	.dataa(\mips_core|RF|Mux63~24_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|B_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|B_in~0 .lut_mask = 16'h35CA;
defparam \mips_core|ALU|alu0|B_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \mips_core|WriteData_in[0]~0 (
// Equation(s):
// \mips_core|WriteData_in[0]~0_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|alu0|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[0]~0 .lut_mask = 16'hDD88;
defparam \mips_core|WriteData_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \mips_core|RF|registers[14][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \mips_core|WriteRegister_in[0]~2 (
// Equation(s):
// \mips_core|WriteRegister_in[0]~2_combout  = (\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 )) # (!\mips_core|CU|ALUOp[1]~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\mips_core|CU|ALUOp[1]~1_combout ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|WriteRegister_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteRegister_in[0]~2 .lut_mask = 16'hBB88;
defparam \mips_core|WriteRegister_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \mips_core|WriteRegister_in[1]~0 (
// Equation(s):
// \mips_core|WriteRegister_in[1]~0_combout  = (\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 )) # (!\mips_core|CU|ALUOp[1]~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(gnd),
	.datab(\mips_core|CU|ALUOp[1]~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|WriteRegister_in[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteRegister_in[1]~0 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteRegister_in[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \mips_core|WriteRegister_in[2]~3 (
// Equation(s):
// \mips_core|WriteRegister_in[2]~3_combout  = (\mips_core|CU|ALUOp[1]~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ))) # (!\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(\mips_core|CU|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteRegister_in[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteRegister_in[2]~3 .lut_mask = 16'hCCAA;
defparam \mips_core|WriteRegister_in[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \mips_core|WriteRegister_in[3]~1 (
// Equation(s):
// \mips_core|WriteRegister_in[3]~1_combout  = (\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 )) # (!\mips_core|CU|ALUOp[1]~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\mips_core|CU|ALUOp[1]~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|WriteRegister_in[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteRegister_in[3]~1 .lut_mask = 16'hDD88;
defparam \mips_core|WriteRegister_in[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \mips_core|CU|WideOr1~0 (
// Equation(s):
// \mips_core|CU|WideOr1~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 )) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ) # 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr1~0 .lut_mask = 16'hFE7E;
defparam \mips_core|CU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \mips_core|CU|WideOr1~1 (
// Equation(s):
// \mips_core|CU|WideOr1~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ) # ((\Reset~input_o ) # ((\mips_core|CU|WideOr1~0_combout ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\Reset~input_o ),
	.datac(\mips_core|CU|WideOr1~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \mips_core|CU|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Decoder0~23 (
// Equation(s):
// \mips_core|RF|Decoder0~23_combout  = (!\mips_core|CU|WideOr1~1_combout  & ((\mips_core|CU|ALUOp[1]~1_combout  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|ALUOp[1]~1_combout  & 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ))))

	.dataa(\mips_core|CU|ALUOp[1]~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|CU|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~23 .lut_mask = 16'h001B;
defparam \mips_core|RF|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Decoder0~36 (
// Equation(s):
// \mips_core|RF|Decoder0~36_combout  = (\mips_core|WriteRegister_in[2]~3_combout  & (\mips_core|WriteRegister_in[3]~1_combout  & \mips_core|RF|Decoder0~23_combout ))

	.dataa(\mips_core|WriteRegister_in[2]~3_combout ),
	.datab(gnd),
	.datac(\mips_core|WriteRegister_in[3]~1_combout ),
	.datad(\mips_core|RF|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~36 .lut_mask = 16'hA000;
defparam \mips_core|RF|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Decoder0~37 (
// Equation(s):
// \mips_core|RF|Decoder0~37_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~36_combout ))

	.dataa(gnd),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~37 .lut_mask = 16'h3000;
defparam \mips_core|RF|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \mips_core|RF|registers[14][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \mips_core|RF|registers[15][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Decoder0~40 (
// Equation(s):
// \mips_core|RF|Decoder0~40_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~36_combout ))

	.dataa(gnd),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~40 .lut_mask = 16'hC000;
defparam \mips_core|RF|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \mips_core|RF|registers[15][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \mips_core|RF|registers[12][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Decoder0~39 (
// Equation(s):
// \mips_core|RF|Decoder0~39_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~36_combout ))

	.dataa(gnd),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~39 .lut_mask = 16'h0300;
defparam \mips_core|RF|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \mips_core|RF|registers[12][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \mips_core|RF|Decoder0~38 (
// Equation(s):
// \mips_core|RF|Decoder0~38_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~36_combout ))

	.dataa(gnd),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~38 .lut_mask = 16'h0C00;
defparam \mips_core|RF|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \mips_core|RF|registers[13][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux31~22 (
// Equation(s):
// \mips_core|RF|Mux31~22_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[13][0]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][0]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[12][0]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[13][0]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~22 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux31~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux31~23 (
// Equation(s):
// \mips_core|RF|Mux31~23_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux31~22_combout  & ((\mips_core|RF|registers[15][0]~q ))) # (!\mips_core|RF|Mux31~22_combout  & (\mips_core|RF|registers[14][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux31~22_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][0]~q ),
	.datac(\mips_core|RF|registers[15][0]~q ),
	.datad(\mips_core|RF|Mux31~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~23 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux31~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux31~10 (
// Equation(s):
// \mips_core|RF|Mux31~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~10 .lut_mask = 16'hFAAA;
defparam \mips_core|RF|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \mips_core|RF|registers[2][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Decoder0~43 (
// Equation(s):
// \mips_core|RF|Decoder0~43_combout  = (\mips_core|RF|Decoder0~23_combout  & ((\mips_core|CU|ALUOp[1]~1_combout  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ))) # (!\mips_core|CU|ALUOp[1]~1_combout  & 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|Decoder0~23_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\mips_core|CU|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~43 .lut_mask = 16'h0C44;
defparam \mips_core|RF|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \mips_core|RF|Decoder0~28 (
// Equation(s):
// \mips_core|RF|Decoder0~28_combout  = (!\mips_core|WriteRegister_in[3]~1_combout  & (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[3]~1_combout ),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~28 .lut_mask = 16'h1000;
defparam \mips_core|RF|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \mips_core|RF|registers[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \mips_core|RF|registers[3][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \mips_core|RF|Decoder0~29 (
// Equation(s):
// \mips_core|RF|Decoder0~29_combout  = (!\mips_core|WriteRegister_in[3]~1_combout  & (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[3]~1_combout ),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~29 .lut_mask = 16'h4000;
defparam \mips_core|RF|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \mips_core|RF|registers[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux31~18 (
// Equation(s):
// \mips_core|RF|Mux31~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~18 .lut_mask = 16'hFCCC;
defparam \mips_core|RF|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Decoder0~30 (
// Equation(s):
// \mips_core|RF|Decoder0~30_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[3]~1_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[3]~1_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~30 .lut_mask = 16'h0200;
defparam \mips_core|RF|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \mips_core|RF|registers[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux31~17 (
// Equation(s):
// \mips_core|RF|Mux31~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~17 .lut_mask = 16'hFF0C;
defparam \mips_core|RF|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Decoder0~31 (
// Equation(s):
// \mips_core|RF|Decoder0~31_combout  = (\mips_core|WriteRegister_in[2]~3_combout  & (!\mips_core|WriteRegister_in[3]~1_combout  & \mips_core|RF|Decoder0~23_combout ))

	.dataa(\mips_core|WriteRegister_in[2]~3_combout ),
	.datab(gnd),
	.datac(\mips_core|WriteRegister_in[3]~1_combout ),
	.datad(\mips_core|RF|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~31 .lut_mask = 16'h0A00;
defparam \mips_core|RF|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Decoder0~35 (
// Equation(s):
// \mips_core|RF|Decoder0~35_combout  = (\mips_core|RF|Decoder0~31_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|WriteRegister_in[0]~2_combout ))

	.dataa(\mips_core|RF|Decoder0~31_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(gnd),
	.datad(\mips_core|WriteRegister_in[0]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~35 .lut_mask = 16'h8800;
defparam \mips_core|RF|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \mips_core|RF|registers[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \mips_core|RF|registers[6][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Decoder0~32 (
// Equation(s):
// \mips_core|RF|Decoder0~32_combout  = (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~31_combout  & !\mips_core|WriteRegister_in[0]~2_combout ))

	.dataa(gnd),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~31_combout ),
	.datad(\mips_core|WriteRegister_in[0]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~32 .lut_mask = 16'h00C0;
defparam \mips_core|RF|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \mips_core|RF|registers[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Decoder0~34 (
// Equation(s):
// \mips_core|RF|Decoder0~34_combout  = (\mips_core|RF|Decoder0~31_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & !\mips_core|WriteRegister_in[0]~2_combout ))

	.dataa(\mips_core|RF|Decoder0~31_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(gnd),
	.datad(\mips_core|WriteRegister_in[0]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~34 .lut_mask = 16'h0022;
defparam \mips_core|RF|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \mips_core|RF|registers[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \mips_core|RF|registers[5][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Decoder0~33 (
// Equation(s):
// \mips_core|RF|Decoder0~33_combout  = (\mips_core|RF|Decoder0~31_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|WriteRegister_in[0]~2_combout ))

	.dataa(\mips_core|RF|Decoder0~31_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(gnd),
	.datad(\mips_core|WriteRegister_in[0]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~33 .lut_mask = 16'h2200;
defparam \mips_core|RF|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \mips_core|RF|registers[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux31~15 (
// Equation(s):
// \mips_core|RF|Mux31~15_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[5][0]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[4][0]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[4][0]~q ),
	.datab(\mips_core|RF|registers[5][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~15 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Mux31~16 (
// Equation(s):
// \mips_core|RF|Mux31~16_combout  = (\mips_core|RF|Mux31~15_combout  & ((\mips_core|RF|registers[7][0]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux31~15_combout  & (((\mips_core|RF|registers[6][0]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[7][0]~q ),
	.datab(\mips_core|RF|registers[6][0]~q ),
	.datac(\mips_core|RF|Mux31~15_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~16 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux31~19 (
// Equation(s):
// \mips_core|RF|Mux31~19_combout  = (\mips_core|RF|Mux31~18_combout  & (((\mips_core|RF|Mux31~16_combout ) # (!\mips_core|RF|Mux31~17_combout )))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][0]~q  & (\mips_core|RF|Mux31~17_combout )))

	.dataa(\mips_core|RF|Mux31~18_combout ),
	.datab(\mips_core|RF|registers[1][0]~q ),
	.datac(\mips_core|RF|Mux31~17_combout ),
	.datad(\mips_core|RF|Mux31~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~19 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Mux31~14 (
// Equation(s):
// \mips_core|RF|Mux31~14_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~14 .lut_mask = 16'h3030;
defparam \mips_core|RF|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Mux31~20 (
// Equation(s):
// \mips_core|RF|Mux31~20_combout  = (\mips_core|RF|Mux31~19_combout  & (((\mips_core|RF|registers[3][0]~q ) # (!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux31~19_combout  & (\mips_core|RF|registers[2][0]~q  & ((\mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|registers[2][0]~q ),
	.datab(\mips_core|RF|registers[3][0]~q ),
	.datac(\mips_core|RF|Mux31~19_combout ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~20 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \mips_core|RF|registers[11][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Decoder0~27 (
// Equation(s):
// \mips_core|RF|Decoder0~27_combout  = (\mips_core|WriteRegister_in[3]~1_combout  & (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[3]~1_combout ),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~27 .lut_mask = 16'h8000;
defparam \mips_core|RF|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \mips_core|RF|registers[11][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \mips_core|RF|registers[9][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Decoder0~24 (
// Equation(s):
// \mips_core|RF|Decoder0~24_combout  = (\mips_core|WriteRegister_in[3]~1_combout  & (\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[3]~1_combout ),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~24 .lut_mask = 16'h0800;
defparam \mips_core|RF|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \mips_core|RF|registers[9][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \mips_core|RF|registers[10][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Decoder0~25 (
// Equation(s):
// \mips_core|RF|Decoder0~25_combout  = (\mips_core|WriteRegister_in[3]~1_combout  & (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[3]~1_combout ),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~25 .lut_mask = 16'h2000;
defparam \mips_core|RF|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \mips_core|RF|registers[10][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \mips_core|RF|registers[8][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \mips_core|RF|Decoder0~26 (
// Equation(s):
// \mips_core|RF|Decoder0~26_combout  = (\mips_core|WriteRegister_in[3]~1_combout  & (!\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & \mips_core|RF|Decoder0~43_combout )))

	.dataa(\mips_core|WriteRegister_in[3]~1_combout ),
	.datab(\mips_core|WriteRegister_in[0]~2_combout ),
	.datac(\mips_core|WriteRegister_in[1]~0_combout ),
	.datad(\mips_core|RF|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~26 .lut_mask = 16'h0200;
defparam \mips_core|RF|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \mips_core|RF|registers[8][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux31~11 (
// Equation(s):
// \mips_core|RF|Mux31~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][0]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[8][0]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[10][0]~q ),
	.datab(\mips_core|RF|registers[8][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~11 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \mips_core|RF|Mux31~12 (
// Equation(s):
// \mips_core|RF|Mux31~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux31~11_combout  & (\mips_core|RF|registers[11][0]~q )) # (!\mips_core|RF|Mux31~11_combout  & ((\mips_core|RF|registers[9][0]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux31~11_combout ))))

	.dataa(\mips_core|RF|registers[11][0]~q ),
	.datab(\mips_core|RF|registers[9][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux31~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~12 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux31~21 (
// Equation(s):
// \mips_core|RF|Mux31~21_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout ) # ((\mips_core|RF|Mux31~12_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (!\mips_core|RF|Mux31~10_combout  & (\mips_core|RF|Mux31~20_combout )))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux31~20_combout ),
	.datad(\mips_core|RF|Mux31~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~21 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux31~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \mips_core|RF|registers[27][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[27][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[27][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Decoder0~6 (
// Equation(s):
// \mips_core|RF|Decoder0~6_combout  = (!\mips_core|CU|WideOr1~1_combout  & ((\mips_core|CU|ALUOp[1]~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|ALUOp[1]~1_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ))))

	.dataa(\mips_core|CU|ALUOp[1]~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|CU|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~6 .lut_mask = 16'h00E4;
defparam \mips_core|RF|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Decoder0~41 (
// Equation(s):
// \mips_core|RF|Decoder0~41_combout  = (\mips_core|RF|Decoder0~6_combout  & ((\mips_core|CU|ALUOp[1]~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 )) # (!\mips_core|CU|ALUOp[1]~1_combout  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))))

	.dataa(\mips_core|CU|ALUOp[1]~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\mips_core|RF|Decoder0~6_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~41 .lut_mask = 16'hD080;
defparam \mips_core|RF|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Decoder0~19 (
// Equation(s):
// \mips_core|RF|Decoder0~19_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & !\mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~41_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~19 .lut_mask = 16'h0080;
defparam \mips_core|RF|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \mips_core|RF|registers[27][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \mips_core|RF|registers[31][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[31][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[31][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[31][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[31][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Decoder0~22 (
// Equation(s):
// \mips_core|RF|Decoder0~22_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~41_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~22 .lut_mask = 16'h8000;
defparam \mips_core|RF|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \mips_core|RF|registers[31][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[31][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \mips_core|RF|registers[19][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[19][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[19][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[19][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[19][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Decoder0~42 (
// Equation(s):
// \mips_core|RF|Decoder0~42_combout  = (\mips_core|RF|Decoder0~6_combout  & ((\mips_core|CU|ALUOp[1]~1_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 )) # (!\mips_core|CU|ALUOp[1]~1_combout  & 
// ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))))

	.dataa(\mips_core|CU|ALUOp[1]~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\mips_core|RF|Decoder0~6_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~42 .lut_mask = 16'h2070;
defparam \mips_core|RF|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Decoder0~21 (
// Equation(s):
// \mips_core|RF|Decoder0~21_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~42_combout  & !\mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~42_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~21 .lut_mask = 16'h0080;
defparam \mips_core|RF|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \mips_core|RF|registers[19][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \mips_core|RF|registers[23][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[23][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[23][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Decoder0~20 (
// Equation(s):
// \mips_core|RF|Decoder0~20_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~42_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~42_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~20 .lut_mask = 16'h8000;
defparam \mips_core|RF|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \mips_core|RF|registers[23][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux31~7 (
// Equation(s):
// \mips_core|RF|Mux31~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][0]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][0]~q ))))

	.dataa(\mips_core|RF|registers[19][0]~q ),
	.datab(\mips_core|RF|registers[23][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~7 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \mips_core|RF|Mux31~8 (
// Equation(s):
// \mips_core|RF|Mux31~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux31~7_combout  & ((\mips_core|RF|registers[31][0]~q ))) # (!\mips_core|RF|Mux31~7_combout  & (\mips_core|RF|registers[27][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux31~7_combout ))))

	.dataa(\mips_core|RF|registers[27][0]~q ),
	.datab(\mips_core|RF|registers[31][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|Mux31~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~8 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Decoder0~7 (
// Equation(s):
// \mips_core|RF|Decoder0~7_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & !\mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~41_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~7 .lut_mask = 16'h0040;
defparam \mips_core|RF|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \mips_core|RF|registers[26][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Decoder0~10 (
// Equation(s):
// \mips_core|RF|Decoder0~10_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~41_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~10 .lut_mask = 16'h4000;
defparam \mips_core|RF|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \mips_core|RF|registers[30][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \mips_core|RF|registers[18][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Decoder0~9 (
// Equation(s):
// \mips_core|RF|Decoder0~9_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~42_combout  & !\mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~42_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~9 .lut_mask = 16'h0040;
defparam \mips_core|RF|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \mips_core|RF|registers[18][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \mips_core|RF|registers[22][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[22][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[22][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Decoder0~8 (
// Equation(s):
// \mips_core|RF|Decoder0~8_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~42_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~42_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~8 .lut_mask = 16'h4000;
defparam \mips_core|RF|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \mips_core|RF|registers[22][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \mips_core|RF|Mux31~0 (
// Equation(s):
// \mips_core|RF|Mux31~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][0]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][0]~q ))))

	.dataa(\mips_core|RF|registers[18][0]~q ),
	.datab(\mips_core|RF|registers[22][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~0 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Mux31~1 (
// Equation(s):
// \mips_core|RF|Mux31~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux31~0_combout  & ((\mips_core|RF|registers[30][0]~q ))) # (!\mips_core|RF|Mux31~0_combout  & (\mips_core|RF|registers[26][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux31~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[26][0]~q ),
	.datac(\mips_core|RF|registers[30][0]~q ),
	.datad(\mips_core|RF|Mux31~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \mips_core|RF|registers[21][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[21][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[21][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Decoder0~11 (
// Equation(s):
// \mips_core|RF|Decoder0~11_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|RF|Decoder0~42_combout  & (\mips_core|WriteRegister_in[2]~3_combout  & !\mips_core|WriteRegister_in[1]~0_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|RF|Decoder0~42_combout ),
	.datac(\mips_core|WriteRegister_in[2]~3_combout ),
	.datad(\mips_core|WriteRegister_in[1]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~11 .lut_mask = 16'h0080;
defparam \mips_core|RF|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \mips_core|RF|registers[21][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Decoder0~14 (
// Equation(s):
// \mips_core|RF|Decoder0~14_combout  = (!\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & (\mips_core|WriteRegister_in[0]~2_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[1]~0_combout ),
	.datab(\mips_core|RF|Decoder0~41_combout ),
	.datac(\mips_core|WriteRegister_in[0]~2_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~14 .lut_mask = 16'h4000;
defparam \mips_core|RF|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \mips_core|RF|registers[29][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \mips_core|RF|Decoder0~13 (
// Equation(s):
// \mips_core|RF|Decoder0~13_combout  = (\mips_core|WriteRegister_in[0]~2_combout  & (\mips_core|RF|Decoder0~42_combout  & (!\mips_core|WriteRegister_in[2]~3_combout  & !\mips_core|WriteRegister_in[1]~0_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|RF|Decoder0~42_combout ),
	.datac(\mips_core|WriteRegister_in[2]~3_combout ),
	.datad(\mips_core|WriteRegister_in[1]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~13 .lut_mask = 16'h0008;
defparam \mips_core|RF|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \mips_core|RF|registers[17][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \mips_core|RF|registers[25][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[25][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[25][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Decoder0~12 (
// Equation(s):
// \mips_core|RF|Decoder0~12_combout  = (\mips_core|RF|Decoder0~41_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & (!\mips_core|WriteRegister_in[2]~3_combout  & \mips_core|WriteRegister_in[0]~2_combout )))

	.dataa(\mips_core|RF|Decoder0~41_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|WriteRegister_in[2]~3_combout ),
	.datad(\mips_core|WriteRegister_in[0]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~12 .lut_mask = 16'h0200;
defparam \mips_core|RF|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \mips_core|RF|registers[25][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux31~2 (
// Equation(s):
// \mips_core|RF|Mux31~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][0]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[17][0]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[17][0]~q ),
	.datac(\mips_core|RF|registers[25][0]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Mux31~3 (
// Equation(s):
// \mips_core|RF|Mux31~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux31~2_combout  & ((\mips_core|RF|registers[29][0]~q ))) # (!\mips_core|RF|Mux31~2_combout  & (\mips_core|RF|registers[21][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux31~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[21][0]~q ),
	.datac(\mips_core|RF|registers[29][0]~q ),
	.datad(\mips_core|RF|Mux31~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~3 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \mips_core|RF|registers[24][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Decoder0~15 (
// Equation(s):
// \mips_core|RF|Decoder0~15_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & !\mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~41_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~15 .lut_mask = 16'h0010;
defparam \mips_core|RF|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \mips_core|RF|registers[24][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \mips_core|RF|registers[28][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[28][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[28][0]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \mips_core|RF|Decoder0~18 (
// Equation(s):
// \mips_core|RF|Decoder0~18_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~41_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~41_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~18 .lut_mask = 16'h1000;
defparam \mips_core|RF|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \mips_core|RF|registers[28][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \mips_core|RF|registers[16][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[16][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[16][0]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Decoder0~17 (
// Equation(s):
// \mips_core|RF|Decoder0~17_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~42_combout  & !\mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~42_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~17 .lut_mask = 16'h0010;
defparam \mips_core|RF|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \mips_core|RF|registers[16][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \mips_core|RF|registers[20][0]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][0]~feeder_combout  = \mips_core|WriteData_in[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][0]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \mips_core|RF|Decoder0~16 (
// Equation(s):
// \mips_core|RF|Decoder0~16_combout  = (!\mips_core|WriteRegister_in[0]~2_combout  & (!\mips_core|WriteRegister_in[1]~0_combout  & (\mips_core|RF|Decoder0~42_combout  & \mips_core|WriteRegister_in[2]~3_combout )))

	.dataa(\mips_core|WriteRegister_in[0]~2_combout ),
	.datab(\mips_core|WriteRegister_in[1]~0_combout ),
	.datac(\mips_core|RF|Decoder0~42_combout ),
	.datad(\mips_core|WriteRegister_in[2]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Decoder0~16 .lut_mask = 16'h1000;
defparam \mips_core|RF|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \mips_core|RF|registers[20][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \mips_core|RF|Mux31~4 (
// Equation(s):
// \mips_core|RF|Mux31~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[20][0]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[16][0]~q ))))

	.dataa(\mips_core|RF|registers[16][0]~q ),
	.datab(\mips_core|RF|registers[20][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~4 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux31~5 (
// Equation(s):
// \mips_core|RF|Mux31~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux31~4_combout  & ((\mips_core|RF|registers[28][0]~q ))) # (!\mips_core|RF|Mux31~4_combout  & (\mips_core|RF|registers[24][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux31~4_combout ))))

	.dataa(\mips_core|RF|registers[24][0]~q ),
	.datab(\mips_core|RF|registers[28][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|Mux31~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~5 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux31~6 (
// Equation(s):
// \mips_core|RF|Mux31~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux31~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux31~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux31~3_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux31~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~6 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Mux31~9 (
// Equation(s):
// \mips_core|RF|Mux31~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux31~6_combout  & (\mips_core|RF|Mux31~8_combout )) # (!\mips_core|RF|Mux31~6_combout  & ((\mips_core|RF|Mux31~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux31~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux31~8_combout ),
	.datac(\mips_core|RF|Mux31~1_combout ),
	.datad(\mips_core|RF|Mux31~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~9 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux31~24 (
// Equation(s):
// \mips_core|RF|Mux31~24_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~21_combout  & (\mips_core|RF|Mux31~23_combout )) # (!\mips_core|RF|Mux31~21_combout  & ((\mips_core|RF|Mux31~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux31~21_combout ))))

	.dataa(\mips_core|RF|Mux31~23_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux31~21_combout ),
	.datad(\mips_core|RF|Mux31~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~24 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux31~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[3]~0 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[3]~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[3]~0 .lut_mask = 16'h0800;
defparam \mips_core|ALU_CU|ALUControl[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[3]~1 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[3]~1_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & (\mips_core|CU|ALUOp[1]~1_combout  & \mips_core|ALU_CU|ALUControl[3]~0_combout 
// )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mips_core|CU|ALUOp[1]~1_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[3]~1 .lut_mask = 16'h4000;
defparam \mips_core|ALU_CU|ALUControl[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \mips_core|ALU|alu0|A_in~0 (
// Equation(s):
// \mips_core|ALU|alu0|A_in~0_combout  = \mips_core|RF|Mux31~24_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(gnd),
	.datab(\mips_core|RF|Mux31~24_combout ),
	.datac(gnd),
	.datad(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|alu0|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \mips_core|ALU|alu0|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|alu0|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU_CU|ALUControl[1]~2_combout ) # ((\mips_core|ALU|alu0|B_in~0_combout ) # (\mips_core|ALU|alu0|A_in~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|alu0|B_in~0_combout  & \mips_core|ALU|alu0|A_in~0_combout )))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|alu0|B_in~0_combout ),
	.datad(\mips_core|ALU|alu0|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|opMUX|Out~0 .lut_mask = 16'hBAA8;
defparam \mips_core|ALU|alu0|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \mips_core|ALU_in2[0]~0 (
// Equation(s):
// \mips_core|ALU_in2[0]~0_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux63~24_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux63~24_combout ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[0]~0 .lut_mask = 16'hAAF0;
defparam \mips_core|ALU_in2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \mips_core|ALU|alu0|adder|Sum~4 (
// Equation(s):
// \mips_core|ALU|alu0|adder|Sum~4_combout  = \mips_core|ALU_in2[0]~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux31~24_combout ))

	.dataa(\mips_core|ALU_in2[0]~0_combout ),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux31~24_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|adder|Sum~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|adder|Sum~4 .lut_mask = 16'hA55A;
defparam \mips_core|ALU|alu0|adder|Sum~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  = ((!\mips_core|ALU_CU|WideOr1~0_combout  & (\mips_core|ALU_CU|WideOr1~1_combout  & !\mips_core|ALU_CU|ALUControl~3_combout ))) # (!\mips_core|CU|ALUOp[1]~1_combout )

	.dataa(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datab(\mips_core|ALU_CU|WideOr1~1_combout ),
	.datac(\mips_core|ALU_CU|ALUControl~3_combout ),
	.datad(\mips_core|CU|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0 .lut_mask = 16'h04FF;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \mips_core|RF|registers[10][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \mips_core|RF|registers[10][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \mips_core|RF|registers[11][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \mips_core|RF|registers[8][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \mips_core|RF|registers[8][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \mips_core|RF|registers[9][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux62~2 (
// Equation(s):
// \mips_core|RF|Mux62~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][1]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][1]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][1]~q ),
	.datab(\mips_core|RF|registers[9][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~2 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \mips_core|RF|Mux62~3 (
// Equation(s):
// \mips_core|RF|Mux62~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux62~2_combout  & ((\mips_core|RF|registers[11][1]~q ))) # (!\mips_core|RF|Mux62~2_combout  & (\mips_core|RF|registers[10][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux62~2_combout ))))

	.dataa(\mips_core|RF|registers[10][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[11][1]~q ),
	.datad(\mips_core|RF|Mux62~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux63~13 (
// Equation(s):
// \mips_core|RF|Mux63~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~13 .lut_mask = 16'h00F0;
defparam \mips_core|RF|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \mips_core|RF|registers[15][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \mips_core|RF|registers[12][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \mips_core|RF|registers[12][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \mips_core|RF|registers[14][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \mips_core|RF|registers[14][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \mips_core|RF|Mux62~0 (
// Equation(s):
// \mips_core|RF|Mux62~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][1]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][1]~q ))))

	.dataa(\mips_core|RF|registers[12][1]~q ),
	.datab(\mips_core|RF|registers[14][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~0 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \mips_core|RF|Mux62~1 (
// Equation(s):
// \mips_core|RF|Mux62~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux62~0_combout  & ((\mips_core|RF|registers[15][1]~q ))) # (!\mips_core|RF|Mux62~0_combout  & (\mips_core|RF|registers[13][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux62~0_combout ))))

	.dataa(\mips_core|RF|registers[13][1]~q ),
	.datab(\mips_core|RF|registers[15][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux62~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~1 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux63~10 (
// Equation(s):
// \mips_core|RF|Mux63~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~10 .lut_mask = 16'hFAF0;
defparam \mips_core|RF|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \mips_core|RF|registers[31][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \mips_core|RF|registers[27][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \mips_core|RF|registers[19][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[19][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[19][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[19][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[19][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \mips_core|RF|registers[19][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \mips_core|RF|registers[23][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \mips_core|RF|Mux62~11 (
// Equation(s):
// \mips_core|RF|Mux62~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][1]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][1]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[19][1]~q ),
	.datac(\mips_core|RF|registers[23][1]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~11 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Mux62~12 (
// Equation(s):
// \mips_core|RF|Mux62~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux62~11_combout  & (\mips_core|RF|registers[31][1]~q )) # (!\mips_core|RF|Mux62~11_combout  & ((\mips_core|RF|registers[27][1]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux62~11_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[31][1]~q ),
	.datac(\mips_core|RF|registers[27][1]~q ),
	.datad(\mips_core|RF|Mux62~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~12 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \mips_core|RF|registers[29][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[29][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[29][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \mips_core|RF|registers[29][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \mips_core|RF|registers[21][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[21][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \mips_core|RF|registers[21][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \mips_core|RF|registers[25][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[25][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[25][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \mips_core|RF|registers[25][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \mips_core|RF|registers[17][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[17][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[17][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[17][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[17][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \mips_core|RF|registers[17][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \mips_core|RF|Mux62~4 (
// Equation(s):
// \mips_core|RF|Mux62~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[25][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[17][1]~q )))))

	.dataa(\mips_core|RF|registers[25][1]~q ),
	.datab(\mips_core|RF|registers[17][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~4 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \mips_core|RF|Mux62~5 (
// Equation(s):
// \mips_core|RF|Mux62~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux62~4_combout  & (\mips_core|RF|registers[29][1]~q )) # (!\mips_core|RF|Mux62~4_combout  & ((\mips_core|RF|registers[21][1]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux62~4_combout ))))

	.dataa(\mips_core|RF|registers[29][1]~q ),
	.datab(\mips_core|RF|registers[21][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux62~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \mips_core|RF|registers[30][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \mips_core|RF|registers[30][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \mips_core|RF|registers[26][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \mips_core|RF|registers[18][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \mips_core|RF|registers[18][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \mips_core|RF|registers[22][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux62~6 (
// Equation(s):
// \mips_core|RF|Mux62~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[22][1]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][1]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[18][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[22][1]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~6 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux62~7 (
// Equation(s):
// \mips_core|RF|Mux62~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux62~6_combout  & (\mips_core|RF|registers[30][1]~q )) # (!\mips_core|RF|Mux62~6_combout  & ((\mips_core|RF|registers[26][1]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux62~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[30][1]~q ),
	.datac(\mips_core|RF|registers[26][1]~q ),
	.datad(\mips_core|RF|Mux62~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \mips_core|RF|registers[20][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \mips_core|RF|registers[20][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \mips_core|RF|registers[28][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[28][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[28][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \mips_core|RF|registers[28][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \mips_core|RF|registers[16][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[16][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[16][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \mips_core|RF|registers[16][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \mips_core|RF|registers[24][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \mips_core|RF|registers[24][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \mips_core|RF|Mux62~8 (
// Equation(s):
// \mips_core|RF|Mux62~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][1]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][1]~q ))))

	.dataa(\mips_core|RF|registers[16][1]~q ),
	.datab(\mips_core|RF|registers[24][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~8 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux62~9 (
// Equation(s):
// \mips_core|RF|Mux62~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux62~8_combout  & ((\mips_core|RF|registers[28][1]~q ))) # (!\mips_core|RF|Mux62~8_combout  & (\mips_core|RF|registers[20][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux62~8_combout ))))

	.dataa(\mips_core|RF|registers[20][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[28][1]~q ),
	.datad(\mips_core|RF|Mux62~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux62~10 (
// Equation(s):
// \mips_core|RF|Mux62~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|Mux62~7_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux62~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux62~7_combout ),
	.datad(\mips_core|RF|Mux62~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~10 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux62~13 (
// Equation(s):
// \mips_core|RF|Mux62~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux62~10_combout  & (\mips_core|RF|Mux62~12_combout )) # (!\mips_core|RF|Mux62~10_combout  & ((\mips_core|RF|Mux62~5_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux62~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux62~12_combout ),
	.datac(\mips_core|RF|Mux62~5_combout ),
	.datad(\mips_core|RF|Mux62~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~13 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux63~14 (
// Equation(s):
// \mips_core|RF|Mux63~14_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~14 .lut_mask = 16'h0F00;
defparam \mips_core|RF|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \mips_core|RF|registers[2][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \mips_core|RF|registers[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \mips_core|RF|registers[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \mips_core|RF|registers[1][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[1][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[1][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \mips_core|RF|registers[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux63~17 (
// Equation(s):
// \mips_core|RF|Mux63~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~17 .lut_mask = 16'hFF30;
defparam \mips_core|RF|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux63~18 (
// Equation(s):
// \mips_core|RF|Mux63~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~18 .lut_mask = 16'hFFC0;
defparam \mips_core|RF|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \mips_core|RF|registers[5][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \mips_core|RF|registers[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \mips_core|RF|registers[7][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[7][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[7][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \mips_core|RF|registers[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \mips_core|RF|registers[6][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \mips_core|RF|registers[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \mips_core|RF|registers[4][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \mips_core|RF|registers[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux62~14 (
// Equation(s):
// \mips_core|RF|Mux62~14_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[6][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[4][1]~q )))))

	.dataa(\mips_core|RF|registers[6][1]~q ),
	.datab(\mips_core|RF|registers[4][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~14 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux62~15 (
// Equation(s):
// \mips_core|RF|Mux62~15_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux62~14_combout  & ((\mips_core|RF|registers[7][1]~q ))) # (!\mips_core|RF|Mux62~14_combout  & (\mips_core|RF|registers[5][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux62~14_combout ))))

	.dataa(\mips_core|RF|registers[5][1]~q ),
	.datab(\mips_core|RF|registers[7][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux62~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~15 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux62~16 (
// Equation(s):
// \mips_core|RF|Mux62~16_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux62~15_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][1]~q )))) # (!\mips_core|RF|Mux63~17_combout  & 
// (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|registers[1][1]~q ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux62~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~16 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux62~17 (
// Equation(s):
// \mips_core|RF|Mux62~17_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux62~16_combout  & ((\mips_core|RF|registers[3][1]~q ))) # (!\mips_core|RF|Mux62~16_combout  & (\mips_core|RF|registers[2][1]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux62~16_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][1]~q ),
	.datac(\mips_core|RF|registers[3][1]~q ),
	.datad(\mips_core|RF|Mux62~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~17 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux62~18 (
// Equation(s):
// \mips_core|RF|Mux62~18_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout ) # ((\mips_core|RF|Mux62~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux62~17_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux62~13_combout ),
	.datad(\mips_core|RF|Mux62~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~18 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \mips_core|ALU_in2[1]~31 (
// Equation(s):
// \mips_core|ALU_in2[1]~31_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux62~18_combout  & ((\mips_core|RF|Mux62~1_combout ))) # (!\mips_core|RF|Mux62~18_combout  & (\mips_core|RF|Mux62~3_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux62~18_combout ))))

	.dataa(\mips_core|RF|Mux62~3_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux62~1_combout ),
	.datad(\mips_core|RF|Mux62~18_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[1]~31 .lut_mask = 16'hF388;
defparam \mips_core|ALU_in2[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \mips_core|ALU_in2[1]~32 (
// Equation(s):
// \mips_core|ALU_in2[1]~32_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|ALU_in2[1]~31_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|ALU_in2[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[1]~32 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \mips_core|ALU|alu0|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|alu0|adder|C_out~0_combout  = (\mips_core|ALU_in2[0]~0_combout  & (\mips_core|ALU_CU|ALUControl[3]~1_combout  $ (((\mips_core|RF|Mux31~24_combout ))))) # (!\mips_core|ALU_in2[0]~0_combout  & (((\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[0]~0_combout ),
	.datad(\mips_core|RF|Mux31~24_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|adder|C_out~0 .lut_mask = 16'h5CAC;
defparam \mips_core|ALU|alu0|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux30~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux30~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0_combout  = \mips_core|ALU_in2[1]~32_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|alu0|adder|C_out~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU_in2[1]~32_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|alu0|adder|C_out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0 .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ) # (\mips_core|ALU_in2[1]~32_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & (\mips_core|ALU_in2[1]~32_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[1]~32_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0_combout ))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2 .lut_mask = 16'hD5C0;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \mips_core|RF|registers[13][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \mips_core|RF|registers[15][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \mips_core|RF|registers[15][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \mips_core|RF|registers[14][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \mips_core|RF|registers[14][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \mips_core|RF|registers[12][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \mips_core|RF|registers[12][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux58~17 (
// Equation(s):
// \mips_core|RF|Mux58~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[14][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][5]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][5]~q ),
	.datad(\mips_core|RF|registers[12][5]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~17 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux58~18 (
// Equation(s):
// \mips_core|RF|Mux58~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux58~17_combout  & ((\mips_core|RF|registers[15][5]~q ))) # (!\mips_core|RF|Mux58~17_combout  & (\mips_core|RF|registers[13][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux58~17_combout ))))

	.dataa(\mips_core|RF|registers[13][5]~q ),
	.datab(\mips_core|RF|registers[15][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux58~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~18 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \mips_core|RF|registers[11][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \mips_core|RF|registers[11][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \mips_core|RF|registers[8][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \mips_core|RF|registers[8][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \mips_core|RF|registers[9][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \mips_core|RF|Mux58~0 (
// Equation(s):
// \mips_core|RF|Mux58~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][5]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][5]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \mips_core|RF|Mux58~1 (
// Equation(s):
// \mips_core|RF|Mux58~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux58~0_combout  & (\mips_core|RF|registers[11][5]~q )) # (!\mips_core|RF|Mux58~0_combout  & ((\mips_core|RF|registers[10][5]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux58~0_combout ))))

	.dataa(\mips_core|RF|registers[11][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][5]~q ),
	.datad(\mips_core|RF|Mux58~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \mips_core|RF|registers[2][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \mips_core|RF|registers[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \mips_core|RF|registers[3][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \mips_core|RF|registers[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \mips_core|RF|registers[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \mips_core|RF|registers[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \mips_core|RF|registers[5][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \mips_core|RF|registers[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \mips_core|RF|registers[6][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \mips_core|RF|registers[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \mips_core|RF|registers[4][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \mips_core|RF|registers[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \mips_core|RF|Mux58~12 (
// Equation(s):
// \mips_core|RF|Mux58~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[6][5]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[4][5]~q )))))

	.dataa(\mips_core|RF|registers[6][5]~q ),
	.datab(\mips_core|RF|registers[4][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~12 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux58~13 (
// Equation(s):
// \mips_core|RF|Mux58~13_combout  = (\mips_core|RF|Mux58~12_combout  & ((\mips_core|RF|registers[7][5]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux58~12_combout  & (((\mips_core|RF|registers[5][5]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[7][5]~q ),
	.datab(\mips_core|RF|registers[5][5]~q ),
	.datac(\mips_core|RF|Mux58~12_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~13 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \mips_core|RF|Mux58~14 (
// Equation(s):
// \mips_core|RF|Mux58~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux58~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][5]~q )))) # (!\mips_core|RF|Mux63~17_combout  & 
// (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|registers[1][5]~q ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux58~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~14 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux58~15 (
// Equation(s):
// \mips_core|RF|Mux58~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux58~14_combout  & ((\mips_core|RF|registers[3][5]~q ))) # (!\mips_core|RF|Mux58~14_combout  & (\mips_core|RF|registers[2][5]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux58~14_combout ))))

	.dataa(\mips_core|RF|registers[2][5]~q ),
	.datab(\mips_core|RF|registers[3][5]~q ),
	.datac(\mips_core|RF|Mux63~14_combout ),
	.datad(\mips_core|RF|Mux58~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~15 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \mips_core|RF|registers[31][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[31][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[31][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[31][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[31][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \mips_core|RF|registers[31][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[31][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \mips_core|RF|registers[27][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \mips_core|RF|registers[19][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[19][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[19][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[19][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[19][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \mips_core|RF|registers[19][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \mips_core|RF|registers[23][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux58~9 (
// Equation(s):
// \mips_core|RF|Mux58~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][5]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][5]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[19][5]~q ),
	.datac(\mips_core|RF|registers[23][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~9 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux58~10 (
// Equation(s):
// \mips_core|RF|Mux58~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux58~9_combout  & (\mips_core|RF|registers[31][5]~q )) # (!\mips_core|RF|Mux58~9_combout  & ((\mips_core|RF|registers[27][5]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux58~9_combout ))))

	.dataa(\mips_core|RF|registers[31][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[27][5]~q ),
	.datad(\mips_core|RF|Mux58~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~10 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \mips_core|RF|registers[29][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \mips_core|RF|registers[21][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \mips_core|RF|registers[17][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \mips_core|RF|registers[25][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux58~2 (
// Equation(s):
// \mips_core|RF|Mux58~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][5]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][5]~q ))))

	.dataa(\mips_core|RF|registers[17][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[25][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~2 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux58~3 (
// Equation(s):
// \mips_core|RF|Mux58~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux58~2_combout  & (\mips_core|RF|registers[29][5]~q )) # (!\mips_core|RF|Mux58~2_combout  & ((\mips_core|RF|registers[21][5]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux58~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][5]~q ),
	.datac(\mips_core|RF|registers[21][5]~q ),
	.datad(\mips_core|RF|Mux58~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \mips_core|RF|registers[28][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \mips_core|RF|registers[20][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \mips_core|RF|registers[20][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \mips_core|RF|registers[16][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \mips_core|RF|registers[24][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \mips_core|RF|registers[24][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux58~6 (
// Equation(s):
// \mips_core|RF|Mux58~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][5]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][5]~q ))))

	.dataa(\mips_core|RF|registers[16][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|registers[24][5]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~6 .lut_mask = 16'hF2C2;
defparam \mips_core|RF|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux58~7 (
// Equation(s):
// \mips_core|RF|Mux58~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux58~6_combout  & (\mips_core|RF|registers[28][5]~q )) # (!\mips_core|RF|Mux58~6_combout  & ((\mips_core|RF|registers[20][5]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux58~6_combout ))))

	.dataa(\mips_core|RF|registers[28][5]~q ),
	.datab(\mips_core|RF|registers[20][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux58~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~7 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \mips_core|RF|registers[26][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \mips_core|RF|registers[26][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \mips_core|RF|registers[30][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \mips_core|RF|registers[30][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \mips_core|RF|registers[22][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[22][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[5]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[22][5]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \mips_core|RF|registers[22][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \mips_core|RF|registers[18][5]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][5]~feeder_combout  = \mips_core|WriteData_in[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][5]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \mips_core|RF|registers[18][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \mips_core|RF|Mux58~4 (
// Equation(s):
// \mips_core|RF|Mux58~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][5]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[18][5]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[22][5]~q ),
	.datab(\mips_core|RF|registers[18][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~4 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \mips_core|RF|Mux58~5 (
// Equation(s):
// \mips_core|RF|Mux58~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux58~4_combout  & ((\mips_core|RF|registers[30][5]~q ))) # (!\mips_core|RF|Mux58~4_combout  & (\mips_core|RF|registers[26][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux58~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[26][5]~q ),
	.datac(\mips_core|RF|registers[30][5]~q ),
	.datad(\mips_core|RF|Mux58~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux58~8 (
// Equation(s):
// \mips_core|RF|Mux58~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux58~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux58~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux58~7_combout ),
	.datad(\mips_core|RF|Mux58~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~8 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux58~11 (
// Equation(s):
// \mips_core|RF|Mux58~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux58~8_combout  & (\mips_core|RF|Mux58~10_combout )) # (!\mips_core|RF|Mux58~8_combout  & ((\mips_core|RF|Mux58~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux58~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux58~10_combout ),
	.datac(\mips_core|RF|Mux58~3_combout ),
	.datad(\mips_core|RF|Mux58~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux58~16 (
// Equation(s):
// \mips_core|RF|Mux58~16_combout  = (\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux63~10_combout )) # (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux58~11_combout ))) # (!\mips_core|RF|Mux63~10_combout  & 
// (\mips_core|RF|Mux58~15_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux58~15_combout ),
	.datad(\mips_core|RF|Mux58~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux58~19 (
// Equation(s):
// \mips_core|RF|Mux58~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux58~16_combout  & (\mips_core|RF|Mux58~18_combout )) # (!\mips_core|RF|Mux58~16_combout  & ((\mips_core|RF|Mux58~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux58~16_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux58~18_combout ),
	.datac(\mips_core|RF|Mux58~1_combout ),
	.datad(\mips_core|RF|Mux58~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \mips_core|ALU_in2[5]~27 (
// Equation(s):
// \mips_core|ALU_in2[5]~27_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux58~19_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\mips_core|RF|Mux58~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[5]~27 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux26~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux26~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \mips_core|RF|registers[11][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \mips_core|RF|registers[9][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \mips_core|RF|registers[9][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \mips_core|RF|registers[8][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][4]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \mips_core|RF|registers[8][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \mips_core|RF|registers[10][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \mips_core|RF|Mux59~10 (
// Equation(s):
// \mips_core|RF|Mux59~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[10][4]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][4]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[8][4]~q ),
	.datac(\mips_core|RF|registers[10][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~10 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \mips_core|RF|Mux59~11 (
// Equation(s):
// \mips_core|RF|Mux59~11_combout  = (\mips_core|RF|Mux59~10_combout  & ((\mips_core|RF|registers[11][4]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux59~10_combout  & (((\mips_core|RF|registers[9][4]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[11][4]~q ),
	.datab(\mips_core|RF|registers[9][4]~q ),
	.datac(\mips_core|RF|Mux59~10_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~11 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \mips_core|RF|registers[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \mips_core|RF|registers[3][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \mips_core|RF|registers[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \mips_core|RF|registers[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \mips_core|RF|registers[6][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \mips_core|RF|registers[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \mips_core|RF|registers[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \mips_core|RF|registers[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \mips_core|RF|registers[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Mux59~12 (
// Equation(s):
// \mips_core|RF|Mux59~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][4]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][4]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][4]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Mux59~13 (
// Equation(s):
// \mips_core|RF|Mux59~13_combout  = (\mips_core|RF|Mux59~12_combout  & (((\mips_core|RF|registers[7][4]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux59~12_combout  & (\mips_core|RF|registers[6][4]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[6][4]~q ),
	.datab(\mips_core|RF|registers[7][4]~q ),
	.datac(\mips_core|RF|Mux59~12_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~13 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux59~14 (
// Equation(s):
// \mips_core|RF|Mux59~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux59~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][4]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|registers[1][4]~q ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux59~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~14 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux59~15 (
// Equation(s):
// \mips_core|RF|Mux59~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux59~14_combout  & ((\mips_core|RF|registers[3][4]~q ))) # (!\mips_core|RF|Mux59~14_combout  & (\mips_core|RF|registers[2][4]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux59~14_combout ))))

	.dataa(\mips_core|RF|registers[2][4]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][4]~q ),
	.datad(\mips_core|RF|Mux59~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux59~16 (
// Equation(s):
// \mips_core|RF|Mux59~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux59~11_combout )) # (!\mips_core|RF|Mux63~13_combout  & 
// ((\mips_core|RF|Mux59~15_combout )))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux59~11_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux59~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~16 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \mips_core|RF|registers[15][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \mips_core|RF|registers[15][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \mips_core|RF|registers[12][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][4]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \mips_core|RF|registers[12][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \mips_core|RF|registers[13][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux59~17 (
// Equation(s):
// \mips_core|RF|Mux59~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][4]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][4]~q ))))

	.dataa(\mips_core|RF|registers[12][4]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[13][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux59~18 (
// Equation(s):
// \mips_core|RF|Mux59~18_combout  = (\mips_core|RF|Mux59~17_combout  & ((\mips_core|RF|registers[15][4]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux59~17_combout  & (((\mips_core|RF|registers[14][4]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[15][4]~q ),
	.datab(\mips_core|RF|Mux59~17_combout ),
	.datac(\mips_core|RF|registers[14][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~18 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \mips_core|RF|registers[26][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \mips_core|RF|registers[26][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \mips_core|RF|registers[30][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \mips_core|RF|registers[30][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \mips_core|RF|registers[18][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \mips_core|RF|registers[18][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \mips_core|RF|registers[22][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[22][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[22][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \mips_core|RF|registers[22][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \mips_core|RF|Mux59~0 (
// Equation(s):
// \mips_core|RF|Mux59~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[22][4]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][4]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[18][4]~q ),
	.datab(\mips_core|RF|registers[22][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~0 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \mips_core|RF|Mux59~1 (
// Equation(s):
// \mips_core|RF|Mux59~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux59~0_combout  & ((\mips_core|RF|registers[30][4]~q ))) # (!\mips_core|RF|Mux59~0_combout  & (\mips_core|RF|registers[26][4]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux59~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[26][4]~q ),
	.datac(\mips_core|RF|registers[30][4]~q ),
	.datad(\mips_core|RF|Mux59~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \mips_core|RF|registers[31][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[31][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[31][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[31][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[31][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \mips_core|RF|registers[31][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \mips_core|RF|registers[27][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \mips_core|RF|registers[19][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[19][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[19][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[19][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[19][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \mips_core|RF|registers[19][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \mips_core|RF|registers[23][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux59~7 (
// Equation(s):
// \mips_core|RF|Mux59~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][4]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][4]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[19][4]~q ),
	.datac(\mips_core|RF|registers[23][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~7 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux59~8 (
// Equation(s):
// \mips_core|RF|Mux59~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux59~7_combout  & (\mips_core|RF|registers[31][4]~q )) # (!\mips_core|RF|Mux59~7_combout  & ((\mips_core|RF|registers[27][4]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux59~7_combout ))))

	.dataa(\mips_core|RF|registers[31][4]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[27][4]~q ),
	.datad(\mips_core|RF|Mux59~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~8 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \mips_core|RF|registers[28][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[28][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[28][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[28][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[28][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \mips_core|RF|registers[28][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \mips_core|RF|registers[20][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \mips_core|RF|registers[16][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[16][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[16][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[16][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[16][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \mips_core|RF|registers[16][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \mips_core|RF|registers[24][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux59~4 (
// Equation(s):
// \mips_core|RF|Mux59~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][4]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][4]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][4]~q ),
	.datac(\mips_core|RF|registers[24][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~4 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux59~5 (
// Equation(s):
// \mips_core|RF|Mux59~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux59~4_combout  & (\mips_core|RF|registers[28][4]~q )) # (!\mips_core|RF|Mux59~4_combout  & ((\mips_core|RF|registers[20][4]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux59~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][4]~q ),
	.datac(\mips_core|RF|registers[20][4]~q ),
	.datad(\mips_core|RF|Mux59~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \mips_core|RF|registers[17][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[17][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[17][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[17][4]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[17][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \mips_core|RF|registers[17][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \mips_core|RF|registers[25][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux59~2 (
// Equation(s):
// \mips_core|RF|Mux59~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][4]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][4]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][4]~q ),
	.datac(\mips_core|RF|registers[25][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \mips_core|RF|registers[21][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \mips_core|RF|registers[29][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[29][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[29][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[29][4]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[29][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \mips_core|RF|registers[29][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux59~3 (
// Equation(s):
// \mips_core|RF|Mux59~3_combout  = (\mips_core|RF|Mux59~2_combout  & (((\mips_core|RF|registers[29][4]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux59~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[21][4]~q )))

	.dataa(\mips_core|RF|Mux59~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][4]~q ),
	.datad(\mips_core|RF|registers[29][4]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~3 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux59~6 (
// Equation(s):
// \mips_core|RF|Mux59~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux59~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux59~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux59~5_combout ),
	.datad(\mips_core|RF|Mux59~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux59~9 (
// Equation(s):
// \mips_core|RF|Mux59~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux59~6_combout  & ((\mips_core|RF|Mux59~8_combout ))) # (!\mips_core|RF|Mux59~6_combout  & (\mips_core|RF|Mux59~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux59~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux59~1_combout ),
	.datac(\mips_core|RF|Mux59~8_combout ),
	.datad(\mips_core|RF|Mux59~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~9 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux59~19 (
// Equation(s):
// \mips_core|RF|Mux59~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux59~16_combout  & (\mips_core|RF|Mux59~18_combout )) # (!\mips_core|RF|Mux59~16_combout  & ((\mips_core|RF|Mux59~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (\mips_core|RF|Mux59~16_combout ))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux59~16_combout ),
	.datac(\mips_core|RF|Mux59~18_combout ),
	.datad(\mips_core|RF|Mux59~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~19 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \mips_core|ALU_in2[4]~28 (
// Equation(s):
// \mips_core|ALU_in2[4]~28_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux59~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux59~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[4]~28 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \mips_core|RF|registers[13][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \mips_core|RF|registers[13][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \mips_core|RF|registers[15][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[3]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][3]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \mips_core|RF|registers[15][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \mips_core|RF|registers[14][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \mips_core|RF|registers[14][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \mips_core|RF|registers[12][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \mips_core|RF|registers[12][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux28~17 (
// Equation(s):
// \mips_core|RF|Mux28~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[14][3]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[12][3]~q )))))

	.dataa(\mips_core|RF|registers[14][3]~q ),
	.datab(\mips_core|RF|registers[12][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~17 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux28~18 (
// Equation(s):
// \mips_core|RF|Mux28~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux28~17_combout  & ((\mips_core|RF|registers[15][3]~q ))) # (!\mips_core|RF|Mux28~17_combout  & (\mips_core|RF|registers[13][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux28~17_combout ))))

	.dataa(\mips_core|RF|registers[13][3]~q ),
	.datab(\mips_core|RF|registers[15][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux28~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~18 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \mips_core|RF|registers[10][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \mips_core|RF|registers[10][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \mips_core|RF|registers[8][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \mips_core|RF|registers[8][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \mips_core|RF|registers[9][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \mips_core|RF|registers[9][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux28~0 (
// Equation(s):
// \mips_core|RF|Mux28~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][3]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][3]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[8][3]~q ),
	.datac(\mips_core|RF|registers[9][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \mips_core|RF|Mux28~1 (
// Equation(s):
// \mips_core|RF|Mux28~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux28~0_combout  & (\mips_core|RF|registers[11][3]~q )) # (!\mips_core|RF|Mux28~0_combout  & ((\mips_core|RF|registers[10][3]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux28~0_combout ))))

	.dataa(\mips_core|RF|registers[11][3]~q ),
	.datab(\mips_core|RF|registers[10][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux28~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~1 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \mips_core|RF|registers[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \mips_core|RF|registers[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \mips_core|RF|registers[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \mips_core|RF|registers[5][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \mips_core|RF|registers[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \mips_core|RF|registers[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \mips_core|RF|registers[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \mips_core|RF|registers[4][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[3]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \mips_core|RF|registers[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux28~12 (
// Equation(s):
// \mips_core|RF|Mux28~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][3]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[4][3]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[6][3]~q ),
	.datab(\mips_core|RF|registers[4][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~12 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux28~13 (
// Equation(s):
// \mips_core|RF|Mux28~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux28~12_combout  & ((\mips_core|RF|registers[7][3]~q ))) # (!\mips_core|RF|Mux28~12_combout  & (\mips_core|RF|registers[5][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux28~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][3]~q ),
	.datac(\mips_core|RF|registers[7][3]~q ),
	.datad(\mips_core|RF|Mux28~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \mips_core|RF|Mux28~14 (
// Equation(s):
// \mips_core|RF|Mux28~14_combout  = (\mips_core|RF|Mux31~18_combout  & (((\mips_core|RF|Mux28~13_combout )) # (!\mips_core|RF|Mux31~17_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux31~17_combout  & (\mips_core|RF|registers[1][3]~q )))

	.dataa(\mips_core|RF|Mux31~18_combout ),
	.datab(\mips_core|RF|Mux31~17_combout ),
	.datac(\mips_core|RF|registers[1][3]~q ),
	.datad(\mips_core|RF|Mux28~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~14 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux28~15 (
// Equation(s):
// \mips_core|RF|Mux28~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux28~14_combout  & (\mips_core|RF|registers[3][3]~q )) # (!\mips_core|RF|Mux28~14_combout  & ((\mips_core|RF|registers[2][3]~q ))))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux28~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][3]~q ),
	.datac(\mips_core|RF|registers[2][3]~q ),
	.datad(\mips_core|RF|Mux28~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \mips_core|RF|registers[21][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \mips_core|RF|registers[29][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \mips_core|RF|registers[25][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \mips_core|RF|registers[17][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux28~2 (
// Equation(s):
// \mips_core|RF|Mux28~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][3]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][3]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux28~3 (
// Equation(s):
// \mips_core|RF|Mux28~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux28~2_combout  & ((\mips_core|RF|registers[29][3]~q ))) # (!\mips_core|RF|Mux28~2_combout  & (\mips_core|RF|registers[21][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux28~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[21][3]~q ),
	.datac(\mips_core|RF|registers[29][3]~q ),
	.datad(\mips_core|RF|Mux28~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~3 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \mips_core|RF|registers[27][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \mips_core|RF|registers[31][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \mips_core|RF|registers[23][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \mips_core|RF|registers[19][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \mips_core|RF|Mux28~9 (
// Equation(s):
// \mips_core|RF|Mux28~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][3]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][3]~q )))))

	.dataa(\mips_core|RF|registers[23][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \mips_core|RF|Mux28~10 (
// Equation(s):
// \mips_core|RF|Mux28~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux28~9_combout  & ((\mips_core|RF|registers[31][3]~q ))) # (!\mips_core|RF|Mux28~9_combout  & (\mips_core|RF|registers[27][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux28~9_combout ))))

	.dataa(\mips_core|RF|registers[27][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][3]~q ),
	.datad(\mips_core|RF|Mux28~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \mips_core|RF|registers[24][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[3]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][3]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[24][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \mips_core|RF|registers[24][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \mips_core|RF|registers[16][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux28~6 (
// Equation(s):
// \mips_core|RF|Mux28~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][3]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][3]~q )))))

	.dataa(\mips_core|RF|registers[24][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[16][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~6 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \mips_core|RF|registers[20][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \mips_core|RF|registers[28][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux28~7 (
// Equation(s):
// \mips_core|RF|Mux28~7_combout  = (\mips_core|RF|Mux28~6_combout  & (((\mips_core|RF|registers[28][3]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux28~6_combout  & (\mips_core|RF|registers[20][3]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux28~6_combout ),
	.datab(\mips_core|RF|registers[20][3]~q ),
	.datac(\mips_core|RF|registers[28][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~7 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \mips_core|RF|registers[26][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \mips_core|RF|registers[30][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \mips_core|RF|registers[18][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[3]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][3]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[18][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \mips_core|RF|registers[18][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \mips_core|RF|registers[22][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux28~4 (
// Equation(s):
// \mips_core|RF|Mux28~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][3]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][3]~q ))))

	.dataa(\mips_core|RF|registers[18][3]~q ),
	.datab(\mips_core|RF|registers[22][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~4 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux28~5 (
// Equation(s):
// \mips_core|RF|Mux28~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux28~4_combout  & ((\mips_core|RF|registers[30][3]~q ))) # (!\mips_core|RF|Mux28~4_combout  & (\mips_core|RF|registers[26][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux28~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[26][3]~q ),
	.datac(\mips_core|RF|registers[30][3]~q ),
	.datad(\mips_core|RF|Mux28~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux28~8 (
// Equation(s):
// \mips_core|RF|Mux28~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux28~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux28~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux28~7_combout ),
	.datad(\mips_core|RF|Mux28~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~8 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux28~11 (
// Equation(s):
// \mips_core|RF|Mux28~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux28~8_combout  & ((\mips_core|RF|Mux28~10_combout ))) # (!\mips_core|RF|Mux28~8_combout  & (\mips_core|RF|Mux28~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux28~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux28~3_combout ),
	.datac(\mips_core|RF|Mux28~10_combout ),
	.datad(\mips_core|RF|Mux28~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~11 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux28~16 (
// Equation(s):
// \mips_core|RF|Mux28~16_combout  = (\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux31~10_combout )) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux28~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux28~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux28~15_combout ),
	.datad(\mips_core|RF|Mux28~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Mux28~19 (
// Equation(s):
// \mips_core|RF|Mux28~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux28~16_combout  & (\mips_core|RF|Mux28~18_combout )) # (!\mips_core|RF|Mux28~16_combout  & ((\mips_core|RF|Mux28~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux28~16_combout ))))

	.dataa(\mips_core|RF|Mux28~18_combout ),
	.datab(\mips_core|RF|Mux28~1_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux28~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~19 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux28~19_combout )

	.dataa(gnd),
	.datab(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux28~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \mips_core|RF|registers[15][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \mips_core|RF|registers[12][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \mips_core|RF|registers[12][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \mips_core|RF|registers[13][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \mips_core|RF|Mux29~17 (
// Equation(s):
// \mips_core|RF|Mux29~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][2]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][2]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[12][2]~q ),
	.datac(\mips_core|RF|registers[13][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \mips_core|RF|Mux29~18 (
// Equation(s):
// \mips_core|RF|Mux29~18_combout  = (\mips_core|RF|Mux29~17_combout  & (((\mips_core|RF|registers[15][2]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux29~17_combout  & (\mips_core|RF|registers[14][2]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[14][2]~q ),
	.datab(\mips_core|RF|registers[15][2]~q ),
	.datac(\mips_core|RF|Mux29~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~18 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \mips_core|RF|registers[9][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \mips_core|RF|registers[11][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \mips_core|RF|registers[11][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \mips_core|RF|registers[10][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \mips_core|RF|registers[8][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \mips_core|RF|registers[8][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux29~10 (
// Equation(s):
// \mips_core|RF|Mux29~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[10][2]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[8][2]~q )))))

	.dataa(\mips_core|RF|registers[10][2]~q ),
	.datab(\mips_core|RF|registers[8][2]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~10 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Mux29~11 (
// Equation(s):
// \mips_core|RF|Mux29~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux29~10_combout  & ((\mips_core|RF|registers[11][2]~q ))) # (!\mips_core|RF|Mux29~10_combout  & (\mips_core|RF|registers[9][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux29~10_combout ))))

	.dataa(\mips_core|RF|registers[9][2]~q ),
	.datab(\mips_core|RF|registers[11][2]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux29~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~11 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \mips_core|RF|registers[3][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[2]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][2]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \mips_core|RF|registers[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \mips_core|RF|registers[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \mips_core|RF|registers[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \mips_core|RF|registers[6][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[2]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N11
dffeas \mips_core|RF|registers[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \mips_core|RF|registers[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N25
dffeas \mips_core|RF|registers[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N3
dffeas \mips_core|RF|registers[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \mips_core|RF|Mux29~12 (
// Equation(s):
// \mips_core|RF|Mux29~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][2]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][2]~q )))))

	.dataa(\mips_core|RF|registers[5][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[4][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~12 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux29~13 (
// Equation(s):
// \mips_core|RF|Mux29~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux29~12_combout  & ((\mips_core|RF|registers[7][2]~q ))) # (!\mips_core|RF|Mux29~12_combout  & (\mips_core|RF|registers[6][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux29~12_combout ))))

	.dataa(\mips_core|RF|registers[6][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[7][2]~q ),
	.datad(\mips_core|RF|Mux29~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Mux29~14 (
// Equation(s):
// \mips_core|RF|Mux29~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux29~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][2]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][2]~q ),
	.datad(\mips_core|RF|Mux29~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Mux29~15 (
// Equation(s):
// \mips_core|RF|Mux29~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux29~14_combout  & (\mips_core|RF|registers[3][2]~q )) # (!\mips_core|RF|Mux29~14_combout  & ((\mips_core|RF|registers[2][2]~q ))))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux29~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][2]~q ),
	.datac(\mips_core|RF|registers[2][2]~q ),
	.datad(\mips_core|RF|Mux29~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux29~16 (
// Equation(s):
// \mips_core|RF|Mux29~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout ) # ((\mips_core|RF|Mux29~11_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux29~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux29~11_combout ),
	.datad(\mips_core|RF|Mux29~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \mips_core|RF|registers[30][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \mips_core|RF|registers[30][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \mips_core|RF|registers[26][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \mips_core|RF|registers[22][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \mips_core|RF|registers[18][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux29~0 (
// Equation(s):
// \mips_core|RF|Mux29~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][2]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][2]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux29~1 (
// Equation(s):
// \mips_core|RF|Mux29~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux29~0_combout  & (\mips_core|RF|registers[30][2]~q )) # (!\mips_core|RF|Mux29~0_combout  & ((\mips_core|RF|registers[26][2]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux29~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[30][2]~q ),
	.datac(\mips_core|RF|registers[26][2]~q ),
	.datad(\mips_core|RF|Mux29~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \mips_core|RF|registers[27][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[27][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[27][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \mips_core|RF|registers[27][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \mips_core|RF|registers[31][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \mips_core|RF|registers[23][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[23][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[23][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \mips_core|RF|registers[23][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \mips_core|RF|registers[19][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux29~7 (
// Equation(s):
// \mips_core|RF|Mux29~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][2]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][2]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[23][2]~q ),
	.datac(\mips_core|RF|registers[19][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~7 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux29~8 (
// Equation(s):
// \mips_core|RF|Mux29~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux29~7_combout  & ((\mips_core|RF|registers[31][2]~q ))) # (!\mips_core|RF|Mux29~7_combout  & (\mips_core|RF|registers[27][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux29~7_combout ))))

	.dataa(\mips_core|RF|registers[27][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][2]~q ),
	.datad(\mips_core|RF|Mux29~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \mips_core|RF|registers[21][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \mips_core|RF|registers[29][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \mips_core|RF|registers[25][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \mips_core|RF|registers[17][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux29~2 (
// Equation(s):
// \mips_core|RF|Mux29~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][2]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][2]~q )))))

	.dataa(\mips_core|RF|registers[25][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[17][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~2 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Mux29~3 (
// Equation(s):
// \mips_core|RF|Mux29~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux29~2_combout  & ((\mips_core|RF|registers[29][2]~q ))) # (!\mips_core|RF|Mux29~2_combout  & (\mips_core|RF|registers[21][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux29~2_combout ))))

	.dataa(\mips_core|RF|registers[21][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][2]~q ),
	.datad(\mips_core|RF|Mux29~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \mips_core|RF|registers[20][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \mips_core|RF|registers[28][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \mips_core|RF|registers[16][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \mips_core|RF|registers[24][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux29~4 (
// Equation(s):
// \mips_core|RF|Mux29~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][2]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][2]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][2]~q ),
	.datad(\mips_core|RF|registers[24][2]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~4 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux29~5 (
// Equation(s):
// \mips_core|RF|Mux29~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux29~4_combout  & ((\mips_core|RF|registers[28][2]~q ))) # (!\mips_core|RF|Mux29~4_combout  & (\mips_core|RF|registers[20][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux29~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][2]~q ),
	.datac(\mips_core|RF|registers[28][2]~q ),
	.datad(\mips_core|RF|Mux29~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux29~6 (
// Equation(s):
// \mips_core|RF|Mux29~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # ((\mips_core|RF|Mux29~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux29~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux29~3_combout ),
	.datad(\mips_core|RF|Mux29~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~6 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux29~9 (
// Equation(s):
// \mips_core|RF|Mux29~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux29~6_combout  & ((\mips_core|RF|Mux29~8_combout ))) # (!\mips_core|RF|Mux29~6_combout  & (\mips_core|RF|Mux29~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux29~6_combout ))))

	.dataa(\mips_core|RF|Mux29~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux29~8_combout ),
	.datad(\mips_core|RF|Mux29~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux29~19 (
// Equation(s):
// \mips_core|RF|Mux29~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux29~16_combout  & (\mips_core|RF|Mux29~18_combout )) # (!\mips_core|RF|Mux29~16_combout  & ((\mips_core|RF|Mux29~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux29~16_combout ))))

	.dataa(\mips_core|RF|Mux29~18_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux29~16_combout ),
	.datad(\mips_core|RF|Mux29~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  = \mips_core|RF|Mux29~19_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux29~19_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & ((\mips_core|ALU|alu0|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[1]~32_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & (\mips_core|ALU|alu0|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[1]~32_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[1]~32_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|alu0|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[2]~30_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[2]~30_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[2]~30_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[3]~29_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[3]~29_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[3]~29_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[4]~28_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[4]~28_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout  = \mips_core|ALU_in2[5]~27_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[5]~27_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[5]~27_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[5]~27_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[5]~27_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1 .lut_mask = 16'hD5C0;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux24~19_combout )

	.dataa(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|RF|Mux24~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \mips_core|RF|registers[13][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][7]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \mips_core|RF|registers[13][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \mips_core|RF|registers[15][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \mips_core|RF|registers[14][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \mips_core|RF|registers[14][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \mips_core|RF|registers[12][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[12][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \mips_core|RF|registers[12][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux56~17 (
// Equation(s):
// \mips_core|RF|Mux56~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[14][7]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[12][7]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[14][7]~q ),
	.datad(\mips_core|RF|registers[12][7]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~17 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux56~18 (
// Equation(s):
// \mips_core|RF|Mux56~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux56~17_combout  & ((\mips_core|RF|registers[15][7]~q ))) # (!\mips_core|RF|Mux56~17_combout  & (\mips_core|RF|registers[13][7]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux56~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[13][7]~q ),
	.datac(\mips_core|RF|registers[15][7]~q ),
	.datad(\mips_core|RF|Mux56~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~18 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \mips_core|RF|registers[10][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \mips_core|RF|registers[8][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][7]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \mips_core|RF|registers[8][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \mips_core|RF|registers[9][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \mips_core|RF|Mux56~0 (
// Equation(s):
// \mips_core|RF|Mux56~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][7]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][7]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \mips_core|RF|Mux56~1 (
// Equation(s):
// \mips_core|RF|Mux56~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux56~0_combout  & (\mips_core|RF|registers[11][7]~q )) # (!\mips_core|RF|Mux56~0_combout  & ((\mips_core|RF|registers[10][7]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux56~0_combout ))))

	.dataa(\mips_core|RF|registers[11][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][7]~q ),
	.datad(\mips_core|RF|Mux56~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \mips_core|RF|registers[17][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \mips_core|RF|registers[25][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux56~2 (
// Equation(s):
// \mips_core|RF|Mux56~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][7]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][7]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][7]~q ),
	.datac(\mips_core|RF|registers[25][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \mips_core|RF|registers[29][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \mips_core|RF|registers[21][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux56~3 (
// Equation(s):
// \mips_core|RF|Mux56~3_combout  = (\mips_core|RF|Mux56~2_combout  & ((\mips_core|RF|registers[29][7]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux56~2_combout  & (((\mips_core|RF|registers[21][7]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux56~2_combout ),
	.datab(\mips_core|RF|registers[29][7]~q ),
	.datac(\mips_core|RF|registers[21][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~3 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \mips_core|RF|registers[28][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \mips_core|RF|registers[20][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][7]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N9
dffeas \mips_core|RF|registers[20][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \mips_core|RF|registers[24][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \mips_core|RF|registers[24][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \mips_core|RF|registers[16][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux56~6 (
// Equation(s):
// \mips_core|RF|Mux56~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[16][7]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[24][7]~q ),
	.datab(\mips_core|RF|registers[16][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~6 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux56~7 (
// Equation(s):
// \mips_core|RF|Mux56~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux56~6_combout  & (\mips_core|RF|registers[28][7]~q )) # (!\mips_core|RF|Mux56~6_combout  & ((\mips_core|RF|registers[20][7]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux56~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][7]~q ),
	.datac(\mips_core|RF|registers[20][7]~q ),
	.datad(\mips_core|RF|Mux56~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \mips_core|RF|registers[30][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \mips_core|RF|registers[30][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \mips_core|RF|registers[26][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \mips_core|RF|registers[18][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \mips_core|RF|registers[18][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \mips_core|RF|registers[22][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[22][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[22][7]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \mips_core|RF|registers[22][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \mips_core|RF|Mux56~4 (
// Equation(s):
// \mips_core|RF|Mux56~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[22][7]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][7]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[18][7]~q ),
	.datab(\mips_core|RF|registers[22][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~4 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \mips_core|RF|Mux56~5 (
// Equation(s):
// \mips_core|RF|Mux56~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux56~4_combout  & (\mips_core|RF|registers[30][7]~q )) # (!\mips_core|RF|Mux56~4_combout  & ((\mips_core|RF|registers[26][7]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux56~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[30][7]~q ),
	.datac(\mips_core|RF|registers[26][7]~q ),
	.datad(\mips_core|RF|Mux56~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux56~8 (
// Equation(s):
// \mips_core|RF|Mux56~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|Mux56~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux56~7_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux56~7_combout ),
	.datad(\mips_core|RF|Mux56~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~8 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \mips_core|RF|registers[31][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \mips_core|RF|registers[27][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \mips_core|RF|registers[19][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \mips_core|RF|registers[23][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux56~9 (
// Equation(s):
// \mips_core|RF|Mux56~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][7]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][7]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[19][7]~q ),
	.datac(\mips_core|RF|registers[23][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~9 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux56~10 (
// Equation(s):
// \mips_core|RF|Mux56~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux56~9_combout  & (\mips_core|RF|registers[31][7]~q )) # (!\mips_core|RF|Mux56~9_combout  & ((\mips_core|RF|registers[27][7]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux56~9_combout ))))

	.dataa(\mips_core|RF|registers[31][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[27][7]~q ),
	.datad(\mips_core|RF|Mux56~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~10 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux56~11 (
// Equation(s):
// \mips_core|RF|Mux56~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux56~8_combout  & ((\mips_core|RF|Mux56~10_combout ))) # (!\mips_core|RF|Mux56~8_combout  & (\mips_core|RF|Mux56~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux56~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux56~3_combout ),
	.datac(\mips_core|RF|Mux56~8_combout ),
	.datad(\mips_core|RF|Mux56~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~11 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \mips_core|RF|registers[2][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \mips_core|RF|registers[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \mips_core|RF|registers[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \mips_core|RF|registers[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \mips_core|RF|registers[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \mips_core|RF|registers[5][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \mips_core|RF|registers[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \mips_core|RF|registers[6][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][7]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \mips_core|RF|registers[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \mips_core|RF|registers[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux56~12 (
// Equation(s):
// \mips_core|RF|Mux56~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|registers[4][7]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[6][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[4][7]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~12 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux56~13 (
// Equation(s):
// \mips_core|RF|Mux56~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux56~12_combout  & (\mips_core|RF|registers[7][7]~q )) # (!\mips_core|RF|Mux56~12_combout  & ((\mips_core|RF|registers[5][7]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux56~12_combout ))))

	.dataa(\mips_core|RF|registers[7][7]~q ),
	.datab(\mips_core|RF|registers[5][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux56~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~13 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux56~14 (
// Equation(s):
// \mips_core|RF|Mux56~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux56~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][7]~q )))) # (!\mips_core|RF|Mux63~17_combout  & 
// (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|registers[1][7]~q ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux56~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~14 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux56~15 (
// Equation(s):
// \mips_core|RF|Mux56~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux56~14_combout  & ((\mips_core|RF|registers[3][7]~q ))) # (!\mips_core|RF|Mux56~14_combout  & (\mips_core|RF|registers[2][7]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux56~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][7]~q ),
	.datac(\mips_core|RF|registers[3][7]~q ),
	.datad(\mips_core|RF|Mux56~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux56~16 (
// Equation(s):
// \mips_core|RF|Mux56~16_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout ) # ((\mips_core|RF|Mux56~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux56~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux56~11_combout ),
	.datad(\mips_core|RF|Mux56~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux56~19 (
// Equation(s):
// \mips_core|RF|Mux56~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux56~16_combout  & (\mips_core|RF|Mux56~18_combout )) # (!\mips_core|RF|Mux56~16_combout  & ((\mips_core|RF|Mux56~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux56~16_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux56~18_combout ),
	.datac(\mips_core|RF|Mux56~1_combout ),
	.datad(\mips_core|RF|Mux56~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \mips_core|ALU_in2[7]~25 (
// Equation(s):
// \mips_core|ALU_in2[7]~25_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux56~19_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\mips_core|RF|Mux56~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[7]~25 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[7]~25_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[7]~25_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \mips_core|RF|registers[14][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \mips_core|RF|registers[14][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \mips_core|RF|registers[12][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \mips_core|RF|registers[12][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \mips_core|RF|registers[13][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[6]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][6]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \mips_core|RF|registers[13][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \mips_core|RF|Mux57~17 (
// Equation(s):
// \mips_core|RF|Mux57~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][6]~q ))))

	.dataa(\mips_core|RF|registers[12][6]~q ),
	.datab(\mips_core|RF|registers[13][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~17 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux57~18 (
// Equation(s):
// \mips_core|RF|Mux57~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux57~17_combout  & ((\mips_core|RF|registers[15][6]~q ))) # (!\mips_core|RF|Mux57~17_combout  & (\mips_core|RF|registers[14][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux57~17_combout ))))

	.dataa(\mips_core|RF|registers[14][6]~q ),
	.datab(\mips_core|RF|registers[15][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux57~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~18 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \mips_core|RF|registers[9][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[6]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][6]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \mips_core|RF|registers[9][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \mips_core|RF|registers[11][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[6]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][6]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \mips_core|RF|registers[11][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \mips_core|RF|registers[10][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \mips_core|RF|registers[8][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \mips_core|RF|registers[8][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \mips_core|RF|Mux57~10 (
// Equation(s):
// \mips_core|RF|Mux57~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[10][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][6]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[10][6]~q ),
	.datad(\mips_core|RF|registers[8][6]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~10 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \mips_core|RF|Mux57~11 (
// Equation(s):
// \mips_core|RF|Mux57~11_combout  = (\mips_core|RF|Mux57~10_combout  & (((\mips_core|RF|registers[11][6]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux57~10_combout  & (\mips_core|RF|registers[9][6]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[9][6]~q ),
	.datab(\mips_core|RF|registers[11][6]~q ),
	.datac(\mips_core|RF|Mux57~10_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~11 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \mips_core|RF|registers[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \mips_core|RF|registers[3][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[6]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][6]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \mips_core|RF|registers[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \mips_core|RF|registers[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \mips_core|RF|registers[6][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \mips_core|RF|registers[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \mips_core|RF|registers[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \mips_core|RF|registers[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \mips_core|RF|registers[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux57~12 (
// Equation(s):
// \mips_core|RF|Mux57~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][6]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][6]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
cycloneive_lcell_comb \mips_core|RF|Mux57~13 (
// Equation(s):
// \mips_core|RF|Mux57~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux57~12_combout  & ((\mips_core|RF|registers[7][6]~q ))) # (!\mips_core|RF|Mux57~12_combout  & (\mips_core|RF|registers[6][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux57~12_combout ))))

	.dataa(\mips_core|RF|registers[6][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[7][6]~q ),
	.datad(\mips_core|RF|Mux57~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux57~14 (
// Equation(s):
// \mips_core|RF|Mux57~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux57~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][6]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|registers[1][6]~q ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux57~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~14 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux57~15 (
// Equation(s):
// \mips_core|RF|Mux57~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux57~14_combout  & ((\mips_core|RF|registers[3][6]~q ))) # (!\mips_core|RF|Mux57~14_combout  & (\mips_core|RF|registers[2][6]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux57~14_combout ))))

	.dataa(\mips_core|RF|registers[2][6]~q ),
	.datab(\mips_core|RF|registers[3][6]~q ),
	.datac(\mips_core|RF|Mux63~14_combout ),
	.datad(\mips_core|RF|Mux57~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~15 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux57~16 (
// Equation(s):
// \mips_core|RF|Mux57~16_combout  = (\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux63~13_combout )) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux57~11_combout )) # (!\mips_core|RF|Mux63~13_combout  & 
// ((\mips_core|RF|Mux57~15_combout )))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux57~11_combout ),
	.datad(\mips_core|RF|Mux57~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~16 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \mips_core|RF|registers[30][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \mips_core|RF|registers[30][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \mips_core|RF|registers[26][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \mips_core|RF|registers[22][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \mips_core|RF|registers[18][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \mips_core|RF|registers[18][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \mips_core|RF|Mux57~0 (
// Equation(s):
// \mips_core|RF|Mux57~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][6]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[18][6]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[22][6]~q ),
	.datab(\mips_core|RF|registers[18][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~0 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \mips_core|RF|Mux57~1 (
// Equation(s):
// \mips_core|RF|Mux57~1_combout  = (\mips_core|RF|Mux57~0_combout  & ((\mips_core|RF|registers[30][6]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux57~0_combout  & (((\mips_core|RF|registers[26][6]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][6]~q ),
	.datab(\mips_core|RF|registers[26][6]~q ),
	.datac(\mips_core|RF|Mux57~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~1 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \mips_core|RF|registers[24][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \mips_core|RF|registers[24][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \mips_core|RF|registers[16][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[16][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[16][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[16][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[16][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \mips_core|RF|registers[16][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \mips_core|RF|Mux57~4 (
// Equation(s):
// \mips_core|RF|Mux57~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[24][6]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[16][6]~q )))))

	.dataa(\mips_core|RF|registers[24][6]~q ),
	.datab(\mips_core|RF|registers[16][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~4 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \mips_core|RF|registers[20][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \mips_core|RF|registers[28][6]~feeder (
// Equation(s):
// \mips_core|RF|registers[28][6]~feeder_combout  = \mips_core|WriteData_in[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[28][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[28][6]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[28][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \mips_core|RF|registers[28][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux57~5 (
// Equation(s):
// \mips_core|RF|Mux57~5_combout  = (\mips_core|RF|Mux57~4_combout  & (((\mips_core|RF|registers[28][6]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux57~4_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[20][6]~q )))

	.dataa(\mips_core|RF|Mux57~4_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[20][6]~q ),
	.datad(\mips_core|RF|registers[28][6]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~5 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \mips_core|RF|registers[17][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \mips_core|RF|registers[25][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux57~2 (
// Equation(s):
// \mips_core|RF|Mux57~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][6]~q ))))

	.dataa(\mips_core|RF|registers[17][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[25][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~2 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \mips_core|RF|registers[21][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \mips_core|RF|registers[29][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \mips_core|RF|Mux57~3 (
// Equation(s):
// \mips_core|RF|Mux57~3_combout  = (\mips_core|RF|Mux57~2_combout  & (((\mips_core|RF|registers[29][6]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux57~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[21][6]~q )))

	.dataa(\mips_core|RF|Mux57~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][6]~q ),
	.datad(\mips_core|RF|registers[29][6]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~3 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux57~6 (
// Equation(s):
// \mips_core|RF|Mux57~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux57~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux57~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux57~5_combout ),
	.datad(\mips_core|RF|Mux57~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \mips_core|RF|registers[23][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \mips_core|RF|registers[19][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux57~7 (
// Equation(s):
// \mips_core|RF|Mux57~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[23][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[19][6]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[23][6]~q ),
	.datad(\mips_core|RF|registers[19][6]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~7 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \mips_core|RF|registers[31][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \mips_core|RF|registers[27][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux57~8 (
// Equation(s):
// \mips_core|RF|Mux57~8_combout  = (\mips_core|RF|Mux57~7_combout  & ((\mips_core|RF|registers[31][6]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux57~7_combout  & (((\mips_core|RF|registers[27][6]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux57~7_combout ),
	.datab(\mips_core|RF|registers[31][6]~q ),
	.datac(\mips_core|RF|registers[27][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~8 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux57~9 (
// Equation(s):
// \mips_core|RF|Mux57~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux57~6_combout  & ((\mips_core|RF|Mux57~8_combout ))) # (!\mips_core|RF|Mux57~6_combout  & (\mips_core|RF|Mux57~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux57~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux57~1_combout ),
	.datac(\mips_core|RF|Mux57~6_combout ),
	.datad(\mips_core|RF|Mux57~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~9 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux57~19 (
// Equation(s):
// \mips_core|RF|Mux57~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux57~16_combout  & (\mips_core|RF|Mux57~18_combout )) # (!\mips_core|RF|Mux57~16_combout  & ((\mips_core|RF|Mux57~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux57~16_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux57~18_combout ),
	.datac(\mips_core|RF|Mux57~16_combout ),
	.datad(\mips_core|RF|Mux57~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \mips_core|ALU_in2[6]~26 (
// Equation(s):
// \mips_core|ALU_in2[6]~26_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux57~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux57~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[6]~26 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[5]~27_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[5]~27_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[5]~27_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[6]~26_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[6]~26_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[6]~26_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout  = \mips_core|ALU_in2[7]~25_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[7]~25_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux62~19 (
// Equation(s):
// \mips_core|RF|Mux62~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux62~18_combout  & ((\mips_core|RF|Mux62~1_combout ))) # (!\mips_core|RF|Mux62~18_combout  & (\mips_core|RF|Mux62~3_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux62~18_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux62~3_combout ),
	.datac(\mips_core|RF|Mux62~1_combout ),
	.datad(\mips_core|RF|Mux62~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~19 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \mips_core|ALU_in2[16]~16 (
// Equation(s):
// \mips_core|ALU_in2[16]~16_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux47~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux47~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[16]~16 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \mips_core|RF|registers[25][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \mips_core|RF|registers[17][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \mips_core|RF|Mux15~2 (
// Equation(s):
// \mips_core|RF|Mux15~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][16]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][16]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[25][16]~q ),
	.datac(\mips_core|RF|registers[17][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \mips_core|RF|registers[21][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \mips_core|RF|registers[29][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux15~3 (
// Equation(s):
// \mips_core|RF|Mux15~3_combout  = (\mips_core|RF|Mux15~2_combout  & (((\mips_core|RF|registers[29][16]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux15~2_combout  & (\mips_core|RF|registers[21][16]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux15~2_combout ),
	.datab(\mips_core|RF|registers[21][16]~q ),
	.datac(\mips_core|RF|registers[29][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~3 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \mips_core|RF|registers[20][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \mips_core|RF|registers[28][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \mips_core|RF|registers[16][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \mips_core|RF|registers[24][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux15~4 (
// Equation(s):
// \mips_core|RF|Mux15~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][16]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][16]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][16]~q ),
	.datad(\mips_core|RF|registers[24][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~4 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux15~5 (
// Equation(s):
// \mips_core|RF|Mux15~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux15~4_combout  & ((\mips_core|RF|registers[28][16]~q ))) # (!\mips_core|RF|Mux15~4_combout  & (\mips_core|RF|registers[20][16]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux15~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][16]~q ),
	.datac(\mips_core|RF|registers[28][16]~q ),
	.datad(\mips_core|RF|Mux15~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux15~6 (
// Equation(s):
// \mips_core|RF|Mux15~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux15~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux15~5_combout )))))

	.dataa(\mips_core|RF|Mux15~3_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux15~5_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~6 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \mips_core|RF|registers[30][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \mips_core|RF|registers[26][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \mips_core|RF|registers[22][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \mips_core|RF|registers[18][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux15~0 (
// Equation(s):
// \mips_core|RF|Mux15~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][16]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][16]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][16]~q ),
	.datac(\mips_core|RF|registers[18][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~0 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux15~1 (
// Equation(s):
// \mips_core|RF|Mux15~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux15~0_combout  & (\mips_core|RF|registers[30][16]~q )) # (!\mips_core|RF|Mux15~0_combout  & ((\mips_core|RF|registers[26][16]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux15~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[30][16]~q ),
	.datac(\mips_core|RF|registers[26][16]~q ),
	.datad(\mips_core|RF|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \mips_core|RF|registers[23][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \mips_core|RF|registers[19][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \mips_core|RF|Mux15~7 (
// Equation(s):
// \mips_core|RF|Mux15~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][16]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][16]~q )))))

	.dataa(\mips_core|RF|registers[23][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~7 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \mips_core|RF|registers[31][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \mips_core|RF|registers[27][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \mips_core|RF|Mux15~8 (
// Equation(s):
// \mips_core|RF|Mux15~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux15~7_combout  & (\mips_core|RF|registers[31][16]~q )) # (!\mips_core|RF|Mux15~7_combout  & ((\mips_core|RF|registers[27][16]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|Mux15~7_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|Mux15~7_combout ),
	.datac(\mips_core|RF|registers[31][16]~q ),
	.datad(\mips_core|RF|registers[27][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~8 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \mips_core|RF|Mux15~9 (
// Equation(s):
// \mips_core|RF|Mux15~9_combout  = (\mips_core|RF|Mux15~6_combout  & (((\mips_core|RF|Mux15~8_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))) # (!\mips_core|RF|Mux15~6_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux15~1_combout )))

	.dataa(\mips_core|RF|Mux15~6_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux15~1_combout ),
	.datad(\mips_core|RF|Mux15~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~9 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \mips_core|RF|registers[8][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \mips_core|RF|registers[10][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][16]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[10][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \mips_core|RF|registers[10][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux15~10 (
// Equation(s):
// \mips_core|RF|Mux15~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # ((\mips_core|RF|registers[10][16]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][16]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][16]~q ),
	.datad(\mips_core|RF|registers[10][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~10 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \mips_core|RF|registers[9][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[16]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][16]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \mips_core|RF|registers[9][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \mips_core|RF|registers[11][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \mips_core|RF|Mux15~11 (
// Equation(s):
// \mips_core|RF|Mux15~11_combout  = (\mips_core|RF|Mux15~10_combout  & (((\mips_core|RF|registers[11][16]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux15~10_combout  & (\mips_core|RF|registers[9][16]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|Mux15~10_combout ),
	.datab(\mips_core|RF|registers[9][16]~q ),
	.datac(\mips_core|RF|registers[11][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~11 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \mips_core|RF|registers[6][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][16]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[6][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \mips_core|RF|registers[6][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \mips_core|RF|registers[7][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \mips_core|RF|registers[5][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][16]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[5][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \mips_core|RF|registers[5][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \mips_core|RF|registers[4][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux15~12 (
// Equation(s):
// \mips_core|RF|Mux15~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[5][16]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[4][16]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[5][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[4][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~12 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux15~13 (
// Equation(s):
// \mips_core|RF|Mux15~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux15~12_combout  & ((\mips_core|RF|registers[7][16]~q ))) # (!\mips_core|RF|Mux15~12_combout  & (\mips_core|RF|registers[6][16]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux15~12_combout ))))

	.dataa(\mips_core|RF|registers[6][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[7][16]~q ),
	.datad(\mips_core|RF|Mux15~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \mips_core|RF|registers[1][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux15~14 (
// Equation(s):
// \mips_core|RF|Mux15~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux15~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][16]~q ))))) # (!\mips_core|RF|Mux31~17_combout  
// & (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux15~13_combout ),
	.datac(\mips_core|RF|registers[1][16]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~14 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \mips_core|RF|registers[2][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \mips_core|RF|registers[3][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \mips_core|RF|Mux15~15 (
// Equation(s):
// \mips_core|RF|Mux15~15_combout  = (\mips_core|RF|Mux15~14_combout  & (((\mips_core|RF|registers[3][16]~q )) # (!\mips_core|RF|Mux31~14_combout ))) # (!\mips_core|RF|Mux15~14_combout  & (\mips_core|RF|Mux31~14_combout  & (\mips_core|RF|registers[2][16]~q 
// )))

	.dataa(\mips_core|RF|Mux15~14_combout ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][16]~q ),
	.datad(\mips_core|RF|registers[3][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~15 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \mips_core|RF|Mux15~16 (
// Equation(s):
// \mips_core|RF|Mux15~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux15~11_combout ) # ((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (((\mips_core|RF|Mux15~15_combout  & !\mips_core|RF|Mux31~10_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux15~11_combout ),
	.datac(\mips_core|RF|Mux15~15_combout ),
	.datad(\mips_core|RF|Mux31~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~16 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \mips_core|RF|registers[14][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \mips_core|RF|registers[12][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[16]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][16]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \mips_core|RF|registers[12][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \mips_core|RF|registers[13][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][16]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[13][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \mips_core|RF|registers[13][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \mips_core|RF|Mux15~17 (
// Equation(s):
// \mips_core|RF|Mux15~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # (\mips_core|RF|registers[13][16]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][16]~q  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\mips_core|RF|registers[12][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|registers[13][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~17 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \mips_core|RF|Mux15~18 (
// Equation(s):
// \mips_core|RF|Mux15~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux15~17_combout  & (\mips_core|RF|registers[15][16]~q )) # (!\mips_core|RF|Mux15~17_combout  & ((\mips_core|RF|registers[14][16]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux15~17_combout ))))

	.dataa(\mips_core|RF|registers[15][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[14][16]~q ),
	.datad(\mips_core|RF|Mux15~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux15~19 (
// Equation(s):
// \mips_core|RF|Mux15~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux15~16_combout  & ((\mips_core|RF|Mux15~18_combout ))) # (!\mips_core|RF|Mux15~16_combout  & (\mips_core|RF|Mux15~9_combout )))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux15~16_combout ))))

	.dataa(\mips_core|RF|Mux15~9_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux15~16_combout ),
	.datad(\mips_core|RF|Mux15~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~19 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux15~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux15~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ) # (\mips_core|ALU_in2[16]~16_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & (\mips_core|ALU_in2[16]~16_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[16]~16_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \mips_core|ALU_in2[15]~17 (
// Equation(s):
// \mips_core|ALU_in2[15]~17_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux48~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux48~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[15]~17 .lut_mask = 16'hBB88;
defparam \mips_core|ALU_in2[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \mips_core|RF|registers[3][15]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][15]~feeder_combout  = \mips_core|WriteData_in[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[15]~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][15]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \mips_core|RF|registers[3][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \mips_core|RF|registers[2][15]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][15]~feeder_combout  = \mips_core|WriteData_in[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[15]~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][15]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \mips_core|RF|registers[2][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \mips_core|RF|registers[5][15]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][15]~feeder_combout  = \mips_core|WriteData_in[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[15]~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][15]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \mips_core|RF|registers[5][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \mips_core|RF|registers[6][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \mips_core|RF|registers[4][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux16~12 (
// Equation(s):
// \mips_core|RF|Mux16~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][15]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[4][15]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][15]~q ),
	.datac(\mips_core|RF|registers[4][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~12 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \mips_core|RF|registers[7][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux16~13 (
// Equation(s):
// \mips_core|RF|Mux16~13_combout  = (\mips_core|RF|Mux16~12_combout  & (((\mips_core|RF|registers[7][15]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux16~12_combout  & (\mips_core|RF|registers[5][15]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[5][15]~q ),
	.datab(\mips_core|RF|Mux16~12_combout ),
	.datac(\mips_core|RF|registers[7][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \mips_core|RF|registers[1][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux16~14 (
// Equation(s):
// \mips_core|RF|Mux16~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux16~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][15]~q ))))) # (!\mips_core|RF|Mux31~17_combout  
// & (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux16~13_combout ),
	.datab(\mips_core|RF|Mux31~17_combout ),
	.datac(\mips_core|RF|registers[1][15]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~14 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux16~15 (
// Equation(s):
// \mips_core|RF|Mux16~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux16~14_combout  & (\mips_core|RF|registers[3][15]~q )) # (!\mips_core|RF|Mux16~14_combout  & ((\mips_core|RF|registers[2][15]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux16~14_combout ))))

	.dataa(\mips_core|RF|registers[3][15]~q ),
	.datab(\mips_core|RF|registers[2][15]~q ),
	.datac(\mips_core|RF|Mux31~14_combout ),
	.datad(\mips_core|RF|Mux16~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~15 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \mips_core|RF|registers[27][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \mips_core|RF|registers[31][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \mips_core|RF|registers[23][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \mips_core|RF|registers[19][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \mips_core|RF|Mux16~9 (
// Equation(s):
// \mips_core|RF|Mux16~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][15]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][15]~q )))))

	.dataa(\mips_core|RF|registers[23][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \mips_core|RF|Mux16~10 (
// Equation(s):
// \mips_core|RF|Mux16~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux16~9_combout  & ((\mips_core|RF|registers[31][15]~q ))) # (!\mips_core|RF|Mux16~9_combout  & (\mips_core|RF|registers[27][15]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux16~9_combout ))))

	.dataa(\mips_core|RF|registers[27][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][15]~q ),
	.datad(\mips_core|RF|Mux16~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \mips_core|RF|registers[21][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \mips_core|RF|registers[25][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \mips_core|RF|registers[17][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux16~2 (
// Equation(s):
// \mips_core|RF|Mux16~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][15]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][15]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \mips_core|RF|registers[29][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux16~3 (
// Equation(s):
// \mips_core|RF|Mux16~3_combout  = (\mips_core|RF|Mux16~2_combout  & (((\mips_core|RF|registers[29][15]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux16~2_combout  & (\mips_core|RF|registers[21][15]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[21][15]~q ),
	.datab(\mips_core|RF|Mux16~2_combout ),
	.datac(\mips_core|RF|registers[29][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~3 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \mips_core|RF|registers[20][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \mips_core|RF|registers[28][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \mips_core|RF|registers[16][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \mips_core|RF|registers[24][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux16~6 (
// Equation(s):
// \mips_core|RF|Mux16~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][15]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][15]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][15]~q ),
	.datad(\mips_core|RF|registers[24][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux16~7 (
// Equation(s):
// \mips_core|RF|Mux16~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux16~6_combout  & ((\mips_core|RF|registers[28][15]~q ))) # (!\mips_core|RF|Mux16~6_combout  & (\mips_core|RF|registers[20][15]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux16~6_combout ))))

	.dataa(\mips_core|RF|registers[20][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[28][15]~q ),
	.datad(\mips_core|RF|Mux16~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~7 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \mips_core|RF|registers[30][15]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][15]~feeder_combout  = \mips_core|WriteData_in[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[15]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][15]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[30][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \mips_core|RF|registers[30][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \mips_core|RF|registers[22][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \mips_core|RF|registers[18][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux16~4 (
// Equation(s):
// \mips_core|RF|Mux16~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][15]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][15]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][15]~q ),
	.datac(\mips_core|RF|registers[18][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \mips_core|RF|registers[26][15]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][15]~feeder_combout  = \mips_core|WriteData_in[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[15]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][15]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[26][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \mips_core|RF|registers[26][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux16~5 (
// Equation(s):
// \mips_core|RF|Mux16~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux16~4_combout  & (\mips_core|RF|registers[30][15]~q )) # (!\mips_core|RF|Mux16~4_combout  & ((\mips_core|RF|registers[26][15]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux16~4_combout ))))

	.dataa(\mips_core|RF|registers[30][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|Mux16~4_combout ),
	.datad(\mips_core|RF|registers[26][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~5 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux16~8 (
// Equation(s):
// \mips_core|RF|Mux16~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # (\mips_core|RF|Mux16~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux16~7_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\mips_core|RF|Mux16~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux16~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~8 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux16~11 (
// Equation(s):
// \mips_core|RF|Mux16~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux16~8_combout  & (\mips_core|RF|Mux16~10_combout )) # (!\mips_core|RF|Mux16~8_combout  & ((\mips_core|RF|Mux16~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux16~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux16~10_combout ),
	.datac(\mips_core|RF|Mux16~3_combout ),
	.datad(\mips_core|RF|Mux16~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux16~16 (
// Equation(s):
// \mips_core|RF|Mux16~16_combout  = (\mips_core|RF|Mux31~13_combout  & (((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux16~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  
// & (\mips_core|RF|Mux16~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux16~15_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux16~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~16 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \mips_core|RF|registers[14][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \mips_core|RF|registers[12][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux16~17 (
// Equation(s):
// \mips_core|RF|Mux16~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][15]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][15]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][15]~q ),
	.datac(\mips_core|RF|registers[12][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \mips_core|RF|registers[13][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \mips_core|RF|registers[15][15]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][15]~feeder_combout  = \mips_core|WriteData_in[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[15]~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][15]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[15][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \mips_core|RF|registers[15][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux16~18 (
// Equation(s):
// \mips_core|RF|Mux16~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux16~17_combout  & ((\mips_core|RF|registers[15][15]~q ))) # (!\mips_core|RF|Mux16~17_combout  & (\mips_core|RF|registers[13][15]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux16~17_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux16~17_combout ),
	.datac(\mips_core|RF|registers[13][15]~q ),
	.datad(\mips_core|RF|registers[15][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~18 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \mips_core|RF|registers[10][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \mips_core|RF|registers[8][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \mips_core|RF|registers[9][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux16~0 (
// Equation(s):
// \mips_core|RF|Mux16~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][15]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][15]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][15]~q ),
	.datad(\mips_core|RF|registers[9][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~0 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \mips_core|RF|Mux16~1 (
// Equation(s):
// \mips_core|RF|Mux16~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux16~0_combout  & ((\mips_core|RF|registers[11][15]~q ))) # (!\mips_core|RF|Mux16~0_combout  & (\mips_core|RF|registers[10][15]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux16~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[10][15]~q ),
	.datac(\mips_core|RF|registers[11][15]~q ),
	.datad(\mips_core|RF|Mux16~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux16~19 (
// Equation(s):
// \mips_core|RF|Mux16~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux16~16_combout  & (\mips_core|RF|Mux16~18_combout )) # (!\mips_core|RF|Mux16~16_combout  & ((\mips_core|RF|Mux16~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (\mips_core|RF|Mux16~16_combout ))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux16~16_combout ),
	.datac(\mips_core|RF|Mux16~18_combout ),
	.datad(\mips_core|RF|Mux16~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~19 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux16~19_combout )

	.dataa(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|RF|Mux16~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \mips_core|ALU_in2[14]~18 (
// Equation(s):
// \mips_core|ALU_in2[14]~18_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux49~19_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\mips_core|RF|Mux49~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[14]~18 .lut_mask = 16'hF3C0;
defparam \mips_core|ALU_in2[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \mips_core|RF|registers[9][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \mips_core|RF|registers[10][14]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][14]~feeder_combout  = \mips_core|WriteData_in[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[14]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][14]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \mips_core|RF|registers[10][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \mips_core|RF|registers[8][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux17~10 (
// Equation(s):
// \mips_core|RF|Mux17~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][14]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[8][14]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[10][14]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[8][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~10 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \mips_core|RF|registers[11][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \mips_core|RF|Mux17~11 (
// Equation(s):
// \mips_core|RF|Mux17~11_combout  = (\mips_core|RF|Mux17~10_combout  & (((\mips_core|RF|registers[11][14]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux17~10_combout  & (\mips_core|RF|registers[9][14]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[9][14]~q ),
	.datab(\mips_core|RF|Mux17~10_combout ),
	.datac(\mips_core|RF|registers[11][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~11 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \mips_core|RF|registers[2][14]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][14]~feeder_combout  = \mips_core|WriteData_in[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[14]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][14]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \mips_core|RF|registers[2][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \mips_core|RF|registers[3][14]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][14]~feeder_combout  = \mips_core|WriteData_in[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[14]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][14]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \mips_core|RF|registers[3][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \mips_core|RF|registers[6][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \mips_core|RF|registers[7][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \mips_core|RF|registers[5][14]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][14]~feeder_combout  = \mips_core|WriteData_in[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[14]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][14]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \mips_core|RF|registers[5][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \mips_core|RF|registers[4][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux17~12 (
// Equation(s):
// \mips_core|RF|Mux17~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][14]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[5][14]~q ),
	.datac(\mips_core|RF|registers[4][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux17~13 (
// Equation(s):
// \mips_core|RF|Mux17~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux17~12_combout  & ((\mips_core|RF|registers[7][14]~q ))) # (!\mips_core|RF|Mux17~12_combout  & (\mips_core|RF|registers[6][14]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux17~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][14]~q ),
	.datac(\mips_core|RF|registers[7][14]~q ),
	.datad(\mips_core|RF|Mux17~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux17~14 (
// Equation(s):
// \mips_core|RF|Mux17~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux17~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][14]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][14]~q ),
	.datad(\mips_core|RF|Mux17~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux17~15 (
// Equation(s):
// \mips_core|RF|Mux17~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux17~14_combout  & ((\mips_core|RF|registers[3][14]~q ))) # (!\mips_core|RF|Mux17~14_combout  & (\mips_core|RF|registers[2][14]~q )))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux17~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[2][14]~q ),
	.datac(\mips_core|RF|registers[3][14]~q ),
	.datad(\mips_core|RF|Mux17~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux17~16 (
// Equation(s):
// \mips_core|RF|Mux17~16_combout  = (\mips_core|RF|Mux31~10_combout  & (\mips_core|RF|Mux31~13_combout )) # (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux17~11_combout )) # (!\mips_core|RF|Mux31~13_combout  & 
// ((\mips_core|RF|Mux17~15_combout )))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux17~11_combout ),
	.datad(\mips_core|RF|Mux17~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~16 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \mips_core|RF|registers[13][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \mips_core|RF|registers[12][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Mux17~17 (
// Equation(s):
// \mips_core|RF|Mux17~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][14]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[12][14]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[13][14]~q ),
	.datac(\mips_core|RF|registers[12][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \mips_core|RF|registers[14][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \mips_core|RF|registers[15][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux17~18 (
// Equation(s):
// \mips_core|RF|Mux17~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux17~17_combout  & ((\mips_core|RF|registers[15][14]~q ))) # (!\mips_core|RF|Mux17~17_combout  & (\mips_core|RF|registers[14][14]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux17~17_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux17~17_combout ),
	.datac(\mips_core|RF|registers[14][14]~q ),
	.datad(\mips_core|RF|registers[15][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~18 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \mips_core|RF|registers[27][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \mips_core|RF|registers[31][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \mips_core|RF|registers[23][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \mips_core|RF|registers[19][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \mips_core|RF|Mux17~7 (
// Equation(s):
// \mips_core|RF|Mux17~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][14]~q )))))

	.dataa(\mips_core|RF|registers[23][14]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~7 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \mips_core|RF|Mux17~8 (
// Equation(s):
// \mips_core|RF|Mux17~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux17~7_combout  & ((\mips_core|RF|registers[31][14]~q ))) # (!\mips_core|RF|Mux17~7_combout  & (\mips_core|RF|registers[27][14]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux17~7_combout ))))

	.dataa(\mips_core|RF|registers[27][14]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][14]~q ),
	.datad(\mips_core|RF|Mux17~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \mips_core|RF|registers[30][14]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][14]~feeder_combout  = \mips_core|WriteData_in[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[14]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][14]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \mips_core|RF|registers[30][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \mips_core|RF|registers[22][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \mips_core|RF|registers[18][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux17~0 (
// Equation(s):
// \mips_core|RF|Mux17~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][14]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][14]~q ),
	.datac(\mips_core|RF|registers[18][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~0 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \mips_core|RF|registers[26][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux17~1 (
// Equation(s):
// \mips_core|RF|Mux17~1_combout  = (\mips_core|RF|Mux17~0_combout  & ((\mips_core|RF|registers[30][14]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux17~0_combout  & (((\mips_core|RF|registers[26][14]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[30][14]~q ),
	.datab(\mips_core|RF|Mux17~0_combout ),
	.datac(\mips_core|RF|registers[26][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~1 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \mips_core|RF|registers[21][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \mips_core|RF|registers[29][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \mips_core|RF|registers[25][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \mips_core|RF|registers[17][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux17~2 (
// Equation(s):
// \mips_core|RF|Mux17~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][14]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][14]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[25][14]~q ),
	.datac(\mips_core|RF|registers[17][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux17~3 (
// Equation(s):
// \mips_core|RF|Mux17~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux17~2_combout  & ((\mips_core|RF|registers[29][14]~q ))) # (!\mips_core|RF|Mux17~2_combout  & (\mips_core|RF|registers[21][14]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux17~2_combout ))))

	.dataa(\mips_core|RF|registers[21][14]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][14]~q ),
	.datad(\mips_core|RF|Mux17~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \mips_core|RF|registers[20][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \mips_core|RF|registers[28][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \mips_core|RF|registers[16][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \mips_core|RF|registers[24][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux17~4 (
// Equation(s):
// \mips_core|RF|Mux17~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][14]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][14]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][14]~q ),
	.datad(\mips_core|RF|registers[24][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~4 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux17~5 (
// Equation(s):
// \mips_core|RF|Mux17~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux17~4_combout  & ((\mips_core|RF|registers[28][14]~q ))) # (!\mips_core|RF|Mux17~4_combout  & (\mips_core|RF|registers[20][14]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux17~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][14]~q ),
	.datac(\mips_core|RF|registers[28][14]~q ),
	.datad(\mips_core|RF|Mux17~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux17~6 (
// Equation(s):
// \mips_core|RF|Mux17~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux17~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux17~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux17~3_combout ),
	.datad(\mips_core|RF|Mux17~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~6 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux17~9 (
// Equation(s):
// \mips_core|RF|Mux17~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux17~6_combout  & (\mips_core|RF|Mux17~8_combout )) # (!\mips_core|RF|Mux17~6_combout  & ((\mips_core|RF|Mux17~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux17~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux17~8_combout ),
	.datac(\mips_core|RF|Mux17~1_combout ),
	.datad(\mips_core|RF|Mux17~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~9 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux17~19 (
// Equation(s):
// \mips_core|RF|Mux17~19_combout  = (\mips_core|RF|Mux17~16_combout  & ((\mips_core|RF|Mux17~18_combout ) # ((!\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux17~16_combout  & (((\mips_core|RF|Mux31~10_combout  & \mips_core|RF|Mux17~9_combout ))))

	.dataa(\mips_core|RF|Mux17~16_combout ),
	.datab(\mips_core|RF|Mux17~18_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux17~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~19 .lut_mask = 16'hDA8A;
defparam \mips_core|RF|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux17~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux17~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \mips_core|ALU_in2[13]~19 (
// Equation(s):
// \mips_core|ALU_in2[13]~19_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux50~19_combout )))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux50~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[13]~19 .lut_mask = 16'hCFC0;
defparam \mips_core|ALU_in2[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \mips_core|RF|registers[14][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][13]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \mips_core|RF|registers[14][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \mips_core|RF|registers[12][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux18~17 (
// Equation(s):
// \mips_core|RF|Mux18~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][13]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][13]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][13]~q ),
	.datac(\mips_core|RF|registers[12][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \mips_core|RF|registers[13][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \mips_core|RF|registers[15][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \mips_core|RF|Mux18~18 (
// Equation(s):
// \mips_core|RF|Mux18~18_combout  = (\mips_core|RF|Mux18~17_combout  & (((\mips_core|RF|registers[15][13]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))) # (!\mips_core|RF|Mux18~17_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[13][13]~q )))

	.dataa(\mips_core|RF|Mux18~17_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[13][13]~q ),
	.datad(\mips_core|RF|registers[15][13]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~18 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \mips_core|RF|registers[10][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \mips_core|RF|registers[9][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \mips_core|RF|registers[9][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \mips_core|RF|registers[8][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \mips_core|RF|Mux18~0 (
// Equation(s):
// \mips_core|RF|Mux18~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][13]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][13]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][13]~q ),
	.datab(\mips_core|RF|registers[8][13]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~0 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \mips_core|RF|Mux18~1 (
// Equation(s):
// \mips_core|RF|Mux18~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux18~0_combout  & ((\mips_core|RF|registers[11][13]~q ))) # (!\mips_core|RF|Mux18~0_combout  & (\mips_core|RF|registers[10][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux18~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[10][13]~q ),
	.datac(\mips_core|RF|registers[11][13]~q ),
	.datad(\mips_core|RF|Mux18~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \mips_core|RF|registers[3][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \mips_core|RF|registers[2][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \mips_core|RF|registers[1][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \mips_core|RF|registers[5][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \mips_core|RF|registers[7][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \mips_core|RF|registers[4][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \mips_core|RF|registers[4][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \mips_core|RF|registers[6][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \mips_core|RF|registers[6][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux18~12 (
// Equation(s):
// \mips_core|RF|Mux18~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][13]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[4][13]~q ))))

	.dataa(\mips_core|RF|registers[4][13]~q ),
	.datab(\mips_core|RF|registers[6][13]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~12 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux18~13 (
// Equation(s):
// \mips_core|RF|Mux18~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux18~12_combout  & ((\mips_core|RF|registers[7][13]~q ))) # (!\mips_core|RF|Mux18~12_combout  & (\mips_core|RF|registers[5][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux18~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][13]~q ),
	.datac(\mips_core|RF|registers[7][13]~q ),
	.datad(\mips_core|RF|Mux18~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux18~14 (
// Equation(s):
// \mips_core|RF|Mux18~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux18~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][13]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][13]~q ),
	.datad(\mips_core|RF|Mux18~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux18~15 (
// Equation(s):
// \mips_core|RF|Mux18~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux18~14_combout  & (\mips_core|RF|registers[3][13]~q )) # (!\mips_core|RF|Mux18~14_combout  & ((\mips_core|RF|registers[2][13]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux18~14_combout ))))

	.dataa(\mips_core|RF|registers[3][13]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][13]~q ),
	.datad(\mips_core|RF|Mux18~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \mips_core|RF|registers[21][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \mips_core|RF|registers[29][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \mips_core|RF|registers[25][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \mips_core|RF|registers[17][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux18~2 (
// Equation(s):
// \mips_core|RF|Mux18~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][13]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][13]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][13]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux18~3 (
// Equation(s):
// \mips_core|RF|Mux18~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux18~2_combout  & ((\mips_core|RF|registers[29][13]~q ))) # (!\mips_core|RF|Mux18~2_combout  & (\mips_core|RF|registers[21][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux18~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[21][13]~q ),
	.datac(\mips_core|RF|registers[29][13]~q ),
	.datad(\mips_core|RF|Mux18~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~3 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \mips_core|RF|registers[20][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[20][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \mips_core|RF|registers[20][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \mips_core|RF|registers[28][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \mips_core|RF|registers[24][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[24][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \mips_core|RF|registers[24][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \mips_core|RF|registers[16][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux18~6 (
// Equation(s):
// \mips_core|RF|Mux18~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][13]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][13]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][13]~q ),
	.datac(\mips_core|RF|registers[16][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux18~7 (
// Equation(s):
// \mips_core|RF|Mux18~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux18~6_combout  & ((\mips_core|RF|registers[28][13]~q ))) # (!\mips_core|RF|Mux18~6_combout  & (\mips_core|RF|registers[20][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux18~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][13]~q ),
	.datac(\mips_core|RF|registers[28][13]~q ),
	.datad(\mips_core|RF|Mux18~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~7 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \mips_core|RF|registers[26][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[26][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \mips_core|RF|registers[26][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \mips_core|RF|registers[30][13]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][13]~feeder_combout  = \mips_core|WriteData_in[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][13]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \mips_core|RF|registers[30][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \mips_core|RF|registers[22][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \mips_core|RF|registers[18][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux18~4 (
// Equation(s):
// \mips_core|RF|Mux18~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][13]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][13]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][13]~q ),
	.datac(\mips_core|RF|registers[18][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux18~5 (
// Equation(s):
// \mips_core|RF|Mux18~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux18~4_combout  & ((\mips_core|RF|registers[30][13]~q ))) # (!\mips_core|RF|Mux18~4_combout  & (\mips_core|RF|registers[26][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux18~4_combout ))))

	.dataa(\mips_core|RF|registers[26][13]~q ),
	.datab(\mips_core|RF|registers[30][13]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|Mux18~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~5 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux18~8 (
// Equation(s):
// \mips_core|RF|Mux18~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # (\mips_core|RF|Mux18~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux18~7_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\mips_core|RF|Mux18~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux18~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~8 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \mips_core|RF|registers[27][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \mips_core|RF|registers[31][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \mips_core|RF|registers[23][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \mips_core|RF|registers[19][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \mips_core|RF|Mux18~9 (
// Equation(s):
// \mips_core|RF|Mux18~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][13]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][13]~q )))))

	.dataa(\mips_core|RF|registers[23][13]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \mips_core|RF|Mux18~10 (
// Equation(s):
// \mips_core|RF|Mux18~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux18~9_combout  & ((\mips_core|RF|registers[31][13]~q ))) # (!\mips_core|RF|Mux18~9_combout  & (\mips_core|RF|registers[27][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux18~9_combout ))))

	.dataa(\mips_core|RF|registers[27][13]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][13]~q ),
	.datad(\mips_core|RF|Mux18~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux18~11 (
// Equation(s):
// \mips_core|RF|Mux18~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux18~8_combout  & ((\mips_core|RF|Mux18~10_combout ))) # (!\mips_core|RF|Mux18~8_combout  & (\mips_core|RF|Mux18~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux18~8_combout ))))

	.dataa(\mips_core|RF|Mux18~3_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux18~8_combout ),
	.datad(\mips_core|RF|Mux18~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~11 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux18~16 (
// Equation(s):
// \mips_core|RF|Mux18~16_combout  = (\mips_core|RF|Mux31~13_combout  & (((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux18~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  
// & (\mips_core|RF|Mux18~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux18~15_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux18~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~16 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux18~19 (
// Equation(s):
// \mips_core|RF|Mux18~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux18~16_combout  & (\mips_core|RF|Mux18~18_combout )) # (!\mips_core|RF|Mux18~16_combout  & ((\mips_core|RF|Mux18~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux18~16_combout ))))

	.dataa(\mips_core|RF|Mux18~18_combout ),
	.datab(\mips_core|RF|Mux18~1_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux18~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~19 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  = \mips_core|RF|Mux18~19_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux18~19_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \mips_core|RF|registers[3][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \mips_core|RF|registers[3][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \mips_core|RF|registers[2][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \mips_core|RF|registers[2][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \mips_core|RF|registers[6][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \mips_core|RF|registers[6][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \mips_core|RF|registers[4][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[12]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][12]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \mips_core|RF|registers[4][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \mips_core|RF|registers[5][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \mips_core|RF|registers[5][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux19~12 (
// Equation(s):
// \mips_core|RF|Mux19~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[5][12]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[4][12]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[4][12]~q ),
	.datab(\mips_core|RF|registers[5][12]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~12 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \mips_core|RF|registers[7][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux19~13 (
// Equation(s):
// \mips_core|RF|Mux19~13_combout  = (\mips_core|RF|Mux19~12_combout  & (((\mips_core|RF|registers[7][12]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux19~12_combout  & (\mips_core|RF|registers[6][12]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[6][12]~q ),
	.datab(\mips_core|RF|Mux19~12_combout ),
	.datac(\mips_core|RF|registers[7][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \mips_core|RF|registers[1][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Mux19~14 (
// Equation(s):
// \mips_core|RF|Mux19~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux19~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][12]~q ))))) # (!\mips_core|RF|Mux31~17_combout  
// & (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux19~13_combout ),
	.datac(\mips_core|RF|registers[1][12]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~14 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux19~15 (
// Equation(s):
// \mips_core|RF|Mux19~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux19~14_combout  & (\mips_core|RF|registers[3][12]~q )) # (!\mips_core|RF|Mux19~14_combout  & ((\mips_core|RF|registers[2][12]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux19~14_combout ))))

	.dataa(\mips_core|RF|registers[3][12]~q ),
	.datab(\mips_core|RF|registers[2][12]~q ),
	.datac(\mips_core|RF|Mux31~14_combout ),
	.datad(\mips_core|RF|Mux19~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~15 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \mips_core|RF|registers[9][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[9][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[9][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \mips_core|RF|registers[9][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \mips_core|RF|registers[10][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \mips_core|RF|registers[10][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \mips_core|RF|registers[8][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[12]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][12]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \mips_core|RF|registers[8][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \mips_core|RF|Mux19~10 (
// Equation(s):
// \mips_core|RF|Mux19~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][12]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[8][12]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[10][12]~q ),
	.datab(\mips_core|RF|registers[8][12]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~10 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \mips_core|RF|Mux19~11 (
// Equation(s):
// \mips_core|RF|Mux19~11_combout  = (\mips_core|RF|Mux19~10_combout  & (((\mips_core|RF|registers[11][12]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux19~10_combout  & (\mips_core|RF|registers[9][12]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[9][12]~q ),
	.datab(\mips_core|RF|registers[11][12]~q ),
	.datac(\mips_core|RF|Mux19~10_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~11 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux19~16 (
// Equation(s):
// \mips_core|RF|Mux19~16_combout  = (\mips_core|RF|Mux31~13_combout  & (((\mips_core|RF|Mux19~11_combout ) # (\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux19~15_combout  & ((!\mips_core|RF|Mux31~10_combout ))))

	.dataa(\mips_core|RF|Mux19~15_combout ),
	.datab(\mips_core|RF|Mux19~11_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux31~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~16 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \mips_core|RF|registers[15][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \mips_core|RF|registers[14][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \mips_core|RF|registers[13][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \mips_core|RF|registers[12][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux19~17 (
// Equation(s):
// \mips_core|RF|Mux19~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][12]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[12][12]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[13][12]~q ),
	.datac(\mips_core|RF|registers[12][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux19~18 (
// Equation(s):
// \mips_core|RF|Mux19~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux19~17_combout  & (\mips_core|RF|registers[15][12]~q )) # (!\mips_core|RF|Mux19~17_combout  & ((\mips_core|RF|registers[14][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux19~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[15][12]~q ),
	.datac(\mips_core|RF|registers[14][12]~q ),
	.datad(\mips_core|RF|Mux19~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \mips_core|RF|registers[27][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \mips_core|RF|registers[23][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \mips_core|RF|registers[19][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux19~7 (
// Equation(s):
// \mips_core|RF|Mux19~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][12]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][12]~q )))))

	.dataa(\mips_core|RF|registers[23][12]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~7 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \mips_core|RF|registers[31][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux19~8 (
// Equation(s):
// \mips_core|RF|Mux19~8_combout  = (\mips_core|RF|Mux19~7_combout  & (((\mips_core|RF|registers[31][12]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux19~7_combout  & (\mips_core|RF|registers[27][12]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[27][12]~q ),
	.datab(\mips_core|RF|Mux19~7_combout ),
	.datac(\mips_core|RF|registers[31][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~8 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \mips_core|RF|registers[22][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \mips_core|RF|registers[18][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[18][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \mips_core|RF|registers[18][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux19~0 (
// Equation(s):
// \mips_core|RF|Mux19~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][12]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][12]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][12]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \mips_core|RF|registers[30][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \mips_core|RF|registers[26][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux19~1 (
// Equation(s):
// \mips_core|RF|Mux19~1_combout  = (\mips_core|RF|Mux19~0_combout  & ((\mips_core|RF|registers[30][12]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux19~0_combout  & (((\mips_core|RF|registers[26][12]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|Mux19~0_combout ),
	.datab(\mips_core|RF|registers[30][12]~q ),
	.datac(\mips_core|RF|registers[26][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~1 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \mips_core|RF|registers[21][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \mips_core|RF|registers[25][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \mips_core|RF|registers[17][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux19~2 (
// Equation(s):
// \mips_core|RF|Mux19~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][12]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][12]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][12]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \mips_core|RF|registers[29][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux19~3 (
// Equation(s):
// \mips_core|RF|Mux19~3_combout  = (\mips_core|RF|Mux19~2_combout  & (((\mips_core|RF|registers[29][12]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux19~2_combout  & (\mips_core|RF|registers[21][12]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[21][12]~q ),
	.datab(\mips_core|RF|Mux19~2_combout ),
	.datac(\mips_core|RF|registers[29][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~3 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \mips_core|RF|registers[24][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[24][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \mips_core|RF|registers[24][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \mips_core|RF|registers[16][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux19~4 (
// Equation(s):
// \mips_core|RF|Mux19~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][12]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][12]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][12]~q ),
	.datac(\mips_core|RF|registers[16][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \mips_core|RF|registers[28][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \mips_core|RF|registers[20][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][12]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[20][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \mips_core|RF|registers[20][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux19~5 (
// Equation(s):
// \mips_core|RF|Mux19~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux19~4_combout  & (\mips_core|RF|registers[28][12]~q )) # (!\mips_core|RF|Mux19~4_combout  & ((\mips_core|RF|registers[20][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|Mux19~4_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|Mux19~4_combout ),
	.datac(\mips_core|RF|registers[28][12]~q ),
	.datad(\mips_core|RF|registers[20][12]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~5 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux19~6 (
// Equation(s):
// \mips_core|RF|Mux19~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux19~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux19~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux19~3_combout ),
	.datad(\mips_core|RF|Mux19~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~6 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux19~9 (
// Equation(s):
// \mips_core|RF|Mux19~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux19~6_combout  & (\mips_core|RF|Mux19~8_combout )) # (!\mips_core|RF|Mux19~6_combout  & ((\mips_core|RF|Mux19~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux19~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux19~8_combout ),
	.datac(\mips_core|RF|Mux19~1_combout ),
	.datad(\mips_core|RF|Mux19~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~9 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux19~19 (
// Equation(s):
// \mips_core|RF|Mux19~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux19~16_combout  & (\mips_core|RF|Mux19~18_combout )) # (!\mips_core|RF|Mux19~16_combout  & ((\mips_core|RF|Mux19~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux19~16_combout ))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux19~16_combout ),
	.datac(\mips_core|RF|Mux19~18_combout ),
	.datad(\mips_core|RF|Mux19~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~19 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  = \mips_core|RF|Mux19~19_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux19~19_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \mips_core|ALU_in2[12]~20 (
// Equation(s):
// \mips_core|ALU_in2[12]~20_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux51~19_combout )))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux51~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[12]~20 .lut_mask = 16'hCFC0;
defparam \mips_core|ALU_in2[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \mips_core|ALU_in2[11]~21 (
// Equation(s):
// \mips_core|ALU_in2[11]~21_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux52~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux52~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[11]~21 .lut_mask = 16'hBB88;
defparam \mips_core|ALU_in2[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \mips_core|RF|registers[11][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \mips_core|RF|registers[11][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \mips_core|RF|registers[10][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \mips_core|RF|registers[8][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \mips_core|RF|registers[8][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \mips_core|RF|registers[9][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \mips_core|RF|Mux20~0 (
// Equation(s):
// \mips_core|RF|Mux20~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[9][11]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][11]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[8][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[9][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \mips_core|RF|Mux20~1 (
// Equation(s):
// \mips_core|RF|Mux20~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux20~0_combout  & (\mips_core|RF|registers[11][11]~q )) # (!\mips_core|RF|Mux20~0_combout  & ((\mips_core|RF|registers[10][11]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux20~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[11][11]~q ),
	.datac(\mips_core|RF|registers[10][11]~q ),
	.datad(\mips_core|RF|Mux20~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \mips_core|RF|registers[14][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \mips_core|RF|registers[12][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux20~17 (
// Equation(s):
// \mips_core|RF|Mux20~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][11]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][11]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][11]~q ),
	.datac(\mips_core|RF|registers[12][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \mips_core|RF|registers[15][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \mips_core|RF|Mux20~18 (
// Equation(s):
// \mips_core|RF|Mux20~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux20~17_combout  & ((\mips_core|RF|registers[15][11]~q ))) # (!\mips_core|RF|Mux20~17_combout  & (\mips_core|RF|registers[13][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux20~17_combout ))))

	.dataa(\mips_core|RF|registers[13][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux20~17_combout ),
	.datad(\mips_core|RF|registers[15][11]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~18 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \mips_core|RF|registers[27][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[27][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[11]~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[27][11]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \mips_core|RF|registers[27][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \mips_core|RF|registers[31][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \mips_core|RF|registers[23][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[23][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[11]~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[23][11]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \mips_core|RF|registers[23][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \mips_core|RF|registers[19][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux20~9 (
// Equation(s):
// \mips_core|RF|Mux20~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][11]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][11]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[23][11]~q ),
	.datac(\mips_core|RF|registers[19][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~9 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux20~10 (
// Equation(s):
// \mips_core|RF|Mux20~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux20~9_combout  & ((\mips_core|RF|registers[31][11]~q ))) # (!\mips_core|RF|Mux20~9_combout  & (\mips_core|RF|registers[27][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux20~9_combout ))))

	.dataa(\mips_core|RF|registers[27][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][11]~q ),
	.datad(\mips_core|RF|Mux20~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \mips_core|RF|registers[21][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \mips_core|RF|registers[25][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \mips_core|RF|registers[17][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \mips_core|RF|Mux20~2 (
// Equation(s):
// \mips_core|RF|Mux20~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][11]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][11]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \mips_core|RF|registers[29][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux20~3 (
// Equation(s):
// \mips_core|RF|Mux20~3_combout  = (\mips_core|RF|Mux20~2_combout  & (((\mips_core|RF|registers[29][11]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux20~2_combout  & (\mips_core|RF|registers[21][11]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[21][11]~q ),
	.datab(\mips_core|RF|Mux20~2_combout ),
	.datac(\mips_core|RF|registers[29][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~3 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \mips_core|RF|registers[30][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[30][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \mips_core|RF|registers[30][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \mips_core|RF|registers[26][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \mips_core|RF|registers[26][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \mips_core|RF|registers[22][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \mips_core|RF|registers[18][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux20~4 (
// Equation(s):
// \mips_core|RF|Mux20~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][11]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][11]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~4 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux20~5 (
// Equation(s):
// \mips_core|RF|Mux20~5_combout  = (\mips_core|RF|Mux20~4_combout  & ((\mips_core|RF|registers[30][11]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux20~4_combout  & (((\mips_core|RF|registers[26][11]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[30][11]~q ),
	.datab(\mips_core|RF|registers[26][11]~q ),
	.datac(\mips_core|RF|Mux20~4_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~5 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \mips_core|RF|registers[24][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \mips_core|RF|registers[24][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \mips_core|RF|registers[16][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux20~6 (
// Equation(s):
// \mips_core|RF|Mux20~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][11]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][11]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][11]~q ),
	.datac(\mips_core|RF|registers[16][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \mips_core|RF|registers[28][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \mips_core|RF|registers[20][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \mips_core|RF|registers[20][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux20~7 (
// Equation(s):
// \mips_core|RF|Mux20~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux20~6_combout  & (\mips_core|RF|registers[28][11]~q )) # (!\mips_core|RF|Mux20~6_combout  & ((\mips_core|RF|registers[20][11]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|Mux20~6_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|Mux20~6_combout ),
	.datac(\mips_core|RF|registers[28][11]~q ),
	.datad(\mips_core|RF|registers[20][11]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~7 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux20~8 (
// Equation(s):
// \mips_core|RF|Mux20~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux20~5_combout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|RF|Mux20~7_combout ))))

	.dataa(\mips_core|RF|Mux20~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux20~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~8 .lut_mask = 16'hCBC8;
defparam \mips_core|RF|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux20~11 (
// Equation(s):
// \mips_core|RF|Mux20~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux20~8_combout  & (\mips_core|RF|Mux20~10_combout )) # (!\mips_core|RF|Mux20~8_combout  & ((\mips_core|RF|Mux20~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux20~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux20~10_combout ),
	.datac(\mips_core|RF|Mux20~3_combout ),
	.datad(\mips_core|RF|Mux20~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \mips_core|RF|registers[3][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \mips_core|RF|registers[2][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \mips_core|RF|registers[1][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \mips_core|RF|registers[5][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[11]~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][11]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N27
dffeas \mips_core|RF|registers[5][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \mips_core|RF|registers[7][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[7][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[11]~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[7][11]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \mips_core|RF|registers[7][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \mips_core|RF|registers[4][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[11]~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][11]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \mips_core|RF|registers[4][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \mips_core|RF|registers[6][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[11]~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][11]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \mips_core|RF|registers[6][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux20~12 (
// Equation(s):
// \mips_core|RF|Mux20~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][11]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[4][11]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[4][11]~q ),
	.datac(\mips_core|RF|registers[6][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~12 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux20~13 (
// Equation(s):
// \mips_core|RF|Mux20~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux20~12_combout  & ((\mips_core|RF|registers[7][11]~q ))) # (!\mips_core|RF|Mux20~12_combout  & (\mips_core|RF|registers[5][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux20~12_combout ))))

	.dataa(\mips_core|RF|registers[5][11]~q ),
	.datab(\mips_core|RF|registers[7][11]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux20~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~13 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux20~14 (
// Equation(s):
// \mips_core|RF|Mux20~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux20~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][11]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][11]~q ),
	.datad(\mips_core|RF|Mux20~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \mips_core|RF|Mux20~15 (
// Equation(s):
// \mips_core|RF|Mux20~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux20~14_combout  & (\mips_core|RF|registers[3][11]~q )) # (!\mips_core|RF|Mux20~14_combout  & ((\mips_core|RF|registers[2][11]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux20~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][11]~q ),
	.datac(\mips_core|RF|registers[2][11]~q ),
	.datad(\mips_core|RF|Mux20~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux20~16 (
// Equation(s):
// \mips_core|RF|Mux20~16_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux20~11_combout ) # ((\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (((!\mips_core|RF|Mux31~13_combout  & \mips_core|RF|Mux20~15_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux20~11_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux20~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~16 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \mips_core|RF|Mux20~19 (
// Equation(s):
// \mips_core|RF|Mux20~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux20~16_combout  & ((\mips_core|RF|Mux20~18_combout ))) # (!\mips_core|RF|Mux20~16_combout  & (\mips_core|RF|Mux20~1_combout )))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux20~16_combout ))))

	.dataa(\mips_core|RF|Mux20~1_combout ),
	.datab(\mips_core|RF|Mux20~18_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux20~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~19 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux20~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux20~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \mips_core|ALU_in2[10]~22 (
// Equation(s):
// \mips_core|ALU_in2[10]~22_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux53~19_combout ))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux53~19_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[10]~22 .lut_mask = 16'hFA50;
defparam \mips_core|ALU_in2[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \mips_core|RF|registers[15][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \mips_core|RF|registers[14][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \mips_core|RF|registers[12][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \mips_core|RF|Mux22~17 (
// Equation(s):
// \mips_core|RF|Mux22~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][9]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][9]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][9]~q ),
	.datac(\mips_core|RF|registers[12][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux22~18 (
// Equation(s):
// \mips_core|RF|Mux22~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux22~17_combout  & (\mips_core|RF|registers[15][9]~q )) # (!\mips_core|RF|Mux22~17_combout  & ((\mips_core|RF|registers[13][9]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux22~17_combout ))))

	.dataa(\mips_core|RF|registers[15][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[13][9]~q ),
	.datad(\mips_core|RF|Mux22~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \mips_core|RF|registers[27][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \mips_core|RF|registers[31][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \mips_core|RF|registers[23][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \mips_core|RF|registers[19][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux22~9 (
// Equation(s):
// \mips_core|RF|Mux22~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][9]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][9]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[23][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[19][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~9 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux22~10 (
// Equation(s):
// \mips_core|RF|Mux22~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux22~9_combout  & ((\mips_core|RF|registers[31][9]~q ))) # (!\mips_core|RF|Mux22~9_combout  & (\mips_core|RF|registers[27][9]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux22~9_combout ))))

	.dataa(\mips_core|RF|registers[27][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][9]~q ),
	.datad(\mips_core|RF|Mux22~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \mips_core|RF|registers[24][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[9]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][9]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \mips_core|RF|registers[24][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \mips_core|RF|registers[16][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux22~6 (
// Equation(s):
// \mips_core|RF|Mux22~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][9]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][9]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][9]~q ),
	.datac(\mips_core|RF|registers[16][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \mips_core|RF|registers[28][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \mips_core|RF|registers[20][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[9]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][9]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[20][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \mips_core|RF|registers[20][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux22~7 (
// Equation(s):
// \mips_core|RF|Mux22~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux22~6_combout  & (\mips_core|RF|registers[28][9]~q )) # (!\mips_core|RF|Mux22~6_combout  & ((\mips_core|RF|registers[20][9]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|Mux22~6_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|Mux22~6_combout ),
	.datac(\mips_core|RF|registers[28][9]~q ),
	.datad(\mips_core|RF|registers[20][9]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~7 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \mips_core|RF|registers[26][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[9]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][9]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \mips_core|RF|registers[26][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \mips_core|RF|registers[30][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[9]~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][9]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[30][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \mips_core|RF|registers[30][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \mips_core|RF|registers[22][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \mips_core|RF|registers[18][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux22~4 (
// Equation(s):
// \mips_core|RF|Mux22~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][9]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][9]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][9]~q ),
	.datac(\mips_core|RF|registers[18][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux22~5 (
// Equation(s):
// \mips_core|RF|Mux22~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux22~4_combout  & ((\mips_core|RF|registers[30][9]~q ))) # (!\mips_core|RF|Mux22~4_combout  & (\mips_core|RF|registers[26][9]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux22~4_combout ))))

	.dataa(\mips_core|RF|registers[26][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[30][9]~q ),
	.datad(\mips_core|RF|Mux22~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~5 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux22~8 (
// Equation(s):
// \mips_core|RF|Mux22~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux22~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux22~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux22~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux22~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~8 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \mips_core|RF|registers[25][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \mips_core|RF|registers[17][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \mips_core|RF|Mux22~2 (
// Equation(s):
// \mips_core|RF|Mux22~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][9]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][9]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \mips_core|RF|registers[21][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \mips_core|RF|registers[29][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \mips_core|RF|Mux22~3 (
// Equation(s):
// \mips_core|RF|Mux22~3_combout  = (\mips_core|RF|Mux22~2_combout  & (((\mips_core|RF|registers[29][9]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux22~2_combout  & (\mips_core|RF|registers[21][9]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux22~2_combout ),
	.datab(\mips_core|RF|registers[21][9]~q ),
	.datac(\mips_core|RF|registers[29][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~3 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux22~11 (
// Equation(s):
// \mips_core|RF|Mux22~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux22~8_combout  & (\mips_core|RF|Mux22~10_combout )) # (!\mips_core|RF|Mux22~8_combout  & ((\mips_core|RF|Mux22~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux22~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux22~10_combout ),
	.datac(\mips_core|RF|Mux22~8_combout ),
	.datad(\mips_core|RF|Mux22~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~11 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \mips_core|RF|registers[3][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \mips_core|RF|registers[2][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \mips_core|RF|registers[5][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[9]~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][9]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \mips_core|RF|registers[5][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \mips_core|RF|registers[6][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[9]~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][9]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \mips_core|RF|registers[6][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \mips_core|RF|registers[4][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[9]~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][9]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \mips_core|RF|registers[4][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux22~12 (
// Equation(s):
// \mips_core|RF|Mux22~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[6][9]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[4][9]~q )))))

	.dataa(\mips_core|RF|registers[6][9]~q ),
	.datab(\mips_core|RF|registers[4][9]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~12 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \mips_core|RF|registers[7][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \mips_core|RF|Mux22~13 (
// Equation(s):
// \mips_core|RF|Mux22~13_combout  = (\mips_core|RF|Mux22~12_combout  & (((\mips_core|RF|registers[7][9]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux22~12_combout  & (\mips_core|RF|registers[5][9]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[5][9]~q ),
	.datab(\mips_core|RF|Mux22~12_combout ),
	.datac(\mips_core|RF|registers[7][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \mips_core|RF|registers[1][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux22~14 (
// Equation(s):
// \mips_core|RF|Mux22~14_combout  = (\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux22~13_combout ) # ((!\mips_core|RF|Mux31~17_combout )))) # (!\mips_core|RF|Mux31~18_combout  & (((\mips_core|RF|registers[1][9]~q  & \mips_core|RF|Mux31~17_combout 
// ))))

	.dataa(\mips_core|RF|Mux31~18_combout ),
	.datab(\mips_core|RF|Mux22~13_combout ),
	.datac(\mips_core|RF|registers[1][9]~q ),
	.datad(\mips_core|RF|Mux31~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~14 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux22~15 (
// Equation(s):
// \mips_core|RF|Mux22~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux22~14_combout  & (\mips_core|RF|registers[3][9]~q )) # (!\mips_core|RF|Mux22~14_combout  & ((\mips_core|RF|registers[2][9]~q ))))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux22~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][9]~q ),
	.datac(\mips_core|RF|registers[2][9]~q ),
	.datad(\mips_core|RF|Mux22~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux22~16 (
// Equation(s):
// \mips_core|RF|Mux22~16_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout ) # ((\mips_core|RF|Mux22~11_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux22~15_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux22~11_combout ),
	.datad(\mips_core|RF|Mux22~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \mips_core|RF|registers[10][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \mips_core|RF|registers[11][9]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][9]~feeder_combout  = \mips_core|WriteData_in[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[9]~23_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][9]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \mips_core|RF|registers[11][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \mips_core|RF|registers[9][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \mips_core|RF|registers[8][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \mips_core|RF|Mux22~0 (
// Equation(s):
// \mips_core|RF|Mux22~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][9]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][9]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \mips_core|RF|Mux22~1 (
// Equation(s):
// \mips_core|RF|Mux22~1_combout  = (\mips_core|RF|Mux22~0_combout  & (((\mips_core|RF|registers[11][9]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux22~0_combout  & (\mips_core|RF|registers[10][9]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[10][9]~q ),
	.datab(\mips_core|RF|registers[11][9]~q ),
	.datac(\mips_core|RF|Mux22~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~1 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux22~19 (
// Equation(s):
// \mips_core|RF|Mux22~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux22~16_combout  & (\mips_core|RF|Mux22~18_combout )) # (!\mips_core|RF|Mux22~16_combout  & ((\mips_core|RF|Mux22~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux22~16_combout ))))

	.dataa(\mips_core|RF|Mux22~18_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux22~16_combout ),
	.datad(\mips_core|RF|Mux22~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux22~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux22~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \mips_core|ALU_in2[9]~23 (
// Equation(s):
// \mips_core|ALU_in2[9]~23_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux54~19_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\mips_core|RF|Mux54~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[9]~23 .lut_mask = 16'hF3C0;
defparam \mips_core|ALU_in2[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \mips_core|RF|registers[15][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][8]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \mips_core|RF|registers[15][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \mips_core|RF|registers[12][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][8]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[12][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \mips_core|RF|registers[12][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \mips_core|RF|registers[13][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[8]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][8]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \mips_core|RF|registers[13][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \mips_core|RF|Mux23~17 (
// Equation(s):
// \mips_core|RF|Mux23~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][8]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[12][8]~q ),
	.datac(\mips_core|RF|registers[13][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \mips_core|RF|Mux23~18 (
// Equation(s):
// \mips_core|RF|Mux23~18_combout  = (\mips_core|RF|Mux23~17_combout  & ((\mips_core|RF|registers[15][8]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux23~17_combout  & (((\mips_core|RF|registers[14][8]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[15][8]~q ),
	.datab(\mips_core|RF|registers[14][8]~q ),
	.datac(\mips_core|RF|Mux23~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~18 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \mips_core|RF|registers[30][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][8]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[30][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \mips_core|RF|registers[30][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \mips_core|RF|registers[26][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \mips_core|RF|registers[18][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][8]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[18][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \mips_core|RF|registers[18][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \mips_core|RF|registers[22][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \mips_core|RF|Mux23~0 (
// Equation(s):
// \mips_core|RF|Mux23~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][8]~q ))))

	.dataa(\mips_core|RF|registers[18][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[22][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~0 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \mips_core|RF|Mux23~1 (
// Equation(s):
// \mips_core|RF|Mux23~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux23~0_combout  & (\mips_core|RF|registers[30][8]~q )) # (!\mips_core|RF|Mux23~0_combout  & ((\mips_core|RF|registers[26][8]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux23~0_combout ))))

	.dataa(\mips_core|RF|registers[30][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][8]~q ),
	.datad(\mips_core|RF|Mux23~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \mips_core|RF|registers[21][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \mips_core|RF|registers[29][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \mips_core|RF|registers[25][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \mips_core|RF|registers[17][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux23~2 (
// Equation(s):
// \mips_core|RF|Mux23~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][8]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][8]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \mips_core|RF|Mux23~3 (
// Equation(s):
// \mips_core|RF|Mux23~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux23~2_combout  & ((\mips_core|RF|registers[29][8]~q ))) # (!\mips_core|RF|Mux23~2_combout  & (\mips_core|RF|registers[21][8]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux23~2_combout ))))

	.dataa(\mips_core|RF|registers[21][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][8]~q ),
	.datad(\mips_core|RF|Mux23~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \mips_core|RF|registers[20][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[8]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][8]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \mips_core|RF|registers[20][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \mips_core|RF|registers[28][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \mips_core|RF|registers[24][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[8]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][8]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[24][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \mips_core|RF|registers[24][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \mips_core|RF|registers[16][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux23~4 (
// Equation(s):
// \mips_core|RF|Mux23~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][8]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][8]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][8]~q ),
	.datac(\mips_core|RF|registers[16][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux23~5 (
// Equation(s):
// \mips_core|RF|Mux23~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux23~4_combout  & ((\mips_core|RF|registers[28][8]~q ))) # (!\mips_core|RF|Mux23~4_combout  & (\mips_core|RF|registers[20][8]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux23~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][8]~q ),
	.datac(\mips_core|RF|registers[28][8]~q ),
	.datad(\mips_core|RF|Mux23~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux23~6 (
// Equation(s):
// \mips_core|RF|Mux23~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux23~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux23~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux23~3_combout ),
	.datad(\mips_core|RF|Mux23~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~6 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \mips_core|RF|registers[27][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \mips_core|RF|registers[31][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \mips_core|RF|registers[23][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \mips_core|RF|registers[19][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux23~7 (
// Equation(s):
// \mips_core|RF|Mux23~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][8]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][8]~q )))))

	.dataa(\mips_core|RF|registers[23][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~7 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux23~8 (
// Equation(s):
// \mips_core|RF|Mux23~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux23~7_combout  & ((\mips_core|RF|registers[31][8]~q ))) # (!\mips_core|RF|Mux23~7_combout  & (\mips_core|RF|registers[27][8]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux23~7_combout ))))

	.dataa(\mips_core|RF|registers[27][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][8]~q ),
	.datad(\mips_core|RF|Mux23~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux23~9 (
// Equation(s):
// \mips_core|RF|Mux23~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux23~6_combout  & ((\mips_core|RF|Mux23~8_combout ))) # (!\mips_core|RF|Mux23~6_combout  & (\mips_core|RF|Mux23~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux23~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux23~1_combout ),
	.datac(\mips_core|RF|Mux23~6_combout ),
	.datad(\mips_core|RF|Mux23~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~9 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \mips_core|RF|registers[3][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \mips_core|RF|registers[2][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \mips_core|RF|registers[1][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \mips_core|RF|registers[6][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N3
dffeas \mips_core|RF|registers[6][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \mips_core|RF|registers[7][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \mips_core|RF|registers[5][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \mips_core|RF|registers[4][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Mux23~12 (
// Equation(s):
// \mips_core|RF|Mux23~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][8]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][8]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[5][8]~q ),
	.datac(\mips_core|RF|registers[4][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux23~13 (
// Equation(s):
// \mips_core|RF|Mux23~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux23~12_combout  & ((\mips_core|RF|registers[7][8]~q ))) # (!\mips_core|RF|Mux23~12_combout  & (\mips_core|RF|registers[6][8]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux23~12_combout ))))

	.dataa(\mips_core|RF|registers[6][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[7][8]~q ),
	.datad(\mips_core|RF|Mux23~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux23~14 (
// Equation(s):
// \mips_core|RF|Mux23~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux23~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][8]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][8]~q ),
	.datad(\mips_core|RF|Mux23~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux23~15 (
// Equation(s):
// \mips_core|RF|Mux23~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux23~14_combout  & (\mips_core|RF|registers[3][8]~q )) # (!\mips_core|RF|Mux23~14_combout  & ((\mips_core|RF|registers[2][8]~q ))))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux23~14_combout ))))

	.dataa(\mips_core|RF|registers[3][8]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][8]~q ),
	.datad(\mips_core|RF|Mux23~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \mips_core|RF|registers[11][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[8]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][8]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \mips_core|RF|registers[11][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \mips_core|RF|registers[9][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \mips_core|RF|registers[8][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[8]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][8]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \mips_core|RF|registers[8][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \mips_core|RF|registers[10][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \mips_core|RF|Mux23~10 (
// Equation(s):
// \mips_core|RF|Mux23~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[8][8]~q ))))

	.dataa(\mips_core|RF|registers[8][8]~q ),
	.datab(\mips_core|RF|registers[10][8]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~10 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \mips_core|RF|Mux23~11 (
// Equation(s):
// \mips_core|RF|Mux23~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux23~10_combout  & (\mips_core|RF|registers[11][8]~q )) # (!\mips_core|RF|Mux23~10_combout  & ((\mips_core|RF|registers[9][8]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux23~10_combout ))))

	.dataa(\mips_core|RF|registers[11][8]~q ),
	.datab(\mips_core|RF|registers[9][8]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux23~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~11 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux23~16 (
// Equation(s):
// \mips_core|RF|Mux23~16_combout  = (\mips_core|RF|Mux31~10_combout  & (\mips_core|RF|Mux31~13_combout )) # (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux23~11_combout ))) # (!\mips_core|RF|Mux31~13_combout  & 
// (\mips_core|RF|Mux23~15_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux23~15_combout ),
	.datad(\mips_core|RF|Mux23~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux23~19 (
// Equation(s):
// \mips_core|RF|Mux23~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux23~16_combout  & (\mips_core|RF|Mux23~18_combout )) # (!\mips_core|RF|Mux23~16_combout  & ((\mips_core|RF|Mux23~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux23~16_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux23~18_combout ),
	.datac(\mips_core|RF|Mux23~9_combout ),
	.datad(\mips_core|RF|Mux23~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux23~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux23~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \mips_core|ALU_in2[8]~24 (
// Equation(s):
// \mips_core|ALU_in2[8]~24_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux55~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux55~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[8]~24 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[7]~25_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[7]~25_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[7]~25_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[8]~24_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[8]~24_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[8]~24_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[9]~23_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[9]~23_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[9]~23_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \mips_core|RF|registers[14][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][10]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \mips_core|RF|registers[14][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \mips_core|RF|registers[13][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[10]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][10]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[13][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \mips_core|RF|registers[13][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \mips_core|RF|registers[12][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux21~17 (
// Equation(s):
// \mips_core|RF|Mux21~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][10]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[12][10]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[13][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[12][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~17 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux21~18 (
// Equation(s):
// \mips_core|RF|Mux21~18_combout  = (\mips_core|RF|Mux21~17_combout  & (((\mips_core|RF|registers[15][10]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux21~17_combout  & (\mips_core|RF|registers[14][10]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[14][10]~q ),
	.datab(\mips_core|RF|registers[15][10]~q ),
	.datac(\mips_core|RF|Mux21~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~18 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \mips_core|RF|registers[27][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \mips_core|RF|registers[31][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \mips_core|RF|registers[23][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \mips_core|RF|registers[19][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux21~7 (
// Equation(s):
// \mips_core|RF|Mux21~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][10]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][10]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[23][10]~q ),
	.datac(\mips_core|RF|registers[19][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~7 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux21~8 (
// Equation(s):
// \mips_core|RF|Mux21~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux21~7_combout  & ((\mips_core|RF|registers[31][10]~q ))) # (!\mips_core|RF|Mux21~7_combout  & (\mips_core|RF|registers[27][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux21~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[27][10]~q ),
	.datac(\mips_core|RF|registers[31][10]~q ),
	.datad(\mips_core|RF|Mux21~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~8 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \mips_core|RF|registers[20][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[10]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][10]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[20][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \mips_core|RF|registers[20][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \mips_core|RF|registers[28][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \mips_core|RF|registers[16][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \mips_core|RF|registers[24][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[24][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[10]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[24][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[24][10]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[24][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \mips_core|RF|registers[24][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux21~4 (
// Equation(s):
// \mips_core|RF|Mux21~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ) # ((\mips_core|RF|registers[24][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[16][10]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[16][10]~q ),
	.datad(\mips_core|RF|registers[24][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~4 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux21~5 (
// Equation(s):
// \mips_core|RF|Mux21~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux21~4_combout  & ((\mips_core|RF|registers[28][10]~q ))) # (!\mips_core|RF|Mux21~4_combout  & (\mips_core|RF|registers[20][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux21~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][10]~q ),
	.datac(\mips_core|RF|registers[28][10]~q ),
	.datad(\mips_core|RF|Mux21~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \mips_core|RF|registers[21][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \mips_core|RF|registers[29][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \mips_core|RF|registers[25][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \mips_core|RF|registers[17][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux21~2 (
// Equation(s):
// \mips_core|RF|Mux21~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][10]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][10]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux21~3 (
// Equation(s):
// \mips_core|RF|Mux21~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux21~2_combout  & ((\mips_core|RF|registers[29][10]~q ))) # (!\mips_core|RF|Mux21~2_combout  & (\mips_core|RF|registers[21][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux21~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[21][10]~q ),
	.datac(\mips_core|RF|registers[29][10]~q ),
	.datad(\mips_core|RF|Mux21~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~3 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux21~6 (
// Equation(s):
// \mips_core|RF|Mux21~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux21~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux21~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux21~5_combout ),
	.datad(\mips_core|RF|Mux21~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \mips_core|RF|registers[26][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[26][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[26][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[26][10]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[26][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \mips_core|RF|registers[26][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \mips_core|RF|registers[22][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \mips_core|RF|registers[18][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux21~0 (
// Equation(s):
// \mips_core|RF|Mux21~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][10]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][10]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \mips_core|RF|registers[30][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[30][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[30][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[30][10]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[30][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \mips_core|RF|registers[30][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[30][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux21~1 (
// Equation(s):
// \mips_core|RF|Mux21~1_combout  = (\mips_core|RF|Mux21~0_combout  & (((\mips_core|RF|registers[30][10]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux21~0_combout  & (\mips_core|RF|registers[26][10]~q  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\mips_core|RF|registers[26][10]~q ),
	.datab(\mips_core|RF|Mux21~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|registers[30][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~1 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux21~9 (
// Equation(s):
// \mips_core|RF|Mux21~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux21~6_combout  & (\mips_core|RF|Mux21~8_combout )) # (!\mips_core|RF|Mux21~6_combout  & ((\mips_core|RF|Mux21~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux21~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux21~8_combout ),
	.datac(\mips_core|RF|Mux21~6_combout ),
	.datad(\mips_core|RF|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~9 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \mips_core|RF|registers[11][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][10]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \mips_core|RF|registers[11][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \mips_core|RF|registers[9][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \mips_core|RF|registers[10][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \mips_core|RF|registers[8][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][10]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \mips_core|RF|registers[8][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux21~10 (
// Equation(s):
// \mips_core|RF|Mux21~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[10][10]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[8][10]~q )))))

	.dataa(\mips_core|RF|registers[10][10]~q ),
	.datab(\mips_core|RF|registers[8][10]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~10 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux21~11 (
// Equation(s):
// \mips_core|RF|Mux21~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux21~10_combout  & (\mips_core|RF|registers[11][10]~q )) # (!\mips_core|RF|Mux21~10_combout  & ((\mips_core|RF|registers[9][10]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux21~10_combout ))))

	.dataa(\mips_core|RF|registers[11][10]~q ),
	.datab(\mips_core|RF|registers[9][10]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux21~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~11 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \mips_core|RF|registers[3][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \mips_core|RF|registers[2][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[2][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[2][10]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \mips_core|RF|registers[2][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \mips_core|RF|registers[1][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \mips_core|RF|registers[6][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[10]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][10]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \mips_core|RF|registers[6][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \mips_core|RF|registers[7][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \mips_core|RF|registers[4][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[10]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][10]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \mips_core|RF|registers[4][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \mips_core|RF|registers[5][10]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][10]~feeder_combout  = \mips_core|WriteData_in[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[10]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][10]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \mips_core|RF|registers[5][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux21~12 (
// Equation(s):
// \mips_core|RF|Mux21~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[5][10]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[4][10]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[4][10]~q ),
	.datab(\mips_core|RF|registers[5][10]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~12 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux21~13 (
// Equation(s):
// \mips_core|RF|Mux21~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux21~12_combout  & ((\mips_core|RF|registers[7][10]~q ))) # (!\mips_core|RF|Mux21~12_combout  & (\mips_core|RF|registers[6][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux21~12_combout ))))

	.dataa(\mips_core|RF|registers[6][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[7][10]~q ),
	.datad(\mips_core|RF|Mux21~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux21~14 (
// Equation(s):
// \mips_core|RF|Mux21~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux21~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][10]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][10]~q ),
	.datad(\mips_core|RF|Mux21~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux21~15 (
// Equation(s):
// \mips_core|RF|Mux21~15_combout  = (\mips_core|RF|Mux21~14_combout  & ((\mips_core|RF|registers[3][10]~q ) # ((!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux21~14_combout  & (((\mips_core|RF|registers[2][10]~q  & \mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|registers[3][10]~q ),
	.datab(\mips_core|RF|registers[2][10]~q ),
	.datac(\mips_core|RF|Mux21~14_combout ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~15 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux21~16 (
// Equation(s):
// \mips_core|RF|Mux21~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout ) # ((\mips_core|RF|Mux21~11_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux21~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux21~11_combout ),
	.datad(\mips_core|RF|Mux21~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux21~19 (
// Equation(s):
// \mips_core|RF|Mux21~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux21~16_combout  & (\mips_core|RF|Mux21~18_combout )) # (!\mips_core|RF|Mux21~16_combout  & ((\mips_core|RF|Mux21~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux21~16_combout ))))

	.dataa(\mips_core|RF|Mux21~18_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux21~9_combout ),
	.datad(\mips_core|RF|Mux21~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~19 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux21~19_combout )

	.dataa(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|RF|Mux21~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ) # (\mips_core|ALU_in2[10]~22_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[10]~22_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[11]~21_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[11]~21_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[12]~20_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[12]~20_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[12]~20_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[13]~19_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[13]~19_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[13]~19_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[14]~18_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[14]~18_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[14]~18_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[15]~17_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[15]~17_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[15]~17_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout  = \mips_core|ALU_in2[16]~16_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[16]~16_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1 .lut_mask = 16'hCE0A;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \mips_core|RF|registers[14][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \mips_core|RF|registers[13][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \mips_core|RF|registers[12][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[12][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[20]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[12][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[12][20]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[12][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \mips_core|RF|registers[12][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux11~17 (
// Equation(s):
// \mips_core|RF|Mux11~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[13][20]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[12][20]~q )))))

	.dataa(\mips_core|RF|registers[13][20]~q ),
	.datab(\mips_core|RF|registers[12][20]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~17 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Mux11~18 (
// Equation(s):
// \mips_core|RF|Mux11~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux11~17_combout  & (\mips_core|RF|registers[15][20]~q )) # (!\mips_core|RF|Mux11~17_combout  & ((\mips_core|RF|registers[14][20]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux11~17_combout ))))

	.dataa(\mips_core|RF|registers[15][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[14][20]~q ),
	.datad(\mips_core|RF|Mux11~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \mips_core|RF|registers[27][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[27][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[20]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[27][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[27][20]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[27][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \mips_core|RF|registers[27][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[27][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \mips_core|RF|registers[23][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \mips_core|RF|registers[19][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux11~7 (
// Equation(s):
// \mips_core|RF|Mux11~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][20]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][20]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[23][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[19][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~7 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \mips_core|RF|registers[31][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux11~8 (
// Equation(s):
// \mips_core|RF|Mux11~8_combout  = (\mips_core|RF|Mux11~7_combout  & (((\mips_core|RF|registers[31][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux11~7_combout  & (\mips_core|RF|registers[27][20]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[27][20]~q ),
	.datab(\mips_core|RF|Mux11~7_combout ),
	.datac(\mips_core|RF|registers[31][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~8 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \mips_core|RF|registers[30][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \mips_core|RF|registers[26][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \mips_core|RF|registers[22][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[22][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[20]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[22][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[22][20]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[22][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \mips_core|RF|registers[22][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \mips_core|RF|registers[18][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[20]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][20]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[18][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \mips_core|RF|registers[18][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \mips_core|RF|Mux11~0 (
// Equation(s):
// \mips_core|RF|Mux11~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][20]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][20]~q )))))

	.dataa(\mips_core|RF|registers[22][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[18][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~0 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux11~1 (
// Equation(s):
// \mips_core|RF|Mux11~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux11~0_combout  & (\mips_core|RF|registers[30][20]~q )) # (!\mips_core|RF|Mux11~0_combout  & ((\mips_core|RF|registers[26][20]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux11~0_combout ))))

	.dataa(\mips_core|RF|registers[30][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][20]~q ),
	.datad(\mips_core|RF|Mux11~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \mips_core|RF|registers[20][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[20][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[20]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[20][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[20][20]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[20][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \mips_core|RF|registers[20][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[20][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \mips_core|RF|registers[16][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \mips_core|RF|registers[24][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux11~4 (
// Equation(s):
// \mips_core|RF|Mux11~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][20]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][20]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][20]~q ),
	.datad(\mips_core|RF|registers[24][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~4 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \mips_core|RF|registers[28][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux11~5 (
// Equation(s):
// \mips_core|RF|Mux11~5_combout  = (\mips_core|RF|Mux11~4_combout  & (((\mips_core|RF|registers[28][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux11~4_combout  & (\mips_core|RF|registers[20][20]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[20][20]~q ),
	.datab(\mips_core|RF|Mux11~4_combout ),
	.datac(\mips_core|RF|registers[28][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~5 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \mips_core|RF|registers[21][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \mips_core|RF|registers[25][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \mips_core|RF|registers[17][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux11~2 (
// Equation(s):
// \mips_core|RF|Mux11~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][20]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][20]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[25][20]~q ),
	.datac(\mips_core|RF|registers[17][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \mips_core|RF|registers[29][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \mips_core|RF|Mux11~3 (
// Equation(s):
// \mips_core|RF|Mux11~3_combout  = (\mips_core|RF|Mux11~2_combout  & (((\mips_core|RF|registers[29][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux11~2_combout  & (\mips_core|RF|registers[21][20]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[21][20]~q ),
	.datab(\mips_core|RF|Mux11~2_combout ),
	.datac(\mips_core|RF|registers[29][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~3 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Mux11~6 (
// Equation(s):
// \mips_core|RF|Mux11~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux11~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux11~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux11~5_combout ),
	.datac(\mips_core|RF|Mux11~3_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~6 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \mips_core|RF|Mux11~9 (
// Equation(s):
// \mips_core|RF|Mux11~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux11~6_combout  & (\mips_core|RF|Mux11~8_combout )) # (!\mips_core|RF|Mux11~6_combout  & ((\mips_core|RF|Mux11~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux11~6_combout ))))

	.dataa(\mips_core|RF|Mux11~8_combout ),
	.datab(\mips_core|RF|Mux11~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux11~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~9 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \mips_core|RF|registers[9][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \mips_core|RF|registers[10][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \mips_core|RF|registers[8][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux11~10 (
// Equation(s):
// \mips_core|RF|Mux11~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][20]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[8][20]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[10][20]~q ),
	.datac(\mips_core|RF|registers[8][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~10 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \mips_core|RF|registers[11][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux11~11 (
// Equation(s):
// \mips_core|RF|Mux11~11_combout  = (\mips_core|RF|Mux11~10_combout  & (((\mips_core|RF|registers[11][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux11~10_combout  & (\mips_core|RF|registers[9][20]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[9][20]~q ),
	.datab(\mips_core|RF|Mux11~10_combout ),
	.datac(\mips_core|RF|registers[11][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~11 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \mips_core|RF|registers[3][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \mips_core|RF|registers[2][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \mips_core|RF|registers[6][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \mips_core|RF|registers[4][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[20]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][20]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \mips_core|RF|registers[4][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \mips_core|RF|registers[5][20]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][20]~feeder_combout  = \mips_core|WriteData_in[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[20]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][20]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[5][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \mips_core|RF|registers[5][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Mux11~12 (
// Equation(s):
// \mips_core|RF|Mux11~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[5][20]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[4][20]~q ))))

	.dataa(\mips_core|RF|registers[4][20]~q ),
	.datab(\mips_core|RF|registers[5][20]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~12 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \mips_core|RF|registers[7][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux11~13 (
// Equation(s):
// \mips_core|RF|Mux11~13_combout  = (\mips_core|RF|Mux11~12_combout  & (((\mips_core|RF|registers[7][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux11~12_combout  & (\mips_core|RF|registers[6][20]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[6][20]~q ),
	.datab(\mips_core|RF|Mux11~12_combout ),
	.datac(\mips_core|RF|registers[7][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \mips_core|RF|registers[1][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux11~14 (
// Equation(s):
// \mips_core|RF|Mux11~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux11~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][20]~q ))))) # (!\mips_core|RF|Mux31~17_combout  
// & (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux11~13_combout ),
	.datac(\mips_core|RF|registers[1][20]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~14 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux11~15 (
// Equation(s):
// \mips_core|RF|Mux11~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux11~14_combout  & (\mips_core|RF|registers[3][20]~q )) # (!\mips_core|RF|Mux11~14_combout  & ((\mips_core|RF|registers[2][20]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux11~14_combout ))))

	.dataa(\mips_core|RF|registers[3][20]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][20]~q ),
	.datad(\mips_core|RF|Mux11~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux11~16 (
// Equation(s):
// \mips_core|RF|Mux11~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux11~11_combout ) # ((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (((!\mips_core|RF|Mux31~10_combout  & \mips_core|RF|Mux11~15_combout ))))

	.dataa(\mips_core|RF|Mux11~11_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux11~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~16 .lut_mask = 16'hCBC8;
defparam \mips_core|RF|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux11~19 (
// Equation(s):
// \mips_core|RF|Mux11~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux11~16_combout  & (\mips_core|RF|Mux11~18_combout )) # (!\mips_core|RF|Mux11~16_combout  & ((\mips_core|RF|Mux11~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux11~16_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux11~18_combout ),
	.datac(\mips_core|RF|Mux11~9_combout ),
	.datad(\mips_core|RF|Mux11~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux11~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux11~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \mips_core|ALU_in2[20]~12 (
// Equation(s):
// \mips_core|ALU_in2[20]~12_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux43~19_combout ))

	.dataa(gnd),
	.datab(\mips_core|RF|Mux43~19_combout ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[20]~12 .lut_mask = 16'hFC0C;
defparam \mips_core|ALU_in2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[20]~12_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[20]~12_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_in2[20]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \mips_core|RF|registers[13][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \mips_core|RF|registers[14][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \mips_core|RF|registers[12][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux12~17 (
// Equation(s):
// \mips_core|RF|Mux12~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][19]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][19]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][19]~q ),
	.datac(\mips_core|RF|registers[12][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux12~18 (
// Equation(s):
// \mips_core|RF|Mux12~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux12~17_combout  & (\mips_core|RF|registers[15][19]~q )) # (!\mips_core|RF|Mux12~17_combout  & ((\mips_core|RF|registers[13][19]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux12~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[15][19]~q ),
	.datac(\mips_core|RF|registers[13][19]~q ),
	.datad(\mips_core|RF|Mux12~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \mips_core|RF|registers[10][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \mips_core|RF|registers[9][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \mips_core|RF|registers[8][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \mips_core|RF|Mux12~0 (
// Equation(s):
// \mips_core|RF|Mux12~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][19]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][19]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \mips_core|RF|registers[11][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \mips_core|RF|Mux12~1 (
// Equation(s):
// \mips_core|RF|Mux12~1_combout  = (\mips_core|RF|Mux12~0_combout  & (((\mips_core|RF|registers[11][19]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux12~0_combout  & (\mips_core|RF|registers[10][19]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[10][19]~q ),
	.datab(\mips_core|RF|Mux12~0_combout ),
	.datac(\mips_core|RF|registers[11][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~1 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \mips_core|RF|registers[3][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \mips_core|RF|registers[2][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \mips_core|RF|registers[1][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \mips_core|RF|registers[5][19]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][19]~feeder_combout  = \mips_core|WriteData_in[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[19]~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][19]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas \mips_core|RF|registers[5][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \mips_core|RF|registers[7][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \mips_core|RF|registers[6][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \mips_core|RF|registers[4][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux12~12 (
// Equation(s):
// \mips_core|RF|Mux12~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[6][19]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[4][19]~q )))))

	.dataa(\mips_core|RF|registers[6][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[4][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~12 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux12~13 (
// Equation(s):
// \mips_core|RF|Mux12~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux12~12_combout  & ((\mips_core|RF|registers[7][19]~q ))) # (!\mips_core|RF|Mux12~12_combout  & (\mips_core|RF|registers[5][19]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux12~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][19]~q ),
	.datac(\mips_core|RF|registers[7][19]~q ),
	.datad(\mips_core|RF|Mux12~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux12~14 (
// Equation(s):
// \mips_core|RF|Mux12~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux12~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][19]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][19]~q ),
	.datad(\mips_core|RF|Mux12~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux12~15 (
// Equation(s):
// \mips_core|RF|Mux12~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux12~14_combout  & (\mips_core|RF|registers[3][19]~q )) # (!\mips_core|RF|Mux12~14_combout  & ((\mips_core|RF|registers[2][19]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux12~14_combout ))))

	.dataa(\mips_core|RF|registers[3][19]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][19]~q ),
	.datad(\mips_core|RF|Mux12~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \mips_core|RF|registers[27][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \mips_core|RF|registers[31][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \mips_core|RF|registers[19][19]~feeder (
// Equation(s):
// \mips_core|RF|registers[19][19]~feeder_combout  = \mips_core|WriteData_in[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[19]~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[19][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[19][19]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[19][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \mips_core|RF|registers[19][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \mips_core|RF|registers[23][19]~feeder (
// Equation(s):
// \mips_core|RF|registers[23][19]~feeder_combout  = \mips_core|WriteData_in[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[19]~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[23][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[23][19]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[23][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \mips_core|RF|registers[23][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \mips_core|RF|Mux12~9 (
// Equation(s):
// \mips_core|RF|Mux12~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[23][19]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][19]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[19][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[23][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~9 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \mips_core|RF|Mux12~10 (
// Equation(s):
// \mips_core|RF|Mux12~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux12~9_combout  & ((\mips_core|RF|registers[31][19]~q ))) # (!\mips_core|RF|Mux12~9_combout  & (\mips_core|RF|registers[27][19]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux12~9_combout ))))

	.dataa(\mips_core|RF|registers[27][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][19]~q ),
	.datad(\mips_core|RF|Mux12~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \mips_core|RF|registers[20][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \mips_core|RF|registers[28][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \mips_core|RF|registers[24][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \mips_core|RF|registers[16][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux12~6 (
// Equation(s):
// \mips_core|RF|Mux12~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][19]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[16][19]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[24][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~6 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux12~7 (
// Equation(s):
// \mips_core|RF|Mux12~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux12~6_combout  & ((\mips_core|RF|registers[28][19]~q ))) # (!\mips_core|RF|Mux12~6_combout  & (\mips_core|RF|registers[20][19]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux12~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][19]~q ),
	.datac(\mips_core|RF|registers[28][19]~q ),
	.datad(\mips_core|RF|Mux12~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~7 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \mips_core|RF|registers[26][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \mips_core|RF|registers[30][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \mips_core|RF|registers[22][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \mips_core|RF|registers[18][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux12~4 (
// Equation(s):
// \mips_core|RF|Mux12~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][19]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][19]~q )))))

	.dataa(\mips_core|RF|registers[22][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[18][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~4 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux12~5 (
// Equation(s):
// \mips_core|RF|Mux12~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux12~4_combout  & ((\mips_core|RF|registers[30][19]~q ))) # (!\mips_core|RF|Mux12~4_combout  & (\mips_core|RF|registers[26][19]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux12~4_combout ))))

	.dataa(\mips_core|RF|registers[26][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[30][19]~q ),
	.datad(\mips_core|RF|Mux12~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~5 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux12~8 (
// Equation(s):
// \mips_core|RF|Mux12~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux12~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux12~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux12~7_combout ),
	.datad(\mips_core|RF|Mux12~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~8 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \mips_core|RF|registers[25][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \mips_core|RF|registers[17][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Mux12~2 (
// Equation(s):
// \mips_core|RF|Mux12~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][19]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][19]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[25][19]~q ),
	.datac(\mips_core|RF|registers[17][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \mips_core|RF|registers[21][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \mips_core|RF|registers[29][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \mips_core|RF|Mux12~3 (
// Equation(s):
// \mips_core|RF|Mux12~3_combout  = (\mips_core|RF|Mux12~2_combout  & (((\mips_core|RF|registers[29][19]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux12~2_combout  & (\mips_core|RF|registers[21][19]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux12~2_combout ),
	.datab(\mips_core|RF|registers[21][19]~q ),
	.datac(\mips_core|RF|registers[29][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~3 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux12~11 (
// Equation(s):
// \mips_core|RF|Mux12~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux12~8_combout  & (\mips_core|RF|Mux12~10_combout )) # (!\mips_core|RF|Mux12~8_combout  & ((\mips_core|RF|Mux12~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux12~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux12~10_combout ),
	.datac(\mips_core|RF|Mux12~8_combout ),
	.datad(\mips_core|RF|Mux12~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~11 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \mips_core|RF|Mux12~16 (
// Equation(s):
// \mips_core|RF|Mux12~16_combout  = (\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux31~10_combout )) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux12~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux12~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux12~15_combout ),
	.datad(\mips_core|RF|Mux12~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux12~19 (
// Equation(s):
// \mips_core|RF|Mux12~19_combout  = (\mips_core|RF|Mux12~16_combout  & ((\mips_core|RF|Mux12~18_combout ) # ((!\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux12~16_combout  & (((\mips_core|RF|Mux12~1_combout  & \mips_core|RF|Mux31~13_combout ))))

	.dataa(\mips_core|RF|Mux12~18_combout ),
	.datab(\mips_core|RF|Mux12~1_combout ),
	.datac(\mips_core|RF|Mux12~16_combout ),
	.datad(\mips_core|RF|Mux31~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~19 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux12~19_combout )

	.dataa(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|RF|Mux12~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \mips_core|ALU_in2[19]~13 (
// Equation(s):
// \mips_core|ALU_in2[19]~13_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux44~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|RF|Mux44~19_combout ),
	.datac(gnd),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[19]~13 .lut_mask = 16'hAACC;
defparam \mips_core|ALU_in2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \mips_core|RF|registers[27][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \mips_core|RF|registers[31][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \mips_core|RF|registers[23][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \mips_core|RF|registers[19][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \mips_core|RF|Mux13~7 (
// Equation(s):
// \mips_core|RF|Mux13~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][18]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[23][18]~q ),
	.datac(\mips_core|RF|registers[19][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~7 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \mips_core|RF|Mux13~8 (
// Equation(s):
// \mips_core|RF|Mux13~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux13~7_combout  & ((\mips_core|RF|registers[31][18]~q ))) # (!\mips_core|RF|Mux13~7_combout  & (\mips_core|RF|registers[27][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux13~7_combout ))))

	.dataa(\mips_core|RF|registers[27][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][18]~q ),
	.datad(\mips_core|RF|Mux13~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \mips_core|RF|registers[30][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \mips_core|RF|registers[26][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \mips_core|RF|registers[22][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux13~0 (
// Equation(s):
// \mips_core|RF|Mux13~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][18]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][18]~q ),
	.datac(\mips_core|RF|registers[18][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~0 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux13~1 (
// Equation(s):
// \mips_core|RF|Mux13~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux13~0_combout  & (\mips_core|RF|registers[30][18]~q )) # (!\mips_core|RF|Mux13~0_combout  & ((\mips_core|RF|registers[26][18]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux13~0_combout ))))

	.dataa(\mips_core|RF|registers[30][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][18]~q ),
	.datad(\mips_core|RF|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \mips_core|RF|registers[20][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \mips_core|RF|registers[28][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \mips_core|RF|registers[16][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \mips_core|RF|registers[24][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux13~4 (
// Equation(s):
// \mips_core|RF|Mux13~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][18]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][18]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][18]~q ),
	.datad(\mips_core|RF|registers[24][18]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~4 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux13~5 (
// Equation(s):
// \mips_core|RF|Mux13~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux13~4_combout  & ((\mips_core|RF|registers[28][18]~q ))) # (!\mips_core|RF|Mux13~4_combout  & (\mips_core|RF|registers[20][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux13~4_combout ))))

	.dataa(\mips_core|RF|registers[20][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[28][18]~q ),
	.datad(\mips_core|RF|Mux13~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~5 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \mips_core|RF|registers[21][18]~feeder (
// Equation(s):
// \mips_core|RF|registers[21][18]~feeder_combout  = \mips_core|WriteData_in[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[18]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[21][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[21][18]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[21][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \mips_core|RF|registers[21][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \mips_core|RF|registers[29][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \mips_core|RF|registers[25][18]~feeder (
// Equation(s):
// \mips_core|RF|registers[25][18]~feeder_combout  = \mips_core|WriteData_in[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[18]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[25][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[25][18]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[25][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \mips_core|RF|registers[25][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \mips_core|RF|registers[17][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Mux13~2 (
// Equation(s):
// \mips_core|RF|Mux13~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][18]~q )))))

	.dataa(\mips_core|RF|registers[25][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[17][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~2 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Mux13~3 (
// Equation(s):
// \mips_core|RF|Mux13~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux13~2_combout  & ((\mips_core|RF|registers[29][18]~q ))) # (!\mips_core|RF|Mux13~2_combout  & (\mips_core|RF|registers[21][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux13~2_combout ))))

	.dataa(\mips_core|RF|registers[21][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][18]~q ),
	.datad(\mips_core|RF|Mux13~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \mips_core|RF|Mux13~6 (
// Equation(s):
// \mips_core|RF|Mux13~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux13~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux13~5_combout ))))

	.dataa(\mips_core|RF|Mux13~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux13~3_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~6 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \mips_core|RF|Mux13~9 (
// Equation(s):
// \mips_core|RF|Mux13~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux13~6_combout  & (\mips_core|RF|Mux13~8_combout )) # (!\mips_core|RF|Mux13~6_combout  & ((\mips_core|RF|Mux13~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux13~6_combout ))))

	.dataa(\mips_core|RF|Mux13~8_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux13~1_combout ),
	.datad(\mips_core|RF|Mux13~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~9 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \mips_core|RF|registers[15][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \mips_core|RF|registers[14][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \mips_core|RF|registers[12][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \mips_core|RF|registers[13][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \mips_core|RF|Mux13~17 (
// Equation(s):
// \mips_core|RF|Mux13~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # ((\mips_core|RF|registers[13][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[12][18]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[12][18]~q ),
	.datad(\mips_core|RF|registers[13][18]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~17 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux13~18 (
// Equation(s):
// \mips_core|RF|Mux13~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux13~17_combout  & (\mips_core|RF|registers[15][18]~q )) # (!\mips_core|RF|Mux13~17_combout  & ((\mips_core|RF|registers[14][18]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux13~17_combout ))))

	.dataa(\mips_core|RF|registers[15][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[14][18]~q ),
	.datad(\mips_core|RF|Mux13~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \mips_core|RF|registers[10][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \mips_core|RF|registers[8][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux13~10 (
// Equation(s):
// \mips_core|RF|Mux13~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[10][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[8][18]~q )))))

	.dataa(\mips_core|RF|registers[10][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~10 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \mips_core|RF|registers[9][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \mips_core|RF|registers[11][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \mips_core|RF|Mux13~11 (
// Equation(s):
// \mips_core|RF|Mux13~11_combout  = (\mips_core|RF|Mux13~10_combout  & (((\mips_core|RF|registers[11][18]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux13~10_combout  & (\mips_core|RF|registers[9][18]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|Mux13~10_combout ),
	.datab(\mips_core|RF|registers[9][18]~q ),
	.datac(\mips_core|RF|registers[11][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~11 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \mips_core|RF|registers[1][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \mips_core|RF|registers[6][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \mips_core|RF|registers[7][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \mips_core|RF|registers[5][18]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][18]~feeder_combout  = \mips_core|WriteData_in[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[18]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][18]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \mips_core|RF|registers[5][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \mips_core|RF|registers[4][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux13~12 (
// Equation(s):
// \mips_core|RF|Mux13~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[5][18]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[4][18]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[5][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[4][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~12 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux13~13 (
// Equation(s):
// \mips_core|RF|Mux13~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux13~12_combout  & ((\mips_core|RF|registers[7][18]~q ))) # (!\mips_core|RF|Mux13~12_combout  & (\mips_core|RF|registers[6][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux13~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][18]~q ),
	.datac(\mips_core|RF|registers[7][18]~q ),
	.datad(\mips_core|RF|Mux13~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux13~14 (
// Equation(s):
// \mips_core|RF|Mux13~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux13~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][18]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][18]~q ),
	.datad(\mips_core|RF|Mux13~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \mips_core|RF|registers[3][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \mips_core|RF|registers[2][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux13~15 (
// Equation(s):
// \mips_core|RF|Mux13~15_combout  = (\mips_core|RF|Mux13~14_combout  & ((\mips_core|RF|registers[3][18]~q ) # ((!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux13~14_combout  & (((\mips_core|RF|registers[2][18]~q  & \mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|Mux13~14_combout ),
	.datab(\mips_core|RF|registers[3][18]~q ),
	.datac(\mips_core|RF|registers[2][18]~q ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~15 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux13~16 (
// Equation(s):
// \mips_core|RF|Mux13~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux13~11_combout ) # ((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (((!\mips_core|RF|Mux31~10_combout  & \mips_core|RF|Mux13~15_combout ))))

	.dataa(\mips_core|RF|Mux13~11_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux13~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~16 .lut_mask = 16'hCBC8;
defparam \mips_core|RF|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux13~19 (
// Equation(s):
// \mips_core|RF|Mux13~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux13~16_combout  & ((\mips_core|RF|Mux13~18_combout ))) # (!\mips_core|RF|Mux13~16_combout  & (\mips_core|RF|Mux13~9_combout )))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux13~16_combout ))))

	.dataa(\mips_core|RF|Mux13~9_combout ),
	.datab(\mips_core|RF|Mux13~18_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux13~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~19 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  = \mips_core|RF|Mux13~19_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(\mips_core|RF|Mux13~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \mips_core|ALU_in2[18]~14 (
// Equation(s):
// \mips_core|ALU_in2[18]~14_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux45~19_combout ))

	.dataa(\mips_core|RF|Mux45~19_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[18]~14 .lut_mask = 16'hF0AA;
defparam \mips_core|ALU_in2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \mips_core|RF|registers[9][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \mips_core|RF|registers[8][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux14~0 (
// Equation(s):
// \mips_core|RF|Mux14~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][17]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][17]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \mips_core|RF|registers[11][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \mips_core|RF|Mux14~1 (
// Equation(s):
// \mips_core|RF|Mux14~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux14~0_combout  & (\mips_core|RF|registers[11][17]~q )) # (!\mips_core|RF|Mux14~0_combout  & ((\mips_core|RF|registers[10][17]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux14~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux14~0_combout ),
	.datac(\mips_core|RF|registers[11][17]~q ),
	.datad(\mips_core|RF|registers[10][17]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~1 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \mips_core|RF|registers[15][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \mips_core|RF|registers[13][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \mips_core|RF|registers[14][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \mips_core|RF|registers[12][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Mux14~17 (
// Equation(s):
// \mips_core|RF|Mux14~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[14][17]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[12][17]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[14][17]~q ),
	.datac(\mips_core|RF|registers[12][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~17 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Mux14~18 (
// Equation(s):
// \mips_core|RF|Mux14~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux14~17_combout  & (\mips_core|RF|registers[15][17]~q )) # (!\mips_core|RF|Mux14~17_combout  & ((\mips_core|RF|registers[13][17]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux14~17_combout ))))

	.dataa(\mips_core|RF|registers[15][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[13][17]~q ),
	.datad(\mips_core|RF|Mux14~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \mips_core|RF|registers[3][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \mips_core|RF|registers[2][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \mips_core|RF|registers[5][17]~feeder (
// Equation(s):
// \mips_core|RF|registers[5][17]~feeder_combout  = \mips_core|WriteData_in[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[17]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[5][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[5][17]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[5][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \mips_core|RF|registers[5][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \mips_core|RF|registers[6][17]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][17]~feeder_combout  = \mips_core|WriteData_in[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[17]~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][17]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \mips_core|RF|registers[6][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \mips_core|RF|registers[4][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux14~12 (
// Equation(s):
// \mips_core|RF|Mux14~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][17]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[4][17]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][17]~q ),
	.datac(\mips_core|RF|registers[4][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~12 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \mips_core|RF|registers[7][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux14~13 (
// Equation(s):
// \mips_core|RF|Mux14~13_combout  = (\mips_core|RF|Mux14~12_combout  & (((\mips_core|RF|registers[7][17]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux14~12_combout  & (\mips_core|RF|registers[5][17]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[5][17]~q ),
	.datab(\mips_core|RF|Mux14~12_combout ),
	.datac(\mips_core|RF|registers[7][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \mips_core|RF|registers[1][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \mips_core|RF|Mux14~14 (
// Equation(s):
// \mips_core|RF|Mux14~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux14~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][17]~q ))))) # (!\mips_core|RF|Mux31~17_combout  
// & (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux14~13_combout ),
	.datab(\mips_core|RF|Mux31~17_combout ),
	.datac(\mips_core|RF|registers[1][17]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~14 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux14~15 (
// Equation(s):
// \mips_core|RF|Mux14~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux14~14_combout  & (\mips_core|RF|registers[3][17]~q )) # (!\mips_core|RF|Mux14~14_combout  & ((\mips_core|RF|registers[2][17]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux14~14_combout ))))

	.dataa(\mips_core|RF|registers[3][17]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][17]~q ),
	.datad(\mips_core|RF|Mux14~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \mips_core|RF|registers[21][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \mips_core|RF|registers[29][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \mips_core|RF|registers[25][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \mips_core|RF|registers[17][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux14~2 (
// Equation(s):
// \mips_core|RF|Mux14~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][17]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][17]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[25][17]~q ),
	.datac(\mips_core|RF|registers[17][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \mips_core|RF|Mux14~3 (
// Equation(s):
// \mips_core|RF|Mux14~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux14~2_combout  & ((\mips_core|RF|registers[29][17]~q ))) # (!\mips_core|RF|Mux14~2_combout  & (\mips_core|RF|registers[21][17]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux14~2_combout ))))

	.dataa(\mips_core|RF|registers[21][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][17]~q ),
	.datad(\mips_core|RF|Mux14~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \mips_core|RF|registers[27][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \mips_core|RF|registers[31][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \mips_core|RF|registers[23][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \mips_core|RF|registers[19][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \mips_core|RF|Mux14~9 (
// Equation(s):
// \mips_core|RF|Mux14~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][17]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][17]~q )))))

	.dataa(\mips_core|RF|registers[23][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \mips_core|RF|Mux14~10 (
// Equation(s):
// \mips_core|RF|Mux14~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux14~9_combout  & ((\mips_core|RF|registers[31][17]~q ))) # (!\mips_core|RF|Mux14~9_combout  & (\mips_core|RF|registers[27][17]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux14~9_combout ))))

	.dataa(\mips_core|RF|registers[27][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][17]~q ),
	.datad(\mips_core|RF|Mux14~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \mips_core|RF|registers[16][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \mips_core|RF|registers[24][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux14~6 (
// Equation(s):
// \mips_core|RF|Mux14~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][17]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][17]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][17]~q ),
	.datad(\mips_core|RF|registers[24][17]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \mips_core|RF|registers[20][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \mips_core|RF|registers[28][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux14~7 (
// Equation(s):
// \mips_core|RF|Mux14~7_combout  = (\mips_core|RF|Mux14~6_combout  & (((\mips_core|RF|registers[28][17]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux14~6_combout  & (\mips_core|RF|registers[20][17]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux14~6_combout ),
	.datab(\mips_core|RF|registers[20][17]~q ),
	.datac(\mips_core|RF|registers[28][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~7 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \mips_core|RF|registers[26][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \mips_core|RF|registers[30][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \mips_core|RF|registers[22][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \mips_core|RF|registers[18][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux14~4 (
// Equation(s):
// \mips_core|RF|Mux14~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][17]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][17]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][17]~q ),
	.datac(\mips_core|RF|registers[18][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux14~5 (
// Equation(s):
// \mips_core|RF|Mux14~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux14~4_combout  & ((\mips_core|RF|registers[30][17]~q ))) # (!\mips_core|RF|Mux14~4_combout  & (\mips_core|RF|registers[26][17]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux14~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[26][17]~q ),
	.datac(\mips_core|RF|registers[30][17]~q ),
	.datad(\mips_core|RF|Mux14~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \mips_core|RF|Mux14~8 (
// Equation(s):
// \mips_core|RF|Mux14~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # (\mips_core|RF|Mux14~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux14~7_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\mips_core|RF|Mux14~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux14~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~8 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Mux14~11 (
// Equation(s):
// \mips_core|RF|Mux14~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux14~8_combout  & ((\mips_core|RF|Mux14~10_combout ))) # (!\mips_core|RF|Mux14~8_combout  & (\mips_core|RF|Mux14~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux14~8_combout ))))

	.dataa(\mips_core|RF|Mux14~3_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux14~10_combout ),
	.datad(\mips_core|RF|Mux14~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~11 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \mips_core|RF|Mux14~16 (
// Equation(s):
// \mips_core|RF|Mux14~16_combout  = (\mips_core|RF|Mux31~10_combout  & (((\mips_core|RF|Mux31~13_combout ) # (\mips_core|RF|Mux14~11_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (\mips_core|RF|Mux14~15_combout  & (!\mips_core|RF|Mux31~13_combout )))

	.dataa(\mips_core|RF|Mux14~15_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux14~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~16 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux14~19 (
// Equation(s):
// \mips_core|RF|Mux14~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux14~16_combout  & ((\mips_core|RF|Mux14~18_combout ))) # (!\mips_core|RF|Mux14~16_combout  & (\mips_core|RF|Mux14~1_combout )))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux14~16_combout ))))

	.dataa(\mips_core|RF|Mux14~1_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux14~18_combout ),
	.datad(\mips_core|RF|Mux14~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~19 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  = \mips_core|RF|Mux14~19_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux14~19_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[16]~16_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[16]~16_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[16]~16_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \mips_core|ALU_in2[17]~15 (
// Equation(s):
// \mips_core|ALU_in2[17]~15_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux46~19_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|RF|Mux46~19_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[17]~15 .lut_mask = 16'hFC30;
defparam \mips_core|ALU_in2[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[17]~15_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[17]~15_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_in2[17]~15_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[18]~14_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[18]~14_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[18]~14_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[19]~13_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[19]~13_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[19]~13_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  $ (\mips_core|ALU_in2[20]~12_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[20]~12_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \mips_core|RF|registers[10][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \mips_core|RF|registers[11][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \mips_core|RF|registers[8][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \mips_core|RF|registers[9][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux2~0 (
// Equation(s):
// \mips_core|RF|Mux2~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][29]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][29]~q ),
	.datad(\mips_core|RF|registers[9][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~0 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Mux2~1 (
// Equation(s):
// \mips_core|RF|Mux2~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux2~0_combout  & ((\mips_core|RF|registers[11][29]~q ))) # (!\mips_core|RF|Mux2~0_combout  & (\mips_core|RF|registers[10][29]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux2~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[10][29]~q ),
	.datac(\mips_core|RF|registers[11][29]~q ),
	.datad(\mips_core|RF|Mux2~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \mips_core|RF|registers[13][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \mips_core|RF|registers[14][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \mips_core|RF|registers[12][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux2~17 (
// Equation(s):
// \mips_core|RF|Mux2~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][29]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][29]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][29]~q ),
	.datac(\mips_core|RF|registers[12][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux2~18 (
// Equation(s):
// \mips_core|RF|Mux2~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux2~17_combout  & (\mips_core|RF|registers[15][29]~q )) # (!\mips_core|RF|Mux2~17_combout  & ((\mips_core|RF|registers[13][29]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux2~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[15][29]~q ),
	.datac(\mips_core|RF|registers[13][29]~q ),
	.datad(\mips_core|RF|Mux2~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \mips_core|RF|registers[25][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \mips_core|RF|registers[17][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux2~2 (
// Equation(s):
// \mips_core|RF|Mux2~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][29]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][29]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[25][29]~q ),
	.datac(\mips_core|RF|registers[17][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~2 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \mips_core|RF|registers[29][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \mips_core|RF|registers[21][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux2~3 (
// Equation(s):
// \mips_core|RF|Mux2~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux2~2_combout  & (\mips_core|RF|registers[29][29]~q )) # (!\mips_core|RF|Mux2~2_combout  & ((\mips_core|RF|registers[21][29]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|Mux2~2_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|Mux2~2_combout ),
	.datac(\mips_core|RF|registers[29][29]~q ),
	.datad(\mips_core|RF|registers[21][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~3 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \mips_core|RF|registers[27][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \mips_core|RF|registers[31][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \mips_core|RF|registers[23][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \mips_core|RF|registers[19][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux2~9 (
// Equation(s):
// \mips_core|RF|Mux2~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][29]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][29]~q )))))

	.dataa(\mips_core|RF|registers[23][29]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux2~10 (
// Equation(s):
// \mips_core|RF|Mux2~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux2~9_combout  & ((\mips_core|RF|registers[31][29]~q ))) # (!\mips_core|RF|Mux2~9_combout  & (\mips_core|RF|registers[27][29]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux2~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[27][29]~q ),
	.datac(\mips_core|RF|registers[31][29]~q ),
	.datad(\mips_core|RF|Mux2~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~10 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \mips_core|RF|registers[26][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \mips_core|RF|registers[22][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \mips_core|RF|registers[18][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux2~4 (
// Equation(s):
// \mips_core|RF|Mux2~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][29]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][29]~q )))))

	.dataa(\mips_core|RF|registers[22][29]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[18][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~4 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \mips_core|RF|registers[30][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux2~5 (
// Equation(s):
// \mips_core|RF|Mux2~5_combout  = (\mips_core|RF|Mux2~4_combout  & (((\mips_core|RF|registers[30][29]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux2~4_combout  & (\mips_core|RF|registers[26][29]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[26][29]~q ),
	.datab(\mips_core|RF|Mux2~4_combout ),
	.datac(\mips_core|RF|registers[30][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~5 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \mips_core|RF|registers[20][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \mips_core|RF|registers[28][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \mips_core|RF|registers[24][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \mips_core|RF|registers[16][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux2~6 (
// Equation(s):
// \mips_core|RF|Mux2~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][29]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][29]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][29]~q ),
	.datac(\mips_core|RF|registers[16][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Mux2~7 (
// Equation(s):
// \mips_core|RF|Mux2~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux2~6_combout  & ((\mips_core|RF|registers[28][29]~q ))) # (!\mips_core|RF|Mux2~6_combout  & (\mips_core|RF|registers[20][29]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux2~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][29]~q ),
	.datac(\mips_core|RF|registers[28][29]~q ),
	.datad(\mips_core|RF|Mux2~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~7 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux2~8 (
// Equation(s):
// \mips_core|RF|Mux2~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux2~5_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux2~7_combout )))))

	.dataa(\mips_core|RF|Mux2~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux2~7_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~8 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux2~11 (
// Equation(s):
// \mips_core|RF|Mux2~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux2~8_combout  & ((\mips_core|RF|Mux2~10_combout ))) # (!\mips_core|RF|Mux2~8_combout  & (\mips_core|RF|Mux2~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux2~8_combout ))))

	.dataa(\mips_core|RF|Mux2~3_combout ),
	.datab(\mips_core|RF|Mux2~10_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux2~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~11 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \mips_core|RF|registers[1][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \mips_core|RF|registers[5][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \mips_core|RF|registers[7][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \mips_core|RF|registers[6][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N15
dffeas \mips_core|RF|registers[4][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux2~12 (
// Equation(s):
// \mips_core|RF|Mux2~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][29]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[4][29]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][29]~q ),
	.datac(\mips_core|RF|registers[4][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~12 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux2~13 (
// Equation(s):
// \mips_core|RF|Mux2~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux2~12_combout  & ((\mips_core|RF|registers[7][29]~q ))) # (!\mips_core|RF|Mux2~12_combout  & (\mips_core|RF|registers[5][29]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux2~12_combout ))))

	.dataa(\mips_core|RF|registers[5][29]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[7][29]~q ),
	.datad(\mips_core|RF|Mux2~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux2~14 (
// Equation(s):
// \mips_core|RF|Mux2~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux2~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][29]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][29]~q ),
	.datad(\mips_core|RF|Mux2~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \mips_core|RF|registers[2][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \mips_core|RF|registers[3][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux2~15 (
// Equation(s):
// \mips_core|RF|Mux2~15_combout  = (\mips_core|RF|Mux2~14_combout  & (((\mips_core|RF|registers[3][29]~q )) # (!\mips_core|RF|Mux31~14_combout ))) # (!\mips_core|RF|Mux2~14_combout  & (\mips_core|RF|Mux31~14_combout  & (\mips_core|RF|registers[2][29]~q )))

	.dataa(\mips_core|RF|Mux2~14_combout ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][29]~q ),
	.datad(\mips_core|RF|registers[3][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~15 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \mips_core|RF|Mux2~16 (
// Equation(s):
// \mips_core|RF|Mux2~16_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux2~11_combout ) # ((\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (((!\mips_core|RF|Mux31~13_combout  & \mips_core|RF|Mux2~15_combout ))))

	.dataa(\mips_core|RF|Mux2~11_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux2~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~16 .lut_mask = 16'hCBC8;
defparam \mips_core|RF|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux2~19 (
// Equation(s):
// \mips_core|RF|Mux2~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux2~16_combout  & ((\mips_core|RF|Mux2~18_combout ))) # (!\mips_core|RF|Mux2~16_combout  & (\mips_core|RF|Mux2~1_combout )))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux2~16_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux2~1_combout ),
	.datac(\mips_core|RF|Mux2~18_combout ),
	.datad(\mips_core|RF|Mux2~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~19 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux2~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux2~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \mips_core|ALU_in2[29]~3 (
// Equation(s):
// \mips_core|ALU_in2[29]~3_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux34~19_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux34~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[29]~3 .lut_mask = 16'hDD88;
defparam \mips_core|ALU_in2[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[29]~3_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[29]~3_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[29]~3_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \mips_core|ALU_in2[28]~4 (
// Equation(s):
// \mips_core|ALU_in2[28]~4_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux35~19_combout ))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(\mips_core|RF|Mux35~19_combout ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[28]~4 .lut_mask = 16'hEE44;
defparam \mips_core|ALU_in2[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N29
dffeas \mips_core|RF|registers[25][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \mips_core|RF|registers[17][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux3~2 (
// Equation(s):
// \mips_core|RF|Mux3~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][28]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][28]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[25][28]~q ),
	.datac(\mips_core|RF|registers[17][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~2 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N25
dffeas \mips_core|RF|registers[21][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N3
dffeas \mips_core|RF|registers[29][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \mips_core|RF|Mux3~3 (
// Equation(s):
// \mips_core|RF|Mux3~3_combout  = (\mips_core|RF|Mux3~2_combout  & (((\mips_core|RF|registers[29][28]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux3~2_combout  & (\mips_core|RF|registers[21][28]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux3~2_combout ),
	.datab(\mips_core|RF|registers[21][28]~q ),
	.datac(\mips_core|RF|registers[29][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~3 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \mips_core|RF|registers[20][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \mips_core|RF|registers[24][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \mips_core|RF|registers[16][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \mips_core|RF|Mux3~4 (
// Equation(s):
// \mips_core|RF|Mux3~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][28]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][28]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][28]~q ),
	.datac(\mips_core|RF|registers[16][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \mips_core|RF|registers[28][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux3~5 (
// Equation(s):
// \mips_core|RF|Mux3~5_combout  = (\mips_core|RF|Mux3~4_combout  & (((\mips_core|RF|registers[28][28]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux3~4_combout  & (\mips_core|RF|registers[20][28]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[20][28]~q ),
	.datab(\mips_core|RF|Mux3~4_combout ),
	.datac(\mips_core|RF|registers[28][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~5 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux3~6 (
// Equation(s):
// \mips_core|RF|Mux3~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux3~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux3~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux3~3_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux3~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~6 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \mips_core|RF|registers[30][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \mips_core|RF|registers[26][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \mips_core|RF|registers[18][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \mips_core|RF|registers[22][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \mips_core|RF|Mux3~0 (
// Equation(s):
// \mips_core|RF|Mux3~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ) # ((\mips_core|RF|registers[22][28]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[18][28]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[18][28]~q ),
	.datad(\mips_core|RF|registers[22][28]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~0 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux3~1 (
// Equation(s):
// \mips_core|RF|Mux3~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux3~0_combout  & (\mips_core|RF|registers[30][28]~q )) # (!\mips_core|RF|Mux3~0_combout  & ((\mips_core|RF|registers[26][28]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux3~0_combout ))))

	.dataa(\mips_core|RF|registers[30][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][28]~q ),
	.datad(\mips_core|RF|Mux3~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \mips_core|RF|registers[27][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \mips_core|RF|registers[31][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \mips_core|RF|registers[19][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \mips_core|RF|registers[23][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux3~7 (
// Equation(s):
// \mips_core|RF|Mux3~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][28]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][28]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[19][28]~q ),
	.datad(\mips_core|RF|registers[23][28]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~7 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \mips_core|RF|Mux3~8 (
// Equation(s):
// \mips_core|RF|Mux3~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux3~7_combout  & ((\mips_core|RF|registers[31][28]~q ))) # (!\mips_core|RF|Mux3~7_combout  & (\mips_core|RF|registers[27][28]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux3~7_combout ))))

	.dataa(\mips_core|RF|registers[27][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][28]~q ),
	.datad(\mips_core|RF|Mux3~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \mips_core|RF|Mux3~9 (
// Equation(s):
// \mips_core|RF|Mux3~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux3~6_combout  & ((\mips_core|RF|Mux3~8_combout ))) # (!\mips_core|RF|Mux3~6_combout  & (\mips_core|RF|Mux3~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux3~6_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux3~6_combout ),
	.datac(\mips_core|RF|Mux3~1_combout ),
	.datad(\mips_core|RF|Mux3~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~9 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \mips_core|RF|registers[14][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \mips_core|RF|registers[13][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \mips_core|RF|registers[12][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux3~17 (
// Equation(s):
// \mips_core|RF|Mux3~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][28]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[12][28]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[13][28]~q ),
	.datac(\mips_core|RF|registers[12][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \mips_core|RF|Mux3~18 (
// Equation(s):
// \mips_core|RF|Mux3~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux3~17_combout  & (\mips_core|RF|registers[15][28]~q )) # (!\mips_core|RF|Mux3~17_combout  & ((\mips_core|RF|registers[14][28]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux3~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[15][28]~q ),
	.datac(\mips_core|RF|registers[14][28]~q ),
	.datad(\mips_core|RF|Mux3~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \mips_core|RF|registers[9][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \mips_core|RF|registers[11][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \mips_core|RF|registers[10][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \mips_core|RF|registers[8][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \mips_core|RF|Mux3~10 (
// Equation(s):
// \mips_core|RF|Mux3~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[10][28]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[8][28]~q )))))

	.dataa(\mips_core|RF|registers[10][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~10 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \mips_core|RF|Mux3~11 (
// Equation(s):
// \mips_core|RF|Mux3~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux3~10_combout  & ((\mips_core|RF|registers[11][28]~q ))) # (!\mips_core|RF|Mux3~10_combout  & (\mips_core|RF|registers[9][28]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux3~10_combout ))))

	.dataa(\mips_core|RF|registers[9][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[11][28]~q ),
	.datad(\mips_core|RF|Mux3~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~11 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \mips_core|RF|registers[3][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \mips_core|RF|registers[1][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \mips_core|RF|registers[6][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N21
dffeas \mips_core|RF|registers[7][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \mips_core|RF|registers[5][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N15
dffeas \mips_core|RF|registers[4][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux3~12 (
// Equation(s):
// \mips_core|RF|Mux3~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[5][28]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[4][28]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[5][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[4][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~12 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux3~13 (
// Equation(s):
// \mips_core|RF|Mux3~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux3~12_combout  & ((\mips_core|RF|registers[7][28]~q ))) # (!\mips_core|RF|Mux3~12_combout  & (\mips_core|RF|registers[6][28]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux3~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][28]~q ),
	.datac(\mips_core|RF|registers[7][28]~q ),
	.datad(\mips_core|RF|Mux3~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux3~14 (
// Equation(s):
// \mips_core|RF|Mux3~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux3~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][28]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][28]~q ),
	.datad(\mips_core|RF|Mux3~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \mips_core|RF|registers[2][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux3~15 (
// Equation(s):
// \mips_core|RF|Mux3~15_combout  = (\mips_core|RF|Mux3~14_combout  & ((\mips_core|RF|registers[3][28]~q ) # ((!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux3~14_combout  & (((\mips_core|RF|registers[2][28]~q  & \mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|registers[3][28]~q ),
	.datab(\mips_core|RF|Mux3~14_combout ),
	.datac(\mips_core|RF|registers[2][28]~q ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~15 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux3~16 (
// Equation(s):
// \mips_core|RF|Mux3~16_combout  = (\mips_core|RF|Mux31~10_combout  & (((\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux3~11_combout )) # (!\mips_core|RF|Mux31~13_combout  & 
// ((\mips_core|RF|Mux3~15_combout )))))

	.dataa(\mips_core|RF|Mux3~11_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux3~15_combout ),
	.datad(\mips_core|RF|Mux31~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~16 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux3~19 (
// Equation(s):
// \mips_core|RF|Mux3~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux3~16_combout  & ((\mips_core|RF|Mux3~18_combout ))) # (!\mips_core|RF|Mux3~16_combout  & (\mips_core|RF|Mux3~9_combout )))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux3~16_combout ))))

	.dataa(\mips_core|RF|Mux3~9_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux3~18_combout ),
	.datad(\mips_core|RF|Mux3~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~19 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux3~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux3~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \mips_core|ALU_in2[27]~5 (
// Equation(s):
// \mips_core|ALU_in2[27]~5_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux36~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux36~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[27]~5 .lut_mask = 16'hBB88;
defparam \mips_core|ALU_in2[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \mips_core|RF|registers[15][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \mips_core|RF|registers[13][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \mips_core|RF|registers[14][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \mips_core|RF|registers[12][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux4~17 (
// Equation(s):
// \mips_core|RF|Mux4~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][27]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][27]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][27]~q ),
	.datac(\mips_core|RF|registers[12][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux4~18 (
// Equation(s):
// \mips_core|RF|Mux4~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux4~17_combout  & (\mips_core|RF|registers[15][27]~q )) # (!\mips_core|RF|Mux4~17_combout  & ((\mips_core|RF|registers[13][27]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux4~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[15][27]~q ),
	.datac(\mips_core|RF|registers[13][27]~q ),
	.datad(\mips_core|RF|Mux4~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \mips_core|RF|registers[3][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \mips_core|RF|registers[2][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \mips_core|RF|registers[1][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \mips_core|RF|registers[6][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \mips_core|RF|registers[4][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux4~12 (
// Equation(s):
// \mips_core|RF|Mux4~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[6][27]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[4][27]~q )))))

	.dataa(\mips_core|RF|registers[6][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[4][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~12 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \mips_core|RF|registers[7][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \mips_core|RF|registers[5][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux4~13 (
// Equation(s):
// \mips_core|RF|Mux4~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux4~12_combout  & (\mips_core|RF|registers[7][27]~q )) # (!\mips_core|RF|Mux4~12_combout  & ((\mips_core|RF|registers[5][27]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux4~12_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux4~12_combout ),
	.datac(\mips_core|RF|registers[7][27]~q ),
	.datad(\mips_core|RF|registers[5][27]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~13 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux4~14 (
// Equation(s):
// \mips_core|RF|Mux4~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux4~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][27]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][27]~q ),
	.datad(\mips_core|RF|Mux4~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux4~15 (
// Equation(s):
// \mips_core|RF|Mux4~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux4~14_combout  & (\mips_core|RF|registers[3][27]~q )) # (!\mips_core|RF|Mux4~14_combout  & ((\mips_core|RF|registers[2][27]~q ))))) # (!\mips_core|RF|Mux31~14_combout  & 
// (((\mips_core|RF|Mux4~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][27]~q ),
	.datac(\mips_core|RF|registers[2][27]~q ),
	.datad(\mips_core|RF|Mux4~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \mips_core|RF|registers[27][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \mips_core|RF|registers[31][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \mips_core|RF|registers[23][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \mips_core|RF|registers[19][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \mips_core|RF|Mux4~9 (
// Equation(s):
// \mips_core|RF|Mux4~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][27]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][27]~q )))))

	.dataa(\mips_core|RF|registers[23][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Mux4~10 (
// Equation(s):
// \mips_core|RF|Mux4~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux4~9_combout  & ((\mips_core|RF|registers[31][27]~q ))) # (!\mips_core|RF|Mux4~9_combout  & (\mips_core|RF|registers[27][27]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux4~9_combout ))))

	.dataa(\mips_core|RF|registers[27][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][27]~q ),
	.datad(\mips_core|RF|Mux4~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \mips_core|RF|registers[20][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \mips_core|RF|registers[28][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \mips_core|RF|registers[24][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \mips_core|RF|registers[16][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux4~6 (
// Equation(s):
// \mips_core|RF|Mux4~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][27]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][27]~q )))))

	.dataa(\mips_core|RF|registers[24][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[16][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~6 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux4~7 (
// Equation(s):
// \mips_core|RF|Mux4~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux4~6_combout  & ((\mips_core|RF|registers[28][27]~q ))) # (!\mips_core|RF|Mux4~6_combout  & (\mips_core|RF|registers[20][27]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux4~6_combout ))))

	.dataa(\mips_core|RF|registers[20][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[28][27]~q ),
	.datad(\mips_core|RF|Mux4~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~7 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \mips_core|RF|registers[22][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \mips_core|RF|registers[18][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux4~4 (
// Equation(s):
// \mips_core|RF|Mux4~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][27]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][27]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[22][27]~q ),
	.datac(\mips_core|RF|registers[18][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~4 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \mips_core|RF|registers[26][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \mips_core|RF|registers[30][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux4~5 (
// Equation(s):
// \mips_core|RF|Mux4~5_combout  = (\mips_core|RF|Mux4~4_combout  & (((\mips_core|RF|registers[30][27]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux4~4_combout  & (\mips_core|RF|registers[26][27]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|Mux4~4_combout ),
	.datab(\mips_core|RF|registers[26][27]~q ),
	.datac(\mips_core|RF|registers[30][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~5 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux4~8 (
// Equation(s):
// \mips_core|RF|Mux4~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # ((\mips_core|RF|Mux4~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux4~7_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux4~7_combout ),
	.datad(\mips_core|RF|Mux4~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~8 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \mips_core|RF|registers[25][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N3
dffeas \mips_core|RF|registers[17][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux4~2 (
// Equation(s):
// \mips_core|RF|Mux4~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][27]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][27]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[25][27]~q ),
	.datac(\mips_core|RF|registers[17][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~2 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \mips_core|RF|registers[29][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \mips_core|RF|registers[21][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux4~3 (
// Equation(s):
// \mips_core|RF|Mux4~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux4~2_combout  & (\mips_core|RF|registers[29][27]~q )) # (!\mips_core|RF|Mux4~2_combout  & ((\mips_core|RF|registers[21][27]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|Mux4~2_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|Mux4~2_combout ),
	.datac(\mips_core|RF|registers[29][27]~q ),
	.datad(\mips_core|RF|registers[21][27]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~3 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux4~11 (
// Equation(s):
// \mips_core|RF|Mux4~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux4~8_combout  & (\mips_core|RF|Mux4~10_combout )) # (!\mips_core|RF|Mux4~8_combout  & ((\mips_core|RF|Mux4~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux4~8_combout ))))

	.dataa(\mips_core|RF|Mux4~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux4~8_combout ),
	.datad(\mips_core|RF|Mux4~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~11 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux4~16 (
// Equation(s):
// \mips_core|RF|Mux4~16_combout  = (\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux31~10_combout )) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux4~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux4~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux4~15_combout ),
	.datad(\mips_core|RF|Mux4~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \mips_core|RF|registers[10][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \mips_core|RF|registers[8][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux4~0 (
// Equation(s):
// \mips_core|RF|Mux4~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][27]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][27]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \mips_core|RF|registers[11][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \mips_core|RF|Mux4~1 (
// Equation(s):
// \mips_core|RF|Mux4~1_combout  = (\mips_core|RF|Mux4~0_combout  & (((\mips_core|RF|registers[11][27]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux4~0_combout  & (\mips_core|RF|registers[10][27]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[10][27]~q ),
	.datab(\mips_core|RF|Mux4~0_combout ),
	.datac(\mips_core|RF|registers[11][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~1 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \mips_core|RF|Mux4~19 (
// Equation(s):
// \mips_core|RF|Mux4~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux4~16_combout  & (\mips_core|RF|Mux4~18_combout )) # (!\mips_core|RF|Mux4~16_combout  & ((\mips_core|RF|Mux4~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux4~16_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux4~18_combout ),
	.datac(\mips_core|RF|Mux4~16_combout ),
	.datad(\mips_core|RF|Mux4~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux4~19_combout )

	.dataa(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux4~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0 .lut_mask = 16'h5A5A;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \mips_core|ALU_in2[26]~6 (
// Equation(s):
// \mips_core|ALU_in2[26]~6_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux37~19_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|RF|Mux37~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[26]~6 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \mips_core|RF|registers[13][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \mips_core|RF|registers[12][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \mips_core|RF|Mux5~17 (
// Equation(s):
// \mips_core|RF|Mux5~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][26]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[12][26]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[13][26]~q ),
	.datac(\mips_core|RF|registers[12][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N23
dffeas \mips_core|RF|registers[14][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \mips_core|RF|registers[15][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Mux5~18 (
// Equation(s):
// \mips_core|RF|Mux5~18_combout  = (\mips_core|RF|Mux5~17_combout  & (((\mips_core|RF|registers[15][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))) # (!\mips_core|RF|Mux5~17_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[14][26]~q )))

	.dataa(\mips_core|RF|Mux5~17_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[14][26]~q ),
	.datad(\mips_core|RF|registers[15][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~18 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \mips_core|RF|registers[3][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \mips_core|RF|registers[1][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N9
dffeas \mips_core|RF|registers[5][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N27
dffeas \mips_core|RF|registers[4][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \mips_core|RF|Mux5~12 (
// Equation(s):
// \mips_core|RF|Mux5~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][26]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[5][26]~q ),
	.datac(\mips_core|RF|registers[4][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \mips_core|RF|registers[6][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \mips_core|RF|registers[7][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux5~13 (
// Equation(s):
// \mips_core|RF|Mux5~13_combout  = (\mips_core|RF|Mux5~12_combout  & (((\mips_core|RF|registers[7][26]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux5~12_combout  & (\mips_core|RF|registers[6][26]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|Mux5~12_combout ),
	.datab(\mips_core|RF|registers[6][26]~q ),
	.datac(\mips_core|RF|registers[7][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~13 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux5~14 (
// Equation(s):
// \mips_core|RF|Mux5~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux5~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][26]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][26]~q ),
	.datad(\mips_core|RF|Mux5~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \mips_core|RF|registers[2][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux5~15 (
// Equation(s):
// \mips_core|RF|Mux5~15_combout  = (\mips_core|RF|Mux5~14_combout  & ((\mips_core|RF|registers[3][26]~q ) # ((!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux5~14_combout  & (((\mips_core|RF|registers[2][26]~q  & \mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|registers[3][26]~q ),
	.datab(\mips_core|RF|Mux5~14_combout ),
	.datac(\mips_core|RF|registers[2][26]~q ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~15 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \mips_core|RF|registers[8][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \mips_core|RF|registers[10][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Mux5~10 (
// Equation(s):
// \mips_core|RF|Mux5~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # ((\mips_core|RF|registers[10][26]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][26]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][26]~q ),
	.datad(\mips_core|RF|registers[10][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~10 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \mips_core|RF|registers[11][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \mips_core|RF|registers[9][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Mux5~11 (
// Equation(s):
// \mips_core|RF|Mux5~11_combout  = (\mips_core|RF|Mux5~10_combout  & (((\mips_core|RF|registers[11][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))) # (!\mips_core|RF|Mux5~10_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][26]~q ))))

	.dataa(\mips_core|RF|Mux5~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[11][26]~q ),
	.datad(\mips_core|RF|registers[9][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~11 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \mips_core|RF|Mux5~16 (
// Equation(s):
// \mips_core|RF|Mux5~16_combout  = (\mips_core|RF|Mux31~10_combout  & (((\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux5~11_combout ))) # (!\mips_core|RF|Mux31~13_combout  & 
// (\mips_core|RF|Mux5~15_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux5~15_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux5~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~16 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \mips_core|RF|registers[27][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \mips_core|RF|registers[31][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \mips_core|RF|registers[19][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \mips_core|RF|registers[23][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux5~7 (
// Equation(s):
// \mips_core|RF|Mux5~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][26]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[19][26]~q ),
	.datad(\mips_core|RF|registers[23][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~7 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \mips_core|RF|Mux5~8 (
// Equation(s):
// \mips_core|RF|Mux5~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux5~7_combout  & ((\mips_core|RF|registers[31][26]~q ))) # (!\mips_core|RF|Mux5~7_combout  & (\mips_core|RF|registers[27][26]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux5~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[27][26]~q ),
	.datac(\mips_core|RF|registers[31][26]~q ),
	.datad(\mips_core|RF|Mux5~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~8 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \mips_core|RF|registers[22][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \mips_core|RF|registers[18][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux5~0 (
// Equation(s):
// \mips_core|RF|Mux5~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][26]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[22][26]~q ),
	.datac(\mips_core|RF|registers[18][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~0 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \mips_core|RF|registers[26][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \mips_core|RF|registers[30][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \mips_core|RF|Mux5~1 (
// Equation(s):
// \mips_core|RF|Mux5~1_combout  = (\mips_core|RF|Mux5~0_combout  & (((\mips_core|RF|registers[30][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))) # (!\mips_core|RF|Mux5~0_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[26][26]~q )))

	.dataa(\mips_core|RF|Mux5~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][26]~q ),
	.datad(\mips_core|RF|registers[30][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~1 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \mips_core|RF|registers[20][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \mips_core|RF|registers[28][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \mips_core|RF|registers[24][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux5~4 (
// Equation(s):
// \mips_core|RF|Mux5~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][26]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][26]~q ),
	.datac(\mips_core|RF|registers[16][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux5~5 (
// Equation(s):
// \mips_core|RF|Mux5~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux5~4_combout  & ((\mips_core|RF|registers[28][26]~q ))) # (!\mips_core|RF|Mux5~4_combout  & (\mips_core|RF|registers[20][26]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux5~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][26]~q ),
	.datac(\mips_core|RF|registers[28][26]~q ),
	.datad(\mips_core|RF|Mux5~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \mips_core|RF|registers[21][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \mips_core|RF|registers[29][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N3
dffeas \mips_core|RF|registers[25][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \mips_core|RF|registers[17][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux5~2 (
// Equation(s):
// \mips_core|RF|Mux5~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][26]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[25][26]~q ),
	.datac(\mips_core|RF|registers[17][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~2 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux5~3 (
// Equation(s):
// \mips_core|RF|Mux5~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux5~2_combout  & ((\mips_core|RF|registers[29][26]~q ))) # (!\mips_core|RF|Mux5~2_combout  & (\mips_core|RF|registers[21][26]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux5~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[21][26]~q ),
	.datac(\mips_core|RF|registers[29][26]~q ),
	.datad(\mips_core|RF|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~3 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux5~6 (
// Equation(s):
// \mips_core|RF|Mux5~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # (\mips_core|RF|Mux5~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux5~5_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\mips_core|RF|Mux5~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux5~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~6 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux5~9 (
// Equation(s):
// \mips_core|RF|Mux5~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux5~6_combout  & (\mips_core|RF|Mux5~8_combout )) # (!\mips_core|RF|Mux5~6_combout  & ((\mips_core|RF|Mux5~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux5~6_combout ))))

	.dataa(\mips_core|RF|Mux5~8_combout ),
	.datab(\mips_core|RF|Mux5~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux5~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~9 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux5~19 (
// Equation(s):
// \mips_core|RF|Mux5~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux5~16_combout  & (\mips_core|RF|Mux5~18_combout )) # (!\mips_core|RF|Mux5~16_combout  & ((\mips_core|RF|Mux5~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux5~16_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux5~18_combout ),
	.datac(\mips_core|RF|Mux5~16_combout ),
	.datad(\mips_core|RF|Mux5~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux5~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux5~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \mips_core|RF|registers[13][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \mips_core|RF|registers[14][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \mips_core|RF|registers[12][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \mips_core|RF|Mux6~17 (
// Equation(s):
// \mips_core|RF|Mux6~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[14][25]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[12][25]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[14][25]~q ),
	.datac(\mips_core|RF|registers[12][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~17 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Mux6~18 (
// Equation(s):
// \mips_core|RF|Mux6~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux6~17_combout  & (\mips_core|RF|registers[15][25]~q )) # (!\mips_core|RF|Mux6~17_combout  & ((\mips_core|RF|registers[13][25]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux6~17_combout ))))

	.dataa(\mips_core|RF|registers[15][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[13][25]~q ),
	.datad(\mips_core|RF|Mux6~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \mips_core|RF|registers[10][25]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][25]~feeder_combout  = \mips_core|WriteData_in[25]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[25]~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][25]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[10][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \mips_core|RF|registers[10][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \mips_core|RF|registers[11][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \mips_core|RF|registers[9][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \mips_core|RF|registers[8][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \mips_core|RF|Mux6~0 (
// Equation(s):
// \mips_core|RF|Mux6~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][25]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][25]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux6~1 (
// Equation(s):
// \mips_core|RF|Mux6~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux6~0_combout  & ((\mips_core|RF|registers[11][25]~q ))) # (!\mips_core|RF|Mux6~0_combout  & (\mips_core|RF|registers[10][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux6~0_combout ))))

	.dataa(\mips_core|RF|registers[10][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[11][25]~q ),
	.datad(\mips_core|RF|Mux6~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~1 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \mips_core|RF|registers[3][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \mips_core|RF|registers[2][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \mips_core|RF|registers[5][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \mips_core|RF|registers[7][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \mips_core|RF|registers[4][25]~feeder (
// Equation(s):
// \mips_core|RF|registers[4][25]~feeder_combout  = \mips_core|WriteData_in[25]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[25]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[4][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[4][25]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[4][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \mips_core|RF|registers[4][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \mips_core|RF|registers[6][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux6~12 (
// Equation(s):
// \mips_core|RF|Mux6~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[4][25]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[4][25]~q ),
	.datac(\mips_core|RF|registers[6][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~12 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux6~13 (
// Equation(s):
// \mips_core|RF|Mux6~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux6~12_combout  & ((\mips_core|RF|registers[7][25]~q ))) # (!\mips_core|RF|Mux6~12_combout  & (\mips_core|RF|registers[5][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux6~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][25]~q ),
	.datac(\mips_core|RF|registers[7][25]~q ),
	.datad(\mips_core|RF|Mux6~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \mips_core|RF|registers[1][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Mux6~14 (
// Equation(s):
// \mips_core|RF|Mux6~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux6~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][25]~q ))))) # (!\mips_core|RF|Mux31~17_combout  & 
// (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux6~13_combout ),
	.datac(\mips_core|RF|registers[1][25]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~14 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux6~15 (
// Equation(s):
// \mips_core|RF|Mux6~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux6~14_combout  & (\mips_core|RF|registers[3][25]~q )) # (!\mips_core|RF|Mux6~14_combout  & ((\mips_core|RF|registers[2][25]~q ))))) # (!\mips_core|RF|Mux31~14_combout  & 
// (((\mips_core|RF|Mux6~14_combout ))))

	.dataa(\mips_core|RF|registers[3][25]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][25]~q ),
	.datad(\mips_core|RF|Mux6~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \mips_core|RF|registers[21][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \mips_core|RF|registers[29][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \mips_core|RF|registers[17][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \mips_core|RF|registers[25][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux6~2 (
// Equation(s):
// \mips_core|RF|Mux6~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[17][25]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][25]~q ),
	.datad(\mips_core|RF|registers[25][25]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~2 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux6~3 (
// Equation(s):
// \mips_core|RF|Mux6~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux6~2_combout  & ((\mips_core|RF|registers[29][25]~q ))) # (!\mips_core|RF|Mux6~2_combout  & (\mips_core|RF|registers[21][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux6~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[21][25]~q ),
	.datac(\mips_core|RF|registers[29][25]~q ),
	.datad(\mips_core|RF|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~3 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \mips_core|RF|registers[27][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \mips_core|RF|registers[19][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \mips_core|RF|registers[23][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \mips_core|RF|Mux6~9 (
// Equation(s):
// \mips_core|RF|Mux6~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][25]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[19][25]~q ),
	.datad(\mips_core|RF|registers[23][25]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~9 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \mips_core|RF|registers[31][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \mips_core|RF|Mux6~10 (
// Equation(s):
// \mips_core|RF|Mux6~10_combout  = (\mips_core|RF|Mux6~9_combout  & (((\mips_core|RF|registers[31][25]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux6~9_combout  & (\mips_core|RF|registers[27][25]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[27][25]~q ),
	.datab(\mips_core|RF|Mux6~9_combout ),
	.datac(\mips_core|RF|registers[31][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~10 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \mips_core|RF|registers[20][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \mips_core|RF|registers[28][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \mips_core|RF|registers[24][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \mips_core|RF|registers[16][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux6~6 (
// Equation(s):
// \mips_core|RF|Mux6~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][25]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[16][25]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[24][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~6 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux6~7 (
// Equation(s):
// \mips_core|RF|Mux6~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux6~6_combout  & ((\mips_core|RF|registers[28][25]~q ))) # (!\mips_core|RF|Mux6~6_combout  & (\mips_core|RF|registers[20][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux6~6_combout ))))

	.dataa(\mips_core|RF|registers[20][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[28][25]~q ),
	.datad(\mips_core|RF|Mux6~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~7 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \mips_core|RF|registers[26][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \mips_core|RF|registers[30][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \mips_core|RF|registers[22][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \mips_core|RF|registers[18][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \mips_core|RF|Mux6~4 (
// Equation(s):
// \mips_core|RF|Mux6~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][25]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][25]~q )))))

	.dataa(\mips_core|RF|registers[22][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[18][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~4 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Mux6~5 (
// Equation(s):
// \mips_core|RF|Mux6~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux6~4_combout  & ((\mips_core|RF|registers[30][25]~q ))) # (!\mips_core|RF|Mux6~4_combout  & (\mips_core|RF|registers[26][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux6~4_combout ))))

	.dataa(\mips_core|RF|registers[26][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[30][25]~q ),
	.datad(\mips_core|RF|Mux6~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~5 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux6~8 (
// Equation(s):
// \mips_core|RF|Mux6~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux6~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux6~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux6~7_combout ),
	.datad(\mips_core|RF|Mux6~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~8 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux6~11 (
// Equation(s):
// \mips_core|RF|Mux6~11_combout  = (\mips_core|RF|Mux6~8_combout  & (((\mips_core|RF|Mux6~10_combout ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux6~8_combout  & (\mips_core|RF|Mux6~3_combout  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|Mux6~3_combout ),
	.datab(\mips_core|RF|Mux6~10_combout ),
	.datac(\mips_core|RF|Mux6~8_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~11 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \mips_core|RF|Mux6~16 (
// Equation(s):
// \mips_core|RF|Mux6~16_combout  = (\mips_core|RF|Mux31~13_combout  & (((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux6~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux6~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux6~15_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux6~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~16 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux6~19 (
// Equation(s):
// \mips_core|RF|Mux6~19_combout  = (\mips_core|RF|Mux6~16_combout  & ((\mips_core|RF|Mux6~18_combout ) # ((!\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux6~16_combout  & (((\mips_core|RF|Mux6~1_combout  & \mips_core|RF|Mux31~13_combout ))))

	.dataa(\mips_core|RF|Mux6~18_combout ),
	.datab(\mips_core|RF|Mux6~1_combout ),
	.datac(\mips_core|RF|Mux6~16_combout ),
	.datad(\mips_core|RF|Mux31~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~19 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux6~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux6~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \mips_core|ALU_in2[25]~7 (
// Equation(s):
// \mips_core|ALU_in2[25]~7_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux38~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux38~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[25]~7 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \mips_core|RF|registers[13][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \mips_core|RF|registers[12][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux7~17 (
// Equation(s):
// \mips_core|RF|Mux7~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[13][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[12][24]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[13][24]~q ),
	.datac(\mips_core|RF|registers[12][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~17 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \mips_core|RF|registers[14][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \mips_core|RF|Mux7~18 (
// Equation(s):
// \mips_core|RF|Mux7~18_combout  = (\mips_core|RF|Mux7~17_combout  & (((\mips_core|RF|registers[15][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))) # (!\mips_core|RF|Mux7~17_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[14][24]~q )))

	.dataa(\mips_core|RF|Mux7~17_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[14][24]~q ),
	.datad(\mips_core|RF|registers[15][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~18 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \mips_core|RF|registers[30][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \mips_core|RF|registers[26][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \mips_core|RF|registers[22][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \mips_core|RF|registers[18][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux7~0 (
// Equation(s):
// \mips_core|RF|Mux7~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][24]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][24]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux7~1 (
// Equation(s):
// \mips_core|RF|Mux7~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux7~0_combout  & (\mips_core|RF|registers[30][24]~q )) # (!\mips_core|RF|Mux7~0_combout  & ((\mips_core|RF|registers[26][24]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux7~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[30][24]~q ),
	.datac(\mips_core|RF|registers[26][24]~q ),
	.datad(\mips_core|RF|Mux7~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \mips_core|RF|registers[23][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \mips_core|RF|registers[19][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \mips_core|RF|Mux7~7 (
// Equation(s):
// \mips_core|RF|Mux7~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][24]~q )))))

	.dataa(\mips_core|RF|registers[23][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~7 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \mips_core|RF|registers[31][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \mips_core|RF|registers[27][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Mux7~8 (
// Equation(s):
// \mips_core|RF|Mux7~8_combout  = (\mips_core|RF|Mux7~7_combout  & (((\mips_core|RF|registers[31][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))) # (!\mips_core|RF|Mux7~7_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[27][24]~q ))))

	.dataa(\mips_core|RF|Mux7~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][24]~q ),
	.datad(\mips_core|RF|registers[27][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~8 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \mips_core|RF|registers[17][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \mips_core|RF|registers[25][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \mips_core|RF|Mux7~2 (
// Equation(s):
// \mips_core|RF|Mux7~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][24]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[17][24]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][24]~q ),
	.datad(\mips_core|RF|registers[25][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~2 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \mips_core|RF|registers[29][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \mips_core|RF|registers[21][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \mips_core|RF|Mux7~3 (
// Equation(s):
// \mips_core|RF|Mux7~3_combout  = (\mips_core|RF|Mux7~2_combout  & (((\mips_core|RF|registers[29][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))) # (!\mips_core|RF|Mux7~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[21][24]~q ))))

	.dataa(\mips_core|RF|Mux7~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][24]~q ),
	.datad(\mips_core|RF|registers[21][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~3 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \mips_core|RF|registers[24][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \mips_core|RF|registers[16][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux7~4 (
// Equation(s):
// \mips_core|RF|Mux7~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[24][24]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[16][24]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[24][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[16][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~4 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \mips_core|RF|registers[20][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \mips_core|RF|registers[28][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux7~5 (
// Equation(s):
// \mips_core|RF|Mux7~5_combout  = (\mips_core|RF|Mux7~4_combout  & (((\mips_core|RF|registers[28][24]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux7~4_combout  & (\mips_core|RF|registers[20][24]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux7~4_combout ),
	.datab(\mips_core|RF|registers[20][24]~q ),
	.datac(\mips_core|RF|registers[28][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~5 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux7~6 (
// Equation(s):
// \mips_core|RF|Mux7~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # ((\mips_core|RF|Mux7~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux7~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux7~3_combout ),
	.datad(\mips_core|RF|Mux7~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~6 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Mux7~9 (
// Equation(s):
// \mips_core|RF|Mux7~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux7~6_combout  & ((\mips_core|RF|Mux7~8_combout ))) # (!\mips_core|RF|Mux7~6_combout  & (\mips_core|RF|Mux7~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux7~6_combout ))))

	.dataa(\mips_core|RF|Mux7~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux7~8_combout ),
	.datad(\mips_core|RF|Mux7~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \mips_core|RF|registers[9][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \mips_core|RF|registers[11][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \mips_core|RF|registers[8][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \mips_core|RF|registers[10][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Mux7~10 (
// Equation(s):
// \mips_core|RF|Mux7~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # ((\mips_core|RF|registers[10][24]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][24]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][24]~q ),
	.datad(\mips_core|RF|registers[10][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~10 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux7~11 (
// Equation(s):
// \mips_core|RF|Mux7~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux7~10_combout  & ((\mips_core|RF|registers[11][24]~q ))) # (!\mips_core|RF|Mux7~10_combout  & (\mips_core|RF|registers[9][24]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux7~10_combout ))))

	.dataa(\mips_core|RF|registers[9][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[11][24]~q ),
	.datad(\mips_core|RF|Mux7~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~11 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \mips_core|RF|registers[6][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \mips_core|RF|registers[5][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \mips_core|RF|registers[4][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Mux7~12 (
// Equation(s):
// \mips_core|RF|Mux7~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][24]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[5][24]~q ),
	.datac(\mips_core|RF|registers[4][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \mips_core|RF|registers[7][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux7~13 (
// Equation(s):
// \mips_core|RF|Mux7~13_combout  = (\mips_core|RF|Mux7~12_combout  & (((\mips_core|RF|registers[7][24]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux7~12_combout  & (\mips_core|RF|registers[6][24]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[6][24]~q ),
	.datab(\mips_core|RF|Mux7~12_combout ),
	.datac(\mips_core|RF|registers[7][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \mips_core|RF|registers[1][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux7~14 (
// Equation(s):
// \mips_core|RF|Mux7~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux7~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][24]~q ))))) # (!\mips_core|RF|Mux31~17_combout  & 
// (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux7~13_combout ),
	.datac(\mips_core|RF|registers[1][24]~q ),
	.datad(\mips_core|RF|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~14 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \mips_core|RF|registers[2][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \mips_core|RF|registers[3][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux7~15 (
// Equation(s):
// \mips_core|RF|Mux7~15_combout  = (\mips_core|RF|Mux7~14_combout  & (((\mips_core|RF|registers[3][24]~q )) # (!\mips_core|RF|Mux31~14_combout ))) # (!\mips_core|RF|Mux7~14_combout  & (\mips_core|RF|Mux31~14_combout  & (\mips_core|RF|registers[2][24]~q )))

	.dataa(\mips_core|RF|Mux7~14_combout ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][24]~q ),
	.datad(\mips_core|RF|registers[3][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~15 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux7~16 (
// Equation(s):
// \mips_core|RF|Mux7~16_combout  = (\mips_core|RF|Mux31~10_combout  & (((\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux7~11_combout )) # (!\mips_core|RF|Mux31~13_combout  & 
// ((\mips_core|RF|Mux7~15_combout )))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux7~11_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux7~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~16 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \mips_core|RF|Mux7~19 (
// Equation(s):
// \mips_core|RF|Mux7~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux7~16_combout  & (\mips_core|RF|Mux7~18_combout )) # (!\mips_core|RF|Mux7~16_combout  & ((\mips_core|RF|Mux7~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux7~16_combout ))))

	.dataa(\mips_core|RF|Mux7~18_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux7~9_combout ),
	.datad(\mips_core|RF|Mux7~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~19 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux7~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux7~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \mips_core|ALU_in2[24]~8 (
// Equation(s):
// \mips_core|ALU_in2[24]~8_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux39~19_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux39~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[24]~8 .lut_mask = 16'hDD88;
defparam \mips_core|ALU_in2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \mips_core|RF|registers[10][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \mips_core|RF|registers[9][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \mips_core|RF|registers[8][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \mips_core|RF|Mux8~0 (
// Equation(s):
// \mips_core|RF|Mux8~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][23]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][23]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[9][23]~q ),
	.datac(\mips_core|RF|registers[8][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~0 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \mips_core|RF|registers[11][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \mips_core|RF|Mux8~1 (
// Equation(s):
// \mips_core|RF|Mux8~1_combout  = (\mips_core|RF|Mux8~0_combout  & (((\mips_core|RF|registers[11][23]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux8~0_combout  & (\mips_core|RF|registers[10][23]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[10][23]~q ),
	.datab(\mips_core|RF|Mux8~0_combout ),
	.datac(\mips_core|RF|registers[11][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~1 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \mips_core|RF|registers[15][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \mips_core|RF|registers[13][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \mips_core|RF|registers[14][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \mips_core|RF|registers[12][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \mips_core|RF|Mux8~17 (
// Equation(s):
// \mips_core|RF|Mux8~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[14][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[12][23]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[14][23]~q ),
	.datac(\mips_core|RF|registers[12][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~17 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \mips_core|RF|Mux8~18 (
// Equation(s):
// \mips_core|RF|Mux8~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux8~17_combout  & (\mips_core|RF|registers[15][23]~q )) # (!\mips_core|RF|Mux8~17_combout  & ((\mips_core|RF|registers[13][23]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux8~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[15][23]~q ),
	.datac(\mips_core|RF|registers[13][23]~q ),
	.datad(\mips_core|RF|Mux8~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \mips_core|RF|registers[3][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \mips_core|RF|registers[1][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \mips_core|RF|registers[6][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \mips_core|RF|registers[4][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux8~12 (
// Equation(s):
// \mips_core|RF|Mux8~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[6][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[4][23]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[6][23]~q ),
	.datac(\mips_core|RF|registers[4][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \mips_core|RF|registers[7][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \mips_core|RF|registers[5][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux8~13 (
// Equation(s):
// \mips_core|RF|Mux8~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux8~12_combout  & (\mips_core|RF|registers[7][23]~q )) # (!\mips_core|RF|Mux8~12_combout  & ((\mips_core|RF|registers[5][23]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux8~12_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux8~12_combout ),
	.datac(\mips_core|RF|registers[7][23]~q ),
	.datad(\mips_core|RF|registers[5][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~13 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux8~14 (
// Equation(s):
// \mips_core|RF|Mux8~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux8~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][23]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][23]~q ),
	.datad(\mips_core|RF|Mux8~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux8~15 (
// Equation(s):
// \mips_core|RF|Mux8~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux8~14_combout  & (\mips_core|RF|registers[3][23]~q )) # (!\mips_core|RF|Mux8~14_combout  & ((\mips_core|RF|registers[2][23]~q ))))) # (!\mips_core|RF|Mux31~14_combout  & 
// (((\mips_core|RF|Mux8~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][23]~q ),
	.datac(\mips_core|RF|registers[2][23]~q ),
	.datad(\mips_core|RF|Mux8~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \mips_core|RF|registers[24][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \mips_core|RF|registers[16][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux8~6 (
// Equation(s):
// \mips_core|RF|Mux8~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][23]~q )))))

	.dataa(\mips_core|RF|registers[24][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[16][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~6 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \mips_core|RF|registers[20][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \mips_core|RF|registers[28][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux8~7 (
// Equation(s):
// \mips_core|RF|Mux8~7_combout  = (\mips_core|RF|Mux8~6_combout  & (((\mips_core|RF|registers[28][23]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux8~6_combout  & (\mips_core|RF|registers[20][23]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux8~6_combout ),
	.datab(\mips_core|RF|registers[20][23]~q ),
	.datac(\mips_core|RF|registers[28][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~7 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \mips_core|RF|registers[26][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \mips_core|RF|registers[18][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \mips_core|RF|registers[22][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux8~4 (
// Equation(s):
// \mips_core|RF|Mux8~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][23]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][23]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][23]~q ),
	.datad(\mips_core|RF|registers[22][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~4 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \mips_core|RF|registers[30][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \mips_core|RF|Mux8~5 (
// Equation(s):
// \mips_core|RF|Mux8~5_combout  = (\mips_core|RF|Mux8~4_combout  & (((\mips_core|RF|registers[30][23]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux8~4_combout  & (\mips_core|RF|registers[26][23]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[26][23]~q ),
	.datab(\mips_core|RF|Mux8~4_combout ),
	.datac(\mips_core|RF|registers[30][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~5 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux8~8 (
// Equation(s):
// \mips_core|RF|Mux8~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # (\mips_core|RF|Mux8~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux8~7_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux8~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux8~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~8 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \mips_core|RF|registers[23][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \mips_core|RF|registers[19][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Mux8~9 (
// Equation(s):
// \mips_core|RF|Mux8~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][23]~q )))))

	.dataa(\mips_core|RF|registers[23][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \mips_core|RF|registers[31][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \mips_core|RF|registers[27][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux8~10 (
// Equation(s):
// \mips_core|RF|Mux8~10_combout  = (\mips_core|RF|Mux8~9_combout  & (((\mips_core|RF|registers[31][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))) # (!\mips_core|RF|Mux8~9_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[27][23]~q ))))

	.dataa(\mips_core|RF|Mux8~9_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][23]~q ),
	.datad(\mips_core|RF|registers[27][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~10 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \mips_core|RF|registers[21][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \mips_core|RF|registers[29][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \mips_core|RF|registers[17][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \mips_core|RF|registers[25][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux8~2 (
// Equation(s):
// \mips_core|RF|Mux8~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][23]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[17][23]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][23]~q ),
	.datad(\mips_core|RF|registers[25][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~2 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \mips_core|RF|Mux8~3 (
// Equation(s):
// \mips_core|RF|Mux8~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux8~2_combout  & ((\mips_core|RF|registers[29][23]~q ))) # (!\mips_core|RF|Mux8~2_combout  & (\mips_core|RF|registers[21][23]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux8~2_combout ))))

	.dataa(\mips_core|RF|registers[21][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][23]~q ),
	.datad(\mips_core|RF|Mux8~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \mips_core|RF|Mux8~11 (
// Equation(s):
// \mips_core|RF|Mux8~11_combout  = (\mips_core|RF|Mux8~8_combout  & ((\mips_core|RF|Mux8~10_combout ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux8~8_combout  & (((\mips_core|RF|Mux8~3_combout  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|Mux8~8_combout ),
	.datab(\mips_core|RF|Mux8~10_combout ),
	.datac(\mips_core|RF|Mux8~3_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~11 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \mips_core|RF|Mux8~16 (
// Equation(s):
// \mips_core|RF|Mux8~16_combout  = (\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux31~10_combout )) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux8~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux8~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux8~15_combout ),
	.datad(\mips_core|RF|Mux8~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \mips_core|RF|Mux8~19 (
// Equation(s):
// \mips_core|RF|Mux8~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux8~16_combout  & ((\mips_core|RF|Mux8~18_combout ))) # (!\mips_core|RF|Mux8~16_combout  & (\mips_core|RF|Mux8~1_combout )))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux8~16_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux8~1_combout ),
	.datac(\mips_core|RF|Mux8~18_combout ),
	.datad(\mips_core|RF|Mux8~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~19 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux8~19_combout )

	.dataa(gnd),
	.datab(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux8~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \mips_core|ALU_in2[23]~9 (
// Equation(s):
// \mips_core|ALU_in2[23]~9_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux40~19_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|RF|Mux40~19_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[23]~9 .lut_mask = 16'hFC30;
defparam \mips_core|ALU_in2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \mips_core|ALU_in2[22]~10 (
// Equation(s):
// \mips_core|ALU_in2[22]~10_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux41~19_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|RF|Mux41~19_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[22]~10 .lut_mask = 16'hFC30;
defparam \mips_core|ALU_in2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \mips_core|RF|registers[3][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \mips_core|RF|registers[2][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \mips_core|RF|registers[1][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \mips_core|RF|registers[6][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N1
dffeas \mips_core|RF|registers[5][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \mips_core|RF|registers[4][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \mips_core|RF|Mux9~12 (
// Equation(s):
// \mips_core|RF|Mux9~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][22]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][22]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[5][22]~q ),
	.datac(\mips_core|RF|registers[4][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \mips_core|RF|registers[7][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux9~13 (
// Equation(s):
// \mips_core|RF|Mux9~13_combout  = (\mips_core|RF|Mux9~12_combout  & (((\mips_core|RF|registers[7][22]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux9~12_combout  & (\mips_core|RF|registers[6][22]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[6][22]~q ),
	.datab(\mips_core|RF|Mux9~12_combout ),
	.datac(\mips_core|RF|registers[7][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux9~14 (
// Equation(s):
// \mips_core|RF|Mux9~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux9~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][22]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][22]~q ),
	.datad(\mips_core|RF|Mux9~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux9~15 (
// Equation(s):
// \mips_core|RF|Mux9~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux9~14_combout  & (\mips_core|RF|registers[3][22]~q )) # (!\mips_core|RF|Mux9~14_combout  & ((\mips_core|RF|registers[2][22]~q ))))) # (!\mips_core|RF|Mux31~14_combout  & 
// (((\mips_core|RF|Mux9~14_combout ))))

	.dataa(\mips_core|RF|Mux31~14_combout ),
	.datab(\mips_core|RF|registers[3][22]~q ),
	.datac(\mips_core|RF|registers[2][22]~q ),
	.datad(\mips_core|RF|Mux9~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \mips_core|RF|registers[9][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \mips_core|RF|registers[11][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \mips_core|RF|registers[10][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \mips_core|RF|registers[8][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \mips_core|RF|Mux9~10 (
// Equation(s):
// \mips_core|RF|Mux9~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][22]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[8][22]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[10][22]~q ),
	.datac(\mips_core|RF|registers[8][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~10 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \mips_core|RF|Mux9~11 (
// Equation(s):
// \mips_core|RF|Mux9~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux9~10_combout  & ((\mips_core|RF|registers[11][22]~q ))) # (!\mips_core|RF|Mux9~10_combout  & (\mips_core|RF|registers[9][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux9~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[9][22]~q ),
	.datac(\mips_core|RF|registers[11][22]~q ),
	.datad(\mips_core|RF|Mux9~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~11 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \mips_core|RF|Mux9~16 (
// Equation(s):
// \mips_core|RF|Mux9~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout ) # ((\mips_core|RF|Mux9~11_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (!\mips_core|RF|Mux31~10_combout  & (\mips_core|RF|Mux9~15_combout )))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux9~15_combout ),
	.datad(\mips_core|RF|Mux9~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \mips_core|RF|registers[15][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \mips_core|RF|registers[13][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \mips_core|RF|registers[12][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \mips_core|RF|Mux9~17 (
// Equation(s):
// \mips_core|RF|Mux9~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[13][22]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[12][22]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[13][22]~q ),
	.datac(\mips_core|RF|registers[12][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~17 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \mips_core|RF|registers[14][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \mips_core|RF|Mux9~18 (
// Equation(s):
// \mips_core|RF|Mux9~18_combout  = (\mips_core|RF|Mux9~17_combout  & ((\mips_core|RF|registers[15][22]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux9~17_combout  & (((\mips_core|RF|registers[14][22]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[15][22]~q ),
	.datab(\mips_core|RF|Mux9~17_combout ),
	.datac(\mips_core|RF|registers[14][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~18 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \mips_core|RF|registers[18][22]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][22]~feeder_combout  = \mips_core|WriteData_in[22]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[22]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][22]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[18][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \mips_core|RF|registers[18][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \mips_core|RF|registers[22][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux9~0 (
// Equation(s):
// \mips_core|RF|Mux9~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][22]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][22]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[18][22]~q ),
	.datad(\mips_core|RF|registers[22][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~0 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \mips_core|RF|registers[26][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \mips_core|RF|registers[30][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux9~1 (
// Equation(s):
// \mips_core|RF|Mux9~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux9~0_combout  & ((\mips_core|RF|registers[30][22]~q ))) # (!\mips_core|RF|Mux9~0_combout  & (\mips_core|RF|registers[26][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|Mux9~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|Mux9~0_combout ),
	.datac(\mips_core|RF|registers[26][22]~q ),
	.datad(\mips_core|RF|registers[30][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~1 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \mips_core|RF|registers[31][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \mips_core|RF|registers[19][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \mips_core|RF|registers[23][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux9~7 (
// Equation(s):
// \mips_core|RF|Mux9~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][22]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][22]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[19][22]~q ),
	.datad(\mips_core|RF|registers[23][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~7 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux9~8 (
// Equation(s):
// \mips_core|RF|Mux9~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux9~7_combout  & ((\mips_core|RF|registers[31][22]~q ))) # (!\mips_core|RF|Mux9~7_combout  & (\mips_core|RF|registers[27][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux9~7_combout ))))

	.dataa(\mips_core|RF|registers[27][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][22]~q ),
	.datad(\mips_core|RF|Mux9~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \mips_core|RF|registers[20][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \mips_core|RF|registers[24][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \mips_core|RF|registers[16][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux9~4 (
// Equation(s):
// \mips_core|RF|Mux9~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][22]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][22]~q )))))

	.dataa(\mips_core|RF|registers[24][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[16][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~4 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \mips_core|RF|registers[28][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux9~5 (
// Equation(s):
// \mips_core|RF|Mux9~5_combout  = (\mips_core|RF|Mux9~4_combout  & (((\mips_core|RF|registers[28][22]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux9~4_combout  & (\mips_core|RF|registers[20][22]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[20][22]~q ),
	.datab(\mips_core|RF|Mux9~4_combout ),
	.datac(\mips_core|RF|registers[28][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~5 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \mips_core|RF|registers[21][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \mips_core|RF|registers[29][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \mips_core|RF|registers[25][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \mips_core|RF|registers[17][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \mips_core|RF|Mux9~2 (
// Equation(s):
// \mips_core|RF|Mux9~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][22]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][22]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[25][22]~q ),
	.datac(\mips_core|RF|registers[17][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Mux9~3 (
// Equation(s):
// \mips_core|RF|Mux9~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux9~2_combout  & ((\mips_core|RF|registers[29][22]~q ))) # (!\mips_core|RF|Mux9~2_combout  & (\mips_core|RF|registers[21][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux9~2_combout ))))

	.dataa(\mips_core|RF|registers[21][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][22]~q ),
	.datad(\mips_core|RF|Mux9~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \mips_core|RF|Mux9~6 (
// Equation(s):
// \mips_core|RF|Mux9~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # ((\mips_core|RF|Mux9~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux9~5_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux9~5_combout ),
	.datad(\mips_core|RF|Mux9~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~6 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \mips_core|RF|Mux9~9 (
// Equation(s):
// \mips_core|RF|Mux9~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux9~6_combout  & ((\mips_core|RF|Mux9~8_combout ))) # (!\mips_core|RF|Mux9~6_combout  & (\mips_core|RF|Mux9~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux9~6_combout ))))

	.dataa(\mips_core|RF|Mux9~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux9~8_combout ),
	.datad(\mips_core|RF|Mux9~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \mips_core|RF|Mux9~19 (
// Equation(s):
// \mips_core|RF|Mux9~19_combout  = (\mips_core|RF|Mux9~16_combout  & (((\mips_core|RF|Mux9~18_combout )) # (!\mips_core|RF|Mux31~10_combout ))) # (!\mips_core|RF|Mux9~16_combout  & (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux9~9_combout ))))

	.dataa(\mips_core|RF|Mux9~16_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux9~18_combout ),
	.datad(\mips_core|RF|Mux9~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~19 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux9~19_combout )

	.dataa(gnd),
	.datab(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux9~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \mips_core|ALU_in2[21]~11 (
// Equation(s):
// \mips_core|ALU_in2[21]~11_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux42~19_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|RF|Mux42~19_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[21]~11 .lut_mask = 16'hFC30;
defparam \mips_core|ALU_in2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \mips_core|RF|registers[13][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \mips_core|RF|registers[14][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \mips_core|RF|registers[12][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux10~17 (
// Equation(s):
// \mips_core|RF|Mux10~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][21]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][21]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][21]~q ),
	.datac(\mips_core|RF|registers[12][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~17 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Mux10~18 (
// Equation(s):
// \mips_core|RF|Mux10~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux10~17_combout  & (\mips_core|RF|registers[15][21]~q )) # (!\mips_core|RF|Mux10~17_combout  & ((\mips_core|RF|registers[13][21]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux10~17_combout ))))

	.dataa(\mips_core|RF|registers[15][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[13][21]~q ),
	.datad(\mips_core|RF|Mux10~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \mips_core|RF|registers[3][21]~feeder (
// Equation(s):
// \mips_core|RF|registers[3][21]~feeder_combout  = \mips_core|WriteData_in[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[21]~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[3][21]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \mips_core|RF|registers[3][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \mips_core|RF|registers[2][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \mips_core|RF|registers[1][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \mips_core|RF|registers[5][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \mips_core|RF|registers[7][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \mips_core|RF|registers[4][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \mips_core|RF|registers[6][21]~feeder (
// Equation(s):
// \mips_core|RF|registers[6][21]~feeder_combout  = \mips_core|WriteData_in[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[21]~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[6][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[6][21]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[6][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \mips_core|RF|registers[6][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux10~12 (
// Equation(s):
// \mips_core|RF|Mux10~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[4][21]~q ))))

	.dataa(\mips_core|RF|registers[4][21]~q ),
	.datab(\mips_core|RF|registers[6][21]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~12 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux10~13 (
// Equation(s):
// \mips_core|RF|Mux10~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux10~12_combout  & ((\mips_core|RF|registers[7][21]~q ))) # (!\mips_core|RF|Mux10~12_combout  & (\mips_core|RF|registers[5][21]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux10~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][21]~q ),
	.datac(\mips_core|RF|registers[7][21]~q ),
	.datad(\mips_core|RF|Mux10~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux10~14 (
// Equation(s):
// \mips_core|RF|Mux10~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux10~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][21]~q )))) # (!\mips_core|RF|Mux31~17_combout  
// & (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][21]~q ),
	.datad(\mips_core|RF|Mux10~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \mips_core|RF|Mux10~15 (
// Equation(s):
// \mips_core|RF|Mux10~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux10~14_combout  & (\mips_core|RF|registers[3][21]~q )) # (!\mips_core|RF|Mux10~14_combout  & ((\mips_core|RF|registers[2][21]~q ))))) # (!\mips_core|RF|Mux31~14_combout 
//  & (((\mips_core|RF|Mux10~14_combout ))))

	.dataa(\mips_core|RF|registers[3][21]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][21]~q ),
	.datad(\mips_core|RF|Mux10~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \mips_core|RF|registers[21][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \mips_core|RF|registers[29][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \mips_core|RF|registers[25][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \mips_core|RF|registers[17][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux10~2 (
// Equation(s):
// \mips_core|RF|Mux10~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][21]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][21]~q )))))

	.dataa(\mips_core|RF|registers[25][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[17][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~2 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux10~3 (
// Equation(s):
// \mips_core|RF|Mux10~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux10~2_combout  & ((\mips_core|RF|registers[29][21]~q ))) # (!\mips_core|RF|Mux10~2_combout  & (\mips_core|RF|registers[21][21]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux10~2_combout ))))

	.dataa(\mips_core|RF|registers[21][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][21]~q ),
	.datad(\mips_core|RF|Mux10~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \mips_core|RF|registers[27][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \mips_core|RF|registers[31][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \mips_core|RF|registers[23][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \mips_core|RF|registers[19][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \mips_core|RF|Mux10~9 (
// Equation(s):
// \mips_core|RF|Mux10~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][21]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][21]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[23][21]~q ),
	.datac(\mips_core|RF|registers[19][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~9 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux10~10 (
// Equation(s):
// \mips_core|RF|Mux10~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux10~9_combout  & ((\mips_core|RF|registers[31][21]~q ))) # (!\mips_core|RF|Mux10~9_combout  & (\mips_core|RF|registers[27][21]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux10~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[27][21]~q ),
	.datac(\mips_core|RF|registers[31][21]~q ),
	.datad(\mips_core|RF|Mux10~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~10 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \mips_core|RF|registers[20][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \mips_core|RF|registers[28][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \mips_core|RF|registers[24][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \mips_core|RF|registers[16][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux10~6 (
// Equation(s):
// \mips_core|RF|Mux10~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][21]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][21]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][21]~q ),
	.datac(\mips_core|RF|registers[16][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux10~7 (
// Equation(s):
// \mips_core|RF|Mux10~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux10~6_combout  & ((\mips_core|RF|registers[28][21]~q ))) # (!\mips_core|RF|Mux10~6_combout  & (\mips_core|RF|registers[20][21]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux10~6_combout ))))

	.dataa(\mips_core|RF|registers[20][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[28][21]~q ),
	.datad(\mips_core|RF|Mux10~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~7 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \mips_core|RF|registers[26][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \mips_core|RF|registers[30][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \mips_core|RF|registers[22][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \mips_core|RF|registers[18][21]~feeder (
// Equation(s):
// \mips_core|RF|registers[18][21]~feeder_combout  = \mips_core|WriteData_in[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[18][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[18][21]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[18][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \mips_core|RF|registers[18][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[18][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \mips_core|RF|Mux10~4 (
// Equation(s):
// \mips_core|RF|Mux10~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][21]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][21]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][21]~q ),
	.datab(\mips_core|RF|registers[18][21]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~4 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \mips_core|RF|Mux10~5 (
// Equation(s):
// \mips_core|RF|Mux10~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux10~4_combout  & ((\mips_core|RF|registers[30][21]~q ))) # (!\mips_core|RF|Mux10~4_combout  & (\mips_core|RF|registers[26][21]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux10~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[26][21]~q ),
	.datac(\mips_core|RF|registers[30][21]~q ),
	.datad(\mips_core|RF|Mux10~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux10~8 (
// Equation(s):
// \mips_core|RF|Mux10~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ) # ((\mips_core|RF|Mux10~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux10~7_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux10~7_combout ),
	.datad(\mips_core|RF|Mux10~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~8 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux10~11 (
// Equation(s):
// \mips_core|RF|Mux10~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux10~8_combout  & ((\mips_core|RF|Mux10~10_combout ))) # (!\mips_core|RF|Mux10~8_combout  & (\mips_core|RF|Mux10~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux10~8_combout ))))

	.dataa(\mips_core|RF|Mux10~3_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux10~10_combout ),
	.datad(\mips_core|RF|Mux10~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~11 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux10~16 (
// Equation(s):
// \mips_core|RF|Mux10~16_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout ) # ((\mips_core|RF|Mux10~11_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (!\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux10~15_combout )))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux10~15_combout ),
	.datad(\mips_core|RF|Mux10~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \mips_core|RF|registers[11][21]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][21]~feeder_combout  = \mips_core|WriteData_in[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[21]~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][21]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \mips_core|RF|registers[11][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \mips_core|RF|registers[10][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \mips_core|RF|registers[9][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \mips_core|RF|registers[8][21]~feeder (
// Equation(s):
// \mips_core|RF|registers[8][21]~feeder_combout  = \mips_core|WriteData_in[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[8][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[8][21]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[8][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \mips_core|RF|registers[8][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \mips_core|RF|Mux10~0 (
// Equation(s):
// \mips_core|RF|Mux10~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][21]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][21]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[8][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~0 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \mips_core|RF|Mux10~1 (
// Equation(s):
// \mips_core|RF|Mux10~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux10~0_combout  & (\mips_core|RF|registers[11][21]~q )) # (!\mips_core|RF|Mux10~0_combout  & ((\mips_core|RF|registers[10][21]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux10~0_combout ))))

	.dataa(\mips_core|RF|registers[11][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[10][21]~q ),
	.datad(\mips_core|RF|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux10~19 (
// Equation(s):
// \mips_core|RF|Mux10~19_combout  = (\mips_core|RF|Mux10~16_combout  & ((\mips_core|RF|Mux10~18_combout ) # ((!\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux10~16_combout  & (((\mips_core|RF|Mux31~13_combout  & \mips_core|RF|Mux10~1_combout ))))

	.dataa(\mips_core|RF|Mux10~18_combout ),
	.datab(\mips_core|RF|Mux10~16_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux10~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~19 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  = \mips_core|RF|Mux10~19_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout )

	.dataa(gnd),
	.datab(\mips_core|RF|Mux10~19_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0 .lut_mask = 16'h3C3C;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[20]~12_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[20]~12_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[20]~12_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[21]~11_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[21]~11_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[22]~10_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[22]~10_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[23]~9_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[23]~9_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[23]~9_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[24]~8_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[24]~8_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[24]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[25]~7_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[25]~7_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[26]~6_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[26]~6_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[26]~6_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[27]~5_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[27]~5_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[27]~5_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[28]~4_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[28]~4_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[28]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout  = \mips_core|ALU_in2[29]~3_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[29]~3_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mips_core|CU|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(\Clk~inputclkctrl_outclk ),
	.ena0(\mips_core|CU|MemWrite~0_combout ),
	.ena1(\mips_core|CU|MemRead~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mips_core|RF|Mux32~19_combout ,\mips_core|RF|Mux33~19_combout ,\mips_core|RF|Mux34~19_combout ,\mips_core|RF|Mux35~19_combout ,\mips_core|RF|Mux36~19_combout ,\mips_core|RF|Mux37~19_combout ,\mips_core|RF|Mux38~19_combout ,
\mips_core|RF|Mux39~19_combout ,\mips_core|RF|Mux40~19_combout ,\mips_core|RF|Mux41~19_combout ,\mips_core|RF|Mux42~19_combout ,\mips_core|RF|Mux43~19_combout ,\mips_core|RF|Mux44~19_combout ,\mips_core|RF|Mux45~19_combout ,\mips_core|RF|Mux46~19_combout ,
\mips_core|RF|Mux47~19_combout ,\mips_core|RF|Mux48~19_combout ,\mips_core|RF|Mux49~19_combout ,\mips_core|RF|Mux50~19_combout ,\mips_core|RF|Mux51~19_combout ,\mips_core|RF|Mux52~19_combout ,\mips_core|RF|Mux53~19_combout ,\mips_core|RF|Mux54~19_combout ,
\mips_core|RF|Mux55~19_combout ,\mips_core|RF|Mux56~19_combout ,\mips_core|RF|Mux57~19_combout ,\mips_core|RF|Mux58~19_combout ,\mips_core|RF|Mux59~19_combout ,\mips_core|RF|Mux60~19_combout ,\mips_core|RF|Mux61~19_combout ,\mips_core|RF|Mux62~19_combout ,
\mips_core|RF|Mux63~24_combout }),
	.portaaddr({\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ,
\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ,\mips_core|ALU|alu0|opMUX|Out~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ,
\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ,\mips_core|ALU|alu0|opMUX|Out~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DM|altsyncram:memory_rtl_0|altsyncram_qsd1:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \mips_core|ALU_in2[30]~2 (
// Equation(s):
// \mips_core|ALU_in2[30]~2_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux33~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux33~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[30]~2 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \mips_core|RF|registers[11][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \mips_core|RF|registers[10][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux1~10 (
// Equation(s):
// \mips_core|RF|Mux1~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[10][30]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[8][30]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[8][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[10][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~10 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \mips_core|RF|registers[9][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux1~11 (
// Equation(s):
// \mips_core|RF|Mux1~11_combout  = (\mips_core|RF|Mux1~10_combout  & ((\mips_core|RF|registers[11][30]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux1~10_combout  & (((\mips_core|RF|registers[9][30]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[11][30]~q ),
	.datab(\mips_core|RF|Mux1~10_combout ),
	.datac(\mips_core|RF|registers[9][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~11 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \mips_core|RF|registers[2][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \mips_core|RF|registers[3][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \mips_core|RF|registers[4][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N31
dffeas \mips_core|RF|registers[5][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux1~12 (
// Equation(s):
// \mips_core|RF|Mux1~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[5][30]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[4][30]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[4][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[5][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \mips_core|RF|registers[7][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \mips_core|RF|registers[6][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux1~13 (
// Equation(s):
// \mips_core|RF|Mux1~13_combout  = (\mips_core|RF|Mux1~12_combout  & ((\mips_core|RF|registers[7][30]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux1~12_combout  & (((\mips_core|RF|registers[6][30]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|Mux1~12_combout ),
	.datab(\mips_core|RF|registers[7][30]~q ),
	.datac(\mips_core|RF|registers[6][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~13 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \mips_core|RF|registers[1][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux1~14 (
// Equation(s):
// \mips_core|RF|Mux1~14_combout  = (\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux1~13_combout ) # ((!\mips_core|RF|Mux31~17_combout )))) # (!\mips_core|RF|Mux31~18_combout  & (((\mips_core|RF|Mux31~17_combout  & \mips_core|RF|registers[1][30]~q ))))

	.dataa(\mips_core|RF|Mux31~18_combout ),
	.datab(\mips_core|RF|Mux1~13_combout ),
	.datac(\mips_core|RF|Mux31~17_combout ),
	.datad(\mips_core|RF|registers[1][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~14 .lut_mask = 16'hDA8A;
defparam \mips_core|RF|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux1~15 (
// Equation(s):
// \mips_core|RF|Mux1~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux1~14_combout  & ((\mips_core|RF|registers[3][30]~q ))) # (!\mips_core|RF|Mux1~14_combout  & (\mips_core|RF|registers[2][30]~q )))) # (!\mips_core|RF|Mux31~14_combout  & 
// (((\mips_core|RF|Mux1~14_combout ))))

	.dataa(\mips_core|RF|registers[2][30]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[3][30]~q ),
	.datad(\mips_core|RF|Mux1~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux1~16 (
// Equation(s):
// \mips_core|RF|Mux1~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux1~11_combout ) # ((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (((\mips_core|RF|Mux1~15_combout  & !\mips_core|RF|Mux31~10_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux1~11_combout ),
	.datac(\mips_core|RF|Mux1~15_combout ),
	.datad(\mips_core|RF|Mux31~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~16 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \mips_core|RF|registers[15][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \mips_core|RF|registers[12][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \mips_core|RF|registers[13][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux1~17 (
// Equation(s):
// \mips_core|RF|Mux1~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][30]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][30]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[12][30]~q ),
	.datac(\mips_core|RF|registers[13][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \mips_core|RF|registers[14][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Mux1~18 (
// Equation(s):
// \mips_core|RF|Mux1~18_combout  = (\mips_core|RF|Mux1~17_combout  & ((\mips_core|RF|registers[15][30]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux1~17_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & \mips_core|RF|registers[14][30]~q ))))

	.dataa(\mips_core|RF|registers[15][30]~q ),
	.datab(\mips_core|RF|Mux1~17_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|registers[14][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~18 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \mips_core|RF|registers[31][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \mips_core|RF|registers[27][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \mips_core|RF|registers[19][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \mips_core|RF|registers[23][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux1~7 (
// Equation(s):
// \mips_core|RF|Mux1~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][30]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][30]~q ))))

	.dataa(\mips_core|RF|registers[19][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[23][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~7 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux1~8 (
// Equation(s):
// \mips_core|RF|Mux1~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux1~7_combout  & (\mips_core|RF|registers[31][30]~q )) # (!\mips_core|RF|Mux1~7_combout  & ((\mips_core|RF|registers[27][30]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux1~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[31][30]~q ),
	.datac(\mips_core|RF|registers[27][30]~q ),
	.datad(\mips_core|RF|Mux1~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~8 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \mips_core|RF|registers[28][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \mips_core|RF|registers[16][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \mips_core|RF|registers[24][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux1~4 (
// Equation(s):
// \mips_core|RF|Mux1~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[24][30]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][30]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[16][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[24][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~4 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \mips_core|RF|registers[20][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \mips_core|RF|Mux1~5 (
// Equation(s):
// \mips_core|RF|Mux1~5_combout  = (\mips_core|RF|Mux1~4_combout  & ((\mips_core|RF|registers[28][30]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux1~4_combout  & (((\mips_core|RF|registers[20][30]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[28][30]~q ),
	.datab(\mips_core|RF|Mux1~4_combout ),
	.datac(\mips_core|RF|registers[20][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~5 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \mips_core|RF|registers[29][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \mips_core|RF|registers[17][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \mips_core|RF|registers[25][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux1~2 (
// Equation(s):
// \mips_core|RF|Mux1~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][30]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[17][30]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[17][30]~q ),
	.datac(\mips_core|RF|registers[25][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \mips_core|RF|registers[21][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux1~3 (
// Equation(s):
// \mips_core|RF|Mux1~3_combout  = (\mips_core|RF|Mux1~2_combout  & ((\mips_core|RF|registers[29][30]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux1~2_combout  & (((\mips_core|RF|registers[21][30]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[29][30]~q ),
	.datab(\mips_core|RF|Mux1~2_combout ),
	.datac(\mips_core|RF|registers[21][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~3 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux1~6 (
// Equation(s):
// \mips_core|RF|Mux1~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux1~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux1~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux1~5_combout ),
	.datad(\mips_core|RF|Mux1~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \mips_core|RF|registers[18][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \mips_core|RF|registers[22][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux1~0 (
// Equation(s):
// \mips_core|RF|Mux1~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[22][30]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][30]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[18][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[22][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \mips_core|RF|registers[30][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \mips_core|RF|registers[26][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux1~1 (
// Equation(s):
// \mips_core|RF|Mux1~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux1~0_combout  & (\mips_core|RF|registers[30][30]~q )) # (!\mips_core|RF|Mux1~0_combout  & ((\mips_core|RF|registers[26][30]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|Mux1~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|Mux1~0_combout ),
	.datac(\mips_core|RF|registers[30][30]~q ),
	.datad(\mips_core|RF|registers[26][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~1 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux1~9 (
// Equation(s):
// \mips_core|RF|Mux1~9_combout  = (\mips_core|RF|Mux1~6_combout  & ((\mips_core|RF|Mux1~8_combout ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux1~6_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & \mips_core|RF|Mux1~1_combout ))))

	.dataa(\mips_core|RF|Mux1~8_combout ),
	.datab(\mips_core|RF|Mux1~6_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux1~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~9 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux1~19 (
// Equation(s):
// \mips_core|RF|Mux1~19_combout  = (\mips_core|RF|Mux1~16_combout  & (((\mips_core|RF|Mux1~18_combout )) # (!\mips_core|RF|Mux31~10_combout ))) # (!\mips_core|RF|Mux1~16_combout  & (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux1~9_combout ))))

	.dataa(\mips_core|RF|Mux1~16_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux1~18_combout ),
	.datad(\mips_core|RF|Mux1~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~19 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux1~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux1~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[30]~2_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[30]~2_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU_in2[30]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[29]~3_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[29]~3_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[29]~3_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout  = \mips_core|ALU_in2[30]~2_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[30]~2_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \mips_core|WriteData_in[30]~2 (
// Equation(s):
// \mips_core|WriteData_in[30]~2_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a30 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout )))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(gnd),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[30]~2 .lut_mask = 16'hBB88;
defparam \mips_core|WriteData_in[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \mips_core|RF|registers[8][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux33~10 (
// Equation(s):
// \mips_core|RF|Mux33~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[10][30]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][30]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[8][30]~q ),
	.datad(\mips_core|RF|registers[10][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~10 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \mips_core|RF|Mux33~11 (
// Equation(s):
// \mips_core|RF|Mux33~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux33~10_combout  & (\mips_core|RF|registers[11][30]~q )) # (!\mips_core|RF|Mux33~10_combout  & ((\mips_core|RF|registers[9][30]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux33~10_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux33~10_combout ),
	.datac(\mips_core|RF|registers[11][30]~q ),
	.datad(\mips_core|RF|registers[9][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~11 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux33~12 (
// Equation(s):
// \mips_core|RF|Mux33~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[5][30]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[4][30]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[5][30]~q ),
	.datac(\mips_core|RF|registers[4][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux33~13 (
// Equation(s):
// \mips_core|RF|Mux33~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux33~12_combout  & (\mips_core|RF|registers[7][30]~q )) # (!\mips_core|RF|Mux33~12_combout  & ((\mips_core|RF|registers[6][30]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux33~12_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux33~12_combout ),
	.datac(\mips_core|RF|registers[7][30]~q ),
	.datad(\mips_core|RF|registers[6][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~13 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux33~14 (
// Equation(s):
// \mips_core|RF|Mux33~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux33~13_combout )) # (!\mips_core|RF|Mux63~17_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux63~17_combout  & (\mips_core|RF|registers[1][30]~q )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|registers[1][30]~q ),
	.datad(\mips_core|RF|Mux33~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~14 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \mips_core|RF|Mux33~15 (
// Equation(s):
// \mips_core|RF|Mux33~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux33~14_combout  & (\mips_core|RF|registers[3][30]~q )) # (!\mips_core|RF|Mux33~14_combout  & ((\mips_core|RF|registers[2][30]~q ))))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux33~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[3][30]~q ),
	.datac(\mips_core|RF|registers[2][30]~q ),
	.datad(\mips_core|RF|Mux33~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~15 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux33~16 (
// Equation(s):
// \mips_core|RF|Mux33~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux33~11_combout )) # (!\mips_core|RF|Mux63~13_combout  & 
// ((\mips_core|RF|Mux33~15_combout )))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux33~11_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux33~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~16 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux33~0 (
// Equation(s):
// \mips_core|RF|Mux33~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[22][30]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[18][30]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[18][30]~q ),
	.datad(\mips_core|RF|registers[22][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~0 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux33~1 (
// Equation(s):
// \mips_core|RF|Mux33~1_combout  = (\mips_core|RF|Mux33~0_combout  & ((\mips_core|RF|registers[30][30]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux33~0_combout  & (((\mips_core|RF|registers[26][30]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][30]~q ),
	.datab(\mips_core|RF|Mux33~0_combout ),
	.datac(\mips_core|RF|registers[26][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~1 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux33~2 (
// Equation(s):
// \mips_core|RF|Mux33~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][30]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[17][30]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[25][30]~q ),
	.datac(\mips_core|RF|registers[17][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~2 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux33~3 (
// Equation(s):
// \mips_core|RF|Mux33~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux33~2_combout  & ((\mips_core|RF|registers[29][30]~q ))) # (!\mips_core|RF|Mux33~2_combout  & (\mips_core|RF|registers[21][30]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux33~2_combout ))))

	.dataa(\mips_core|RF|registers[21][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[29][30]~q ),
	.datad(\mips_core|RF|Mux33~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux33~4 (
// Equation(s):
// \mips_core|RF|Mux33~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[24][30]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[16][30]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[24][30]~q ),
	.datac(\mips_core|RF|registers[16][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~4 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \mips_core|RF|Mux33~5 (
// Equation(s):
// \mips_core|RF|Mux33~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux33~4_combout  & (\mips_core|RF|registers[28][30]~q )) # (!\mips_core|RF|Mux33~4_combout  & ((\mips_core|RF|registers[20][30]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|Mux33~4_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|Mux33~4_combout ),
	.datac(\mips_core|RF|registers[28][30]~q ),
	.datad(\mips_core|RF|registers[20][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~5 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \mips_core|RF|Mux33~6 (
// Equation(s):
// \mips_core|RF|Mux33~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux33~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux33~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux33~3_combout ),
	.datad(\mips_core|RF|Mux33~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~6 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux33~7 (
// Equation(s):
// \mips_core|RF|Mux33~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][30]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[19][30]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[23][30]~q ),
	.datac(\mips_core|RF|registers[19][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~7 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \mips_core|RF|Mux33~8 (
// Equation(s):
// \mips_core|RF|Mux33~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux33~7_combout  & ((\mips_core|RF|registers[31][30]~q ))) # (!\mips_core|RF|Mux33~7_combout  & (\mips_core|RF|registers[27][30]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux33~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[27][30]~q ),
	.datac(\mips_core|RF|registers[31][30]~q ),
	.datad(\mips_core|RF|Mux33~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~8 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \mips_core|RF|Mux33~9 (
// Equation(s):
// \mips_core|RF|Mux33~9_combout  = (\mips_core|RF|Mux33~6_combout  & (((\mips_core|RF|Mux33~8_combout ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux33~6_combout  & (\mips_core|RF|Mux33~1_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips_core|RF|Mux33~1_combout ),
	.datab(\mips_core|RF|Mux33~6_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux33~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~9 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux33~17 (
// Equation(s):
// \mips_core|RF|Mux33~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][30]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[12][30]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[13][30]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[12][30]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~17 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux33~18 (
// Equation(s):
// \mips_core|RF|Mux33~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux33~17_combout  & (\mips_core|RF|registers[15][30]~q )) # (!\mips_core|RF|Mux33~17_combout  & ((\mips_core|RF|registers[14][30]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux33~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[15][30]~q ),
	.datac(\mips_core|RF|registers[14][30]~q ),
	.datad(\mips_core|RF|Mux33~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux33~19 (
// Equation(s):
// \mips_core|RF|Mux33~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux33~16_combout  & ((\mips_core|RF|Mux33~18_combout ))) # (!\mips_core|RF|Mux33~16_combout  & (\mips_core|RF|Mux33~9_combout )))) # (!\mips_core|RF|Mux63~10_combout  & 
// (\mips_core|RF|Mux33~16_combout ))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux33~16_combout ),
	.datac(\mips_core|RF|Mux33~9_combout ),
	.datad(\mips_core|RF|Mux33~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~19 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \mips_core|WriteData_in[29]~3 (
// Equation(s):
// \mips_core|WriteData_in[29]~3_combout  = (\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a29 ))) # (!\mips_core|CU|MemRead~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[29]~3 .lut_mask = 16'hFC30;
defparam \mips_core|WriteData_in[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \mips_core|RF|registers[15][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux34~17 (
// Equation(s):
// \mips_core|RF|Mux34~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][29]~q ))))

	.dataa(\mips_core|RF|registers[12][29]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux34~18 (
// Equation(s):
// \mips_core|RF|Mux34~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux34~17_combout  & (\mips_core|RF|registers[15][29]~q )) # (!\mips_core|RF|Mux34~17_combout  & ((\mips_core|RF|registers[13][29]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux34~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[15][29]~q ),
	.datac(\mips_core|RF|registers[13][29]~q ),
	.datad(\mips_core|RF|Mux34~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \mips_core|RF|Mux34~0 (
// Equation(s):
// \mips_core|RF|Mux34~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][29]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][29]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][29]~q ),
	.datad(\mips_core|RF|registers[8][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~0 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \mips_core|RF|Mux34~1 (
// Equation(s):
// \mips_core|RF|Mux34~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux34~0_combout  & (\mips_core|RF|registers[11][29]~q )) # (!\mips_core|RF|Mux34~0_combout  & ((\mips_core|RF|registers[10][29]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux34~0_combout ))))

	.dataa(\mips_core|RF|registers[11][29]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][29]~q ),
	.datad(\mips_core|RF|Mux34~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Mux34~2 (
// Equation(s):
// \mips_core|RF|Mux34~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][29]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][29]~q ),
	.datac(\mips_core|RF|registers[25][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux34~3 (
// Equation(s):
// \mips_core|RF|Mux34~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux34~2_combout  & (\mips_core|RF|registers[29][29]~q )) # (!\mips_core|RF|Mux34~2_combout  & ((\mips_core|RF|registers[21][29]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux34~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][29]~q ),
	.datac(\mips_core|RF|registers[21][29]~q ),
	.datad(\mips_core|RF|Mux34~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux34~6 (
// Equation(s):
// \mips_core|RF|Mux34~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][29]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][29]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][29]~q ),
	.datac(\mips_core|RF|registers[24][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux34~7 (
// Equation(s):
// \mips_core|RF|Mux34~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux34~6_combout  & ((\mips_core|RF|registers[28][29]~q ))) # (!\mips_core|RF|Mux34~6_combout  & (\mips_core|RF|registers[20][29]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|Mux34~6_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|Mux34~6_combout ),
	.datac(\mips_core|RF|registers[20][29]~q ),
	.datad(\mips_core|RF|registers[28][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~7 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux34~4 (
// Equation(s):
// \mips_core|RF|Mux34~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][29]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][29]~q ),
	.datac(\mips_core|RF|registers[22][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux34~5 (
// Equation(s):
// \mips_core|RF|Mux34~5_combout  = (\mips_core|RF|Mux34~4_combout  & ((\mips_core|RF|registers[30][29]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux34~4_combout  & (((\mips_core|RF|registers[26][29]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux34~4_combout ),
	.datab(\mips_core|RF|registers[30][29]~q ),
	.datac(\mips_core|RF|registers[26][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~5 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux34~8 (
// Equation(s):
// \mips_core|RF|Mux34~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux34~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux34~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux34~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux34~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~8 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux34~9 (
// Equation(s):
// \mips_core|RF|Mux34~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][29]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][29]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][29]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~9 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux34~10 (
// Equation(s):
// \mips_core|RF|Mux34~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux34~9_combout  & ((\mips_core|RF|registers[31][29]~q ))) # (!\mips_core|RF|Mux34~9_combout  & (\mips_core|RF|registers[27][29]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|Mux34~9_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|Mux34~9_combout ),
	.datac(\mips_core|RF|registers[27][29]~q ),
	.datad(\mips_core|RF|registers[31][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~10 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux34~11 (
// Equation(s):
// \mips_core|RF|Mux34~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux34~8_combout  & ((\mips_core|RF|Mux34~10_combout ))) # (!\mips_core|RF|Mux34~8_combout  & (\mips_core|RF|Mux34~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux34~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux34~3_combout ),
	.datac(\mips_core|RF|Mux34~8_combout ),
	.datad(\mips_core|RF|Mux34~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~11 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux34~12 (
// Equation(s):
// \mips_core|RF|Mux34~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][29]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[4][29]~q ),
	.datac(\mips_core|RF|registers[6][29]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~12 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux34~13 (
// Equation(s):
// \mips_core|RF|Mux34~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux34~12_combout  & (\mips_core|RF|registers[7][29]~q )) # (!\mips_core|RF|Mux34~12_combout  & ((\mips_core|RF|registers[5][29]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux34~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[7][29]~q ),
	.datac(\mips_core|RF|registers[5][29]~q ),
	.datad(\mips_core|RF|Mux34~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~13 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux34~14 (
// Equation(s):
// \mips_core|RF|Mux34~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux34~13_combout )) # (!\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|registers[1][29]~q ))))) # (!\mips_core|RF|Mux63~17_combout  
// & (\mips_core|RF|Mux63~18_combout ))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|Mux34~13_combout ),
	.datad(\mips_core|RF|registers[1][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~14 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux34~15 (
// Equation(s):
// \mips_core|RF|Mux34~15_combout  = (\mips_core|RF|Mux34~14_combout  & (((\mips_core|RF|registers[3][29]~q ) # (!\mips_core|RF|Mux63~14_combout )))) # (!\mips_core|RF|Mux34~14_combout  & (\mips_core|RF|registers[2][29]~q  & ((\mips_core|RF|Mux63~14_combout 
// ))))

	.dataa(\mips_core|RF|Mux34~14_combout ),
	.datab(\mips_core|RF|registers[2][29]~q ),
	.datac(\mips_core|RF|registers[3][29]~q ),
	.datad(\mips_core|RF|Mux63~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~15 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux34~16 (
// Equation(s):
// \mips_core|RF|Mux34~16_combout  = (\mips_core|RF|Mux63~13_combout  & (((\mips_core|RF|Mux63~10_combout )))) # (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux34~11_combout )) # (!\mips_core|RF|Mux63~10_combout  & 
// ((\mips_core|RF|Mux34~15_combout )))))

	.dataa(\mips_core|RF|Mux34~11_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux34~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~16 .lut_mask = 16'hE3E0;
defparam \mips_core|RF|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux34~19 (
// Equation(s):
// \mips_core|RF|Mux34~19_combout  = (\mips_core|RF|Mux34~16_combout  & ((\mips_core|RF|Mux34~18_combout ) # ((!\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux34~16_combout  & (((\mips_core|RF|Mux34~1_combout  & \mips_core|RF|Mux63~13_combout ))))

	.dataa(\mips_core|RF|Mux34~18_combout ),
	.datab(\mips_core|RF|Mux34~1_combout ),
	.datac(\mips_core|RF|Mux34~16_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~19 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[28]~4_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[28]~4_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[28]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout  = \mips_core|ALU_in2[28]~4_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[28]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~2_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \mips_core|WriteData_in[28]~4 (
// Equation(s):
// \mips_core|WriteData_in[28]~4_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a28 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[28]~4 .lut_mask = 16'hCFC0;
defparam \mips_core|WriteData_in[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \mips_core|RF|registers[15][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux35~17 (
// Equation(s):
// \mips_core|RF|Mux35~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[13][28]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][28]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[12][28]~q ),
	.datac(\mips_core|RF|registers[13][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~17 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \mips_core|RF|Mux35~18 (
// Equation(s):
// \mips_core|RF|Mux35~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux35~17_combout  & (\mips_core|RF|registers[15][28]~q )) # (!\mips_core|RF|Mux35~17_combout  & ((\mips_core|RF|registers[14][28]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux35~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[15][28]~q ),
	.datac(\mips_core|RF|Mux35~17_combout ),
	.datad(\mips_core|RF|registers[14][28]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~18 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \mips_core|RF|Mux35~12 (
// Equation(s):
// \mips_core|RF|Mux35~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][28]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][28]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[4][28]~q ),
	.datac(\mips_core|RF|registers[5][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~12 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux35~13 (
// Equation(s):
// \mips_core|RF|Mux35~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux35~12_combout  & (\mips_core|RF|registers[7][28]~q )) # (!\mips_core|RF|Mux35~12_combout  & ((\mips_core|RF|registers[6][28]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux35~12_combout ))))

	.dataa(\mips_core|RF|registers[7][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[6][28]~q ),
	.datad(\mips_core|RF|Mux35~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~13 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux35~14 (
// Equation(s):
// \mips_core|RF|Mux35~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux35~13_combout )) # (!\mips_core|RF|Mux63~17_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|registers[1][28]~q 
// ))))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux35~13_combout ),
	.datad(\mips_core|RF|registers[1][28]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~14 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux35~15 (
// Equation(s):
// \mips_core|RF|Mux35~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux35~14_combout  & ((\mips_core|RF|registers[3][28]~q ))) # (!\mips_core|RF|Mux35~14_combout  & (\mips_core|RF|registers[2][28]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux35~14_combout ))))

	.dataa(\mips_core|RF|registers[2][28]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][28]~q ),
	.datad(\mips_core|RF|Mux35~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \mips_core|RF|Mux35~10 (
// Equation(s):
// \mips_core|RF|Mux35~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[10][28]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][28]~q ))))

	.dataa(\mips_core|RF|registers[8][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[10][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~10 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \mips_core|RF|Mux35~11 (
// Equation(s):
// \mips_core|RF|Mux35~11_combout  = (\mips_core|RF|Mux35~10_combout  & ((\mips_core|RF|registers[11][28]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux35~10_combout  & (((\mips_core|RF|registers[9][28]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[11][28]~q ),
	.datab(\mips_core|RF|Mux35~10_combout ),
	.datac(\mips_core|RF|registers[9][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~11 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \mips_core|RF|Mux35~16 (
// Equation(s):
// \mips_core|RF|Mux35~16_combout  = (\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux63~13_combout )) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux35~11_combout ))) # (!\mips_core|RF|Mux63~13_combout  & 
// (\mips_core|RF|Mux35~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux35~15_combout ),
	.datad(\mips_core|RF|Mux35~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \mips_core|RF|Mux35~7 (
// Equation(s):
// \mips_core|RF|Mux35~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][28]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][28]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[19][28]~q ),
	.datac(\mips_core|RF|registers[23][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~7 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux35~8 (
// Equation(s):
// \mips_core|RF|Mux35~8_combout  = (\mips_core|RF|Mux35~7_combout  & ((\mips_core|RF|registers[31][28]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux35~7_combout  & (((\mips_core|RF|registers[27][28]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux35~7_combout ),
	.datab(\mips_core|RF|registers[31][28]~q ),
	.datac(\mips_core|RF|registers[27][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~8 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux35~0 (
// Equation(s):
// \mips_core|RF|Mux35~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[22][28]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][28]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[18][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[22][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \mips_core|RF|Mux35~1 (
// Equation(s):
// \mips_core|RF|Mux35~1_combout  = (\mips_core|RF|Mux35~0_combout  & (((\mips_core|RF|registers[30][28]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))) # (!\mips_core|RF|Mux35~0_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[26][28]~q ))))

	.dataa(\mips_core|RF|Mux35~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[30][28]~q ),
	.datad(\mips_core|RF|registers[26][28]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~1 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux35~4 (
// Equation(s):
// \mips_core|RF|Mux35~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ) # ((\mips_core|RF|registers[24][28]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[16][28]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[24][28]~q ),
	.datad(\mips_core|RF|registers[16][28]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~4 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux35~5 (
// Equation(s):
// \mips_core|RF|Mux35~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux35~4_combout  & (\mips_core|RF|registers[28][28]~q )) # (!\mips_core|RF|Mux35~4_combout  & ((\mips_core|RF|registers[20][28]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux35~4_combout ))))

	.dataa(\mips_core|RF|registers[28][28]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[20][28]~q ),
	.datad(\mips_core|RF|Mux35~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~5 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux35~2 (
// Equation(s):
// \mips_core|RF|Mux35~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][28]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][28]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[17][28]~q ),
	.datac(\mips_core|RF|registers[25][28]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~2 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux35~3 (
// Equation(s):
// \mips_core|RF|Mux35~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux35~2_combout  & (\mips_core|RF|registers[29][28]~q )) # (!\mips_core|RF|Mux35~2_combout  & ((\mips_core|RF|registers[21][28]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux35~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][28]~q ),
	.datac(\mips_core|RF|registers[21][28]~q ),
	.datad(\mips_core|RF|Mux35~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \mips_core|RF|Mux35~6 (
// Equation(s):
// \mips_core|RF|Mux35~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # (\mips_core|RF|Mux35~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux35~5_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips_core|RF|Mux35~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux35~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~6 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux35~9 (
// Equation(s):
// \mips_core|RF|Mux35~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux35~6_combout  & (\mips_core|RF|Mux35~8_combout )) # (!\mips_core|RF|Mux35~6_combout  & ((\mips_core|RF|Mux35~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux35~6_combout ))))

	.dataa(\mips_core|RF|Mux35~8_combout ),
	.datab(\mips_core|RF|Mux35~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux35~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~9 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Mux35~19 (
// Equation(s):
// \mips_core|RF|Mux35~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux35~16_combout  & (\mips_core|RF|Mux35~18_combout )) # (!\mips_core|RF|Mux35~16_combout  & ((\mips_core|RF|Mux35~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux35~16_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux35~18_combout ),
	.datac(\mips_core|RF|Mux35~16_combout ),
	.datad(\mips_core|RF|Mux35~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[27]~5_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[27]~5_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[27]~5_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout  = \mips_core|ALU_in2[27]~5_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[27]~5_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \mips_core|WriteData_in[27]~5 (
// Equation(s):
// \mips_core|WriteData_in[27]~5_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a27 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[27]~5 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteData_in[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \mips_core|RF|registers[9][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \mips_core|RF|Mux36~0 (
// Equation(s):
// \mips_core|RF|Mux36~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][27]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][27]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][27]~q ),
	.datad(\mips_core|RF|registers[8][27]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~0 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \mips_core|RF|Mux36~1 (
// Equation(s):
// \mips_core|RF|Mux36~1_combout  = (\mips_core|RF|Mux36~0_combout  & ((\mips_core|RF|registers[11][27]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux36~0_combout  & (((\mips_core|RF|registers[10][27]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|Mux36~0_combout ),
	.datab(\mips_core|RF|registers[11][27]~q ),
	.datac(\mips_core|RF|registers[10][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~1 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux36~4 (
// Equation(s):
// \mips_core|RF|Mux36~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][27]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][27]~q ),
	.datac(\mips_core|RF|registers[22][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux36~5 (
// Equation(s):
// \mips_core|RF|Mux36~5_combout  = (\mips_core|RF|Mux36~4_combout  & ((\mips_core|RF|registers[30][27]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux36~4_combout  & (((\mips_core|RF|registers[26][27]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][27]~q ),
	.datab(\mips_core|RF|Mux36~4_combout ),
	.datac(\mips_core|RF|registers[26][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~5 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux36~6 (
// Equation(s):
// \mips_core|RF|Mux36~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[24][27]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[16][27]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[24][27]~q ),
	.datad(\mips_core|RF|registers[16][27]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~6 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux36~7 (
// Equation(s):
// \mips_core|RF|Mux36~7_combout  = (\mips_core|RF|Mux36~6_combout  & ((\mips_core|RF|registers[28][27]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux36~6_combout  & (((\mips_core|RF|registers[20][27]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux36~6_combout ),
	.datab(\mips_core|RF|registers[28][27]~q ),
	.datac(\mips_core|RF|registers[20][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~7 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux36~8 (
// Equation(s):
// \mips_core|RF|Mux36~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux36~5_combout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux36~7_combout  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux36~5_combout ),
	.datab(\mips_core|RF|Mux36~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~8 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \mips_core|RF|Mux36~9 (
// Equation(s):
// \mips_core|RF|Mux36~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][27]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[19][27]~q ),
	.datac(\mips_core|RF|registers[23][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~9 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \mips_core|RF|Mux36~10 (
// Equation(s):
// \mips_core|RF|Mux36~10_combout  = (\mips_core|RF|Mux36~9_combout  & ((\mips_core|RF|registers[31][27]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux36~9_combout  & (((\mips_core|RF|registers[27][27]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux36~9_combout ),
	.datab(\mips_core|RF|registers[31][27]~q ),
	.datac(\mips_core|RF|registers[27][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~10 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \mips_core|RF|Mux36~2 (
// Equation(s):
// \mips_core|RF|Mux36~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][27]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][27]~q ),
	.datac(\mips_core|RF|registers[25][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux36~3 (
// Equation(s):
// \mips_core|RF|Mux36~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux36~2_combout  & (\mips_core|RF|registers[29][27]~q )) # (!\mips_core|RF|Mux36~2_combout  & ((\mips_core|RF|registers[21][27]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux36~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][27]~q ),
	.datac(\mips_core|RF|registers[21][27]~q ),
	.datad(\mips_core|RF|Mux36~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux36~11 (
// Equation(s):
// \mips_core|RF|Mux36~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux36~8_combout  & (\mips_core|RF|Mux36~10_combout )) # (!\mips_core|RF|Mux36~8_combout  & ((\mips_core|RF|Mux36~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux36~8_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux36~8_combout ),
	.datac(\mips_core|RF|Mux36~10_combout ),
	.datad(\mips_core|RF|Mux36~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~11 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \mips_core|RF|Mux36~12 (
// Equation(s):
// \mips_core|RF|Mux36~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][27]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[4][27]~q ),
	.datac(\mips_core|RF|registers[6][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~12 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Mux36~13 (
// Equation(s):
// \mips_core|RF|Mux36~13_combout  = (\mips_core|RF|Mux36~12_combout  & ((\mips_core|RF|registers[7][27]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux36~12_combout  & (((\mips_core|RF|registers[5][27]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux36~12_combout ),
	.datab(\mips_core|RF|registers[7][27]~q ),
	.datac(\mips_core|RF|registers[5][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~13 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux36~14 (
// Equation(s):
// \mips_core|RF|Mux36~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux36~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][27]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|registers[1][27]~q ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux36~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~14 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux36~15 (
// Equation(s):
// \mips_core|RF|Mux36~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux36~14_combout  & ((\mips_core|RF|registers[3][27]~q ))) # (!\mips_core|RF|Mux36~14_combout  & (\mips_core|RF|registers[2][27]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux36~14_combout ))))

	.dataa(\mips_core|RF|registers[2][27]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][27]~q ),
	.datad(\mips_core|RF|Mux36~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux36~16 (
// Equation(s):
// \mips_core|RF|Mux36~16_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux36~11_combout ) # ((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux36~15_combout  & !\mips_core|RF|Mux63~13_combout ))))

	.dataa(\mips_core|RF|Mux36~11_combout ),
	.datab(\mips_core|RF|Mux36~15_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~16 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux36~17 (
// Equation(s):
// \mips_core|RF|Mux36~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][27]~q ))))

	.dataa(\mips_core|RF|registers[12][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][27]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux36~18 (
// Equation(s):
// \mips_core|RF|Mux36~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux36~17_combout  & (\mips_core|RF|registers[15][27]~q )) # (!\mips_core|RF|Mux36~17_combout  & ((\mips_core|RF|registers[13][27]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux36~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[15][27]~q ),
	.datac(\mips_core|RF|Mux36~17_combout ),
	.datad(\mips_core|RF|registers[13][27]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~18 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux36~19 (
// Equation(s):
// \mips_core|RF|Mux36~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux36~16_combout  & ((\mips_core|RF|Mux36~18_combout ))) # (!\mips_core|RF|Mux36~16_combout  & (\mips_core|RF|Mux36~1_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux36~16_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux36~1_combout ),
	.datac(\mips_core|RF|Mux36~16_combout ),
	.datad(\mips_core|RF|Mux36~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~19 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[26]~6_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[26]~6_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[26]~6_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout  = \mips_core|ALU_in2[26]~6_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[26]~6_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \mips_core|WriteData_in[26]~6 (
// Equation(s):
// \mips_core|WriteData_in[26]~6_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a26 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[26]~6 .lut_mask = 16'hCFC0;
defparam \mips_core|WriteData_in[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \mips_core|RF|registers[16][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Mux37~4 (
// Equation(s):
// \mips_core|RF|Mux37~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][26]~q ))))

	.dataa(\mips_core|RF|registers[16][26]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[24][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~4 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Mux37~5 (
// Equation(s):
// \mips_core|RF|Mux37~5_combout  = (\mips_core|RF|Mux37~4_combout  & (((\mips_core|RF|registers[28][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux37~4_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[20][26]~q )))

	.dataa(\mips_core|RF|Mux37~4_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[20][26]~q ),
	.datad(\mips_core|RF|registers[28][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~5 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux37~2 (
// Equation(s):
// \mips_core|RF|Mux37~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][26]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][26]~q ),
	.datac(\mips_core|RF|registers[25][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux37~3 (
// Equation(s):
// \mips_core|RF|Mux37~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux37~2_combout  & (\mips_core|RF|registers[29][26]~q )) # (!\mips_core|RF|Mux37~2_combout  & ((\mips_core|RF|registers[21][26]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux37~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][26]~q ),
	.datac(\mips_core|RF|registers[21][26]~q ),
	.datad(\mips_core|RF|Mux37~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \mips_core|RF|Mux37~6 (
// Equation(s):
// \mips_core|RF|Mux37~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # (\mips_core|RF|Mux37~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux37~5_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips_core|RF|Mux37~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux37~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~6 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux37~7 (
// Equation(s):
// \mips_core|RF|Mux37~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][26]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[19][26]~q ),
	.datac(\mips_core|RF|registers[23][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~7 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Mux37~8 (
// Equation(s):
// \mips_core|RF|Mux37~8_combout  = (\mips_core|RF|Mux37~7_combout  & ((\mips_core|RF|registers[31][26]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux37~7_combout  & (((\mips_core|RF|registers[27][26]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[31][26]~q ),
	.datab(\mips_core|RF|Mux37~7_combout ),
	.datac(\mips_core|RF|registers[27][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~8 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux37~0 (
// Equation(s):
// \mips_core|RF|Mux37~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][26]~q ))))

	.dataa(\mips_core|RF|registers[18][26]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~0 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \mips_core|RF|Mux37~1 (
// Equation(s):
// \mips_core|RF|Mux37~1_combout  = (\mips_core|RF|Mux37~0_combout  & (((\mips_core|RF|registers[30][26]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux37~0_combout  & (\mips_core|RF|registers[26][26]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[26][26]~q ),
	.datab(\mips_core|RF|Mux37~0_combout ),
	.datac(\mips_core|RF|registers[30][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~1 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \mips_core|RF|Mux37~9 (
// Equation(s):
// \mips_core|RF|Mux37~9_combout  = (\mips_core|RF|Mux37~6_combout  & (((\mips_core|RF|Mux37~8_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))) # (!\mips_core|RF|Mux37~6_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux37~1_combout ))))

	.dataa(\mips_core|RF|Mux37~6_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux37~8_combout ),
	.datad(\mips_core|RF|Mux37~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~9 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Mux37~10 (
// Equation(s):
// \mips_core|RF|Mux37~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[10][26]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][26]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[8][26]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~10 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux37~11 (
// Equation(s):
// \mips_core|RF|Mux37~11_combout  = (\mips_core|RF|Mux37~10_combout  & ((\mips_core|RF|registers[11][26]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux37~10_combout  & (((\mips_core|RF|registers[9][26]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[11][26]~q ),
	.datab(\mips_core|RF|Mux37~10_combout ),
	.datac(\mips_core|RF|registers[9][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~11 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \mips_core|RF|Mux37~12 (
// Equation(s):
// \mips_core|RF|Mux37~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][26]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][26]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][26]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux37~13 (
// Equation(s):
// \mips_core|RF|Mux37~13_combout  = (\mips_core|RF|Mux37~12_combout  & ((\mips_core|RF|registers[7][26]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux37~12_combout  & (((\mips_core|RF|registers[6][26]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[7][26]~q ),
	.datab(\mips_core|RF|Mux37~12_combout ),
	.datac(\mips_core|RF|registers[6][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~13 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux37~14 (
// Equation(s):
// \mips_core|RF|Mux37~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux37~13_combout )) # (!\mips_core|RF|Mux63~17_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux63~17_combout  & (\mips_core|RF|registers[1][26]~q )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|registers[1][26]~q ),
	.datad(\mips_core|RF|Mux37~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~14 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux37~15 (
// Equation(s):
// \mips_core|RF|Mux37~15_combout  = (\mips_core|RF|Mux37~14_combout  & (((\mips_core|RF|registers[3][26]~q ) # (!\mips_core|RF|Mux63~14_combout )))) # (!\mips_core|RF|Mux37~14_combout  & (\mips_core|RF|registers[2][26]~q  & ((\mips_core|RF|Mux63~14_combout 
// ))))

	.dataa(\mips_core|RF|Mux37~14_combout ),
	.datab(\mips_core|RF|registers[2][26]~q ),
	.datac(\mips_core|RF|registers[3][26]~q ),
	.datad(\mips_core|RF|Mux63~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~15 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \mips_core|RF|Mux37~16 (
// Equation(s):
// \mips_core|RF|Mux37~16_combout  = (\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux63~13_combout )) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux37~11_combout )) # (!\mips_core|RF|Mux63~13_combout  & 
// ((\mips_core|RF|Mux37~15_combout )))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux37~11_combout ),
	.datad(\mips_core|RF|Mux37~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~16 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux37~17 (
// Equation(s):
// \mips_core|RF|Mux37~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[13][26]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][26]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[13][26]~q ),
	.datad(\mips_core|RF|registers[12][26]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~17 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux37~18 (
// Equation(s):
// \mips_core|RF|Mux37~18_combout  = (\mips_core|RF|Mux37~17_combout  & ((\mips_core|RF|registers[15][26]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux37~17_combout  & (((\mips_core|RF|registers[14][26]~q  
// & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[15][26]~q ),
	.datab(\mips_core|RF|registers[14][26]~q ),
	.datac(\mips_core|RF|Mux37~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~18 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \mips_core|RF|Mux37~19 (
// Equation(s):
// \mips_core|RF|Mux37~19_combout  = (\mips_core|RF|Mux37~16_combout  & (((\mips_core|RF|Mux37~18_combout ) # (!\mips_core|RF|Mux63~10_combout )))) # (!\mips_core|RF|Mux37~16_combout  & (\mips_core|RF|Mux37~9_combout  & ((\mips_core|RF|Mux63~10_combout ))))

	.dataa(\mips_core|RF|Mux37~9_combout ),
	.datab(\mips_core|RF|Mux37~16_combout ),
	.datac(\mips_core|RF|Mux37~18_combout ),
	.datad(\mips_core|RF|Mux63~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~19 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[25]~7_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[25]~7_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~2_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \mips_core|WriteData_in[25]~7 (
// Equation(s):
// \mips_core|WriteData_in[25]~7_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a25 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[25]~7 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteData_in[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \mips_core|RF|registers[15][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \mips_core|RF|Mux38~17 (
// Equation(s):
// \mips_core|RF|Mux38~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[14][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][25]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][25]~q ),
	.datad(\mips_core|RF|registers[12][25]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~17 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \mips_core|RF|Mux38~18 (
// Equation(s):
// \mips_core|RF|Mux38~18_combout  = (\mips_core|RF|Mux38~17_combout  & ((\mips_core|RF|registers[15][25]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux38~17_combout  & (((\mips_core|RF|registers[13][25]~q  
// & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[15][25]~q ),
	.datab(\mips_core|RF|Mux38~17_combout ),
	.datac(\mips_core|RF|registers[13][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~18 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \mips_core|RF|Mux38~0 (
// Equation(s):
// \mips_core|RF|Mux38~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][25]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][25]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][25]~q ),
	.datad(\mips_core|RF|registers[8][25]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~0 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \mips_core|RF|Mux38~1 (
// Equation(s):
// \mips_core|RF|Mux38~1_combout  = (\mips_core|RF|Mux38~0_combout  & (((\mips_core|RF|registers[11][25]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux38~0_combout  & (\mips_core|RF|registers[10][25]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[10][25]~q ),
	.datab(\mips_core|RF|registers[11][25]~q ),
	.datac(\mips_core|RF|Mux38~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~1 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux38~12 (
// Equation(s):
// \mips_core|RF|Mux38~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[6][25]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[4][25]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[6][25]~q ),
	.datad(\mips_core|RF|registers[4][25]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~12 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux38~13 (
// Equation(s):
// \mips_core|RF|Mux38~13_combout  = (\mips_core|RF|Mux38~12_combout  & ((\mips_core|RF|registers[7][25]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux38~12_combout  & (((\mips_core|RF|registers[5][25]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux38~12_combout ),
	.datab(\mips_core|RF|registers[7][25]~q ),
	.datac(\mips_core|RF|registers[5][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~13 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux38~14 (
// Equation(s):
// \mips_core|RF|Mux38~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux38~13_combout )) # (!\mips_core|RF|Mux63~17_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|registers[1][25]~q 
// ))))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux38~13_combout ),
	.datad(\mips_core|RF|registers[1][25]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~14 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux38~15 (
// Equation(s):
// \mips_core|RF|Mux38~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux38~14_combout  & ((\mips_core|RF|registers[3][25]~q ))) # (!\mips_core|RF|Mux38~14_combout  & (\mips_core|RF|registers[2][25]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux38~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][25]~q ),
	.datac(\mips_core|RF|registers[3][25]~q ),
	.datad(\mips_core|RF|Mux38~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux38~9 (
// Equation(s):
// \mips_core|RF|Mux38~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][25]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][25]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~9 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux38~10 (
// Equation(s):
// \mips_core|RF|Mux38~10_combout  = (\mips_core|RF|Mux38~9_combout  & ((\mips_core|RF|registers[31][25]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux38~9_combout  & (((\mips_core|RF|registers[27][25]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[31][25]~q ),
	.datab(\mips_core|RF|Mux38~9_combout ),
	.datac(\mips_core|RF|registers[27][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~10 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux38~6 (
// Equation(s):
// \mips_core|RF|Mux38~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][25]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][25]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][25]~q ),
	.datac(\mips_core|RF|registers[24][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux38~7 (
// Equation(s):
// \mips_core|RF|Mux38~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux38~6_combout  & (\mips_core|RF|registers[28][25]~q )) # (!\mips_core|RF|Mux38~6_combout  & ((\mips_core|RF|registers[20][25]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux38~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][25]~q ),
	.datac(\mips_core|RF|registers[20][25]~q ),
	.datad(\mips_core|RF|Mux38~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \mips_core|RF|Mux38~4 (
// Equation(s):
// \mips_core|RF|Mux38~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][25]~q ))))

	.dataa(\mips_core|RF|registers[18][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~4 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux38~5 (
// Equation(s):
// \mips_core|RF|Mux38~5_combout  = (\mips_core|RF|Mux38~4_combout  & ((\mips_core|RF|registers[30][25]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux38~4_combout  & (((\mips_core|RF|registers[26][25]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][25]~q ),
	.datab(\mips_core|RF|Mux38~4_combout ),
	.datac(\mips_core|RF|registers[26][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~5 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux38~8 (
// Equation(s):
// \mips_core|RF|Mux38~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|Mux38~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux38~7_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux38~7_combout ),
	.datad(\mips_core|RF|Mux38~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~8 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Mux38~2 (
// Equation(s):
// \mips_core|RF|Mux38~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][25]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][25]~q ),
	.datac(\mips_core|RF|registers[25][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux38~3 (
// Equation(s):
// \mips_core|RF|Mux38~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux38~2_combout  & (\mips_core|RF|registers[29][25]~q )) # (!\mips_core|RF|Mux38~2_combout  & ((\mips_core|RF|registers[21][25]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux38~2_combout ))))

	.dataa(\mips_core|RF|registers[29][25]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][25]~q ),
	.datad(\mips_core|RF|Mux38~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~3 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Mux38~11 (
// Equation(s):
// \mips_core|RF|Mux38~11_combout  = (\mips_core|RF|Mux38~8_combout  & ((\mips_core|RF|Mux38~10_combout ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux38~8_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|Mux38~3_combout ))))

	.dataa(\mips_core|RF|Mux38~10_combout ),
	.datab(\mips_core|RF|Mux38~8_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux38~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~11 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux38~16 (
// Equation(s):
// \mips_core|RF|Mux38~16_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout ) # ((\mips_core|RF|Mux38~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (!\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux38~15_combout )))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux38~15_combout ),
	.datad(\mips_core|RF|Mux38~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux38~19 (
// Equation(s):
// \mips_core|RF|Mux38~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux38~16_combout  & (\mips_core|RF|Mux38~18_combout )) # (!\mips_core|RF|Mux38~16_combout  & ((\mips_core|RF|Mux38~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux38~16_combout ))))

	.dataa(\mips_core|RF|Mux38~18_combout ),
	.datab(\mips_core|RF|Mux38~1_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux38~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~19 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[24]~8_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[24]~8_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datad(\mips_core|ALU_in2[24]~8_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[24]~8_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[24]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \mips_core|WriteData_in[24]~8 (
// Equation(s):
// \mips_core|WriteData_in[24]~8_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[24]~8 .lut_mask = 16'hCCF0;
defparam \mips_core|WriteData_in[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \mips_core|RF|registers[15][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \mips_core|RF|Mux39~17 (
// Equation(s):
// \mips_core|RF|Mux39~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[13][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][24]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[13][24]~q ),
	.datad(\mips_core|RF|registers[12][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~17 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Mux39~18 (
// Equation(s):
// \mips_core|RF|Mux39~18_combout  = (\mips_core|RF|Mux39~17_combout  & ((\mips_core|RF|registers[15][24]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux39~17_combout  & (((\mips_core|RF|registers[14][24]~q  
// & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[15][24]~q ),
	.datab(\mips_core|RF|registers[14][24]~q ),
	.datac(\mips_core|RF|Mux39~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~18 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \mips_core|RF|Mux39~12 (
// Equation(s):
// \mips_core|RF|Mux39~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][24]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][24]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux39~13 (
// Equation(s):
// \mips_core|RF|Mux39~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux39~12_combout  & (\mips_core|RF|registers[7][24]~q )) # (!\mips_core|RF|Mux39~12_combout  & ((\mips_core|RF|registers[6][24]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux39~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[7][24]~q ),
	.datac(\mips_core|RF|registers[6][24]~q ),
	.datad(\mips_core|RF|Mux39~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~13 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux39~14 (
// Equation(s):
// \mips_core|RF|Mux39~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux39~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][24]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|registers[1][24]~q ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux39~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~14 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux39~15 (
// Equation(s):
// \mips_core|RF|Mux39~15_combout  = (\mips_core|RF|Mux39~14_combout  & (((\mips_core|RF|registers[3][24]~q ) # (!\mips_core|RF|Mux63~14_combout )))) # (!\mips_core|RF|Mux39~14_combout  & (\mips_core|RF|registers[2][24]~q  & ((\mips_core|RF|Mux63~14_combout 
// ))))

	.dataa(\mips_core|RF|Mux39~14_combout ),
	.datab(\mips_core|RF|registers[2][24]~q ),
	.datac(\mips_core|RF|registers[3][24]~q ),
	.datad(\mips_core|RF|Mux63~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~15 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \mips_core|RF|Mux39~10 (
// Equation(s):
// \mips_core|RF|Mux39~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[10][24]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][24]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[8][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~10 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Mux39~11 (
// Equation(s):
// \mips_core|RF|Mux39~11_combout  = (\mips_core|RF|Mux39~10_combout  & (((\mips_core|RF|registers[11][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))) # (!\mips_core|RF|Mux39~10_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][24]~q )))

	.dataa(\mips_core|RF|Mux39~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][24]~q ),
	.datad(\mips_core|RF|registers[11][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~11 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux39~16 (
// Equation(s):
// \mips_core|RF|Mux39~16_combout  = (\mips_core|RF|Mux63~13_combout  & (((\mips_core|RF|Mux63~10_combout ) # (\mips_core|RF|Mux39~11_combout )))) # (!\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux39~15_combout  & (!\mips_core|RF|Mux63~10_combout )))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux39~15_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux39~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~16 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux39~0 (
// Equation(s):
// \mips_core|RF|Mux39~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][24]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][24]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][24]~q ),
	.datac(\mips_core|RF|registers[22][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux39~1 (
// Equation(s):
// \mips_core|RF|Mux39~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux39~0_combout  & (\mips_core|RF|registers[30][24]~q )) # (!\mips_core|RF|Mux39~0_combout  & ((\mips_core|RF|registers[26][24]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|Mux39~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|Mux39~0_combout ),
	.datac(\mips_core|RF|registers[30][24]~q ),
	.datad(\mips_core|RF|registers[26][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~1 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \mips_core|RF|Mux39~7 (
// Equation(s):
// \mips_core|RF|Mux39~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][24]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][24]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~7 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux39~8 (
// Equation(s):
// \mips_core|RF|Mux39~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux39~7_combout  & (\mips_core|RF|registers[31][24]~q )) # (!\mips_core|RF|Mux39~7_combout  & ((\mips_core|RF|registers[27][24]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux39~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[31][24]~q ),
	.datac(\mips_core|RF|registers[27][24]~q ),
	.datad(\mips_core|RF|Mux39~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~8 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux39~4 (
// Equation(s):
// \mips_core|RF|Mux39~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][24]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][24]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][24]~q ),
	.datac(\mips_core|RF|registers[24][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~4 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux39~5 (
// Equation(s):
// \mips_core|RF|Mux39~5_combout  = (\mips_core|RF|Mux39~4_combout  & ((\mips_core|RF|registers[28][24]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux39~4_combout  & (((\mips_core|RF|registers[20][24]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux39~4_combout ),
	.datab(\mips_core|RF|registers[28][24]~q ),
	.datac(\mips_core|RF|registers[20][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~5 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \mips_core|RF|Mux39~2 (
// Equation(s):
// \mips_core|RF|Mux39~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][24]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][24]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][24]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \mips_core|RF|Mux39~3 (
// Equation(s):
// \mips_core|RF|Mux39~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux39~2_combout  & (\mips_core|RF|registers[29][24]~q )) # (!\mips_core|RF|Mux39~2_combout  & ((\mips_core|RF|registers[21][24]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux39~2_combout ))))

	.dataa(\mips_core|RF|registers[29][24]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][24]~q ),
	.datad(\mips_core|RF|Mux39~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~3 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \mips_core|RF|Mux39~6 (
// Equation(s):
// \mips_core|RF|Mux39~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux39~3_combout ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux39~5_combout  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux39~5_combout ),
	.datac(\mips_core|RF|Mux39~3_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux39~9 (
// Equation(s):
// \mips_core|RF|Mux39~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux39~6_combout  & ((\mips_core|RF|Mux39~8_combout ))) # (!\mips_core|RF|Mux39~6_combout  & (\mips_core|RF|Mux39~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux39~6_combout ))))

	.dataa(\mips_core|RF|Mux39~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux39~8_combout ),
	.datad(\mips_core|RF|Mux39~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \mips_core|RF|Mux39~19 (
// Equation(s):
// \mips_core|RF|Mux39~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux39~16_combout  & (\mips_core|RF|Mux39~18_combout )) # (!\mips_core|RF|Mux39~16_combout  & ((\mips_core|RF|Mux39~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux39~16_combout ))))

	.dataa(\mips_core|RF|Mux39~18_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux39~16_combout ),
	.datad(\mips_core|RF|Mux39~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[23]~9_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[23]~9_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[23]~9_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  $ (\mips_core|ALU_in2[23]~9_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[23]~9_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~2_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \mips_core|WriteData_in[23]~9 (
// Equation(s):
// \mips_core|WriteData_in[23]~9_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[23]~9 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \mips_core|RF|registers[2][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \mips_core|RF|Mux40~12 (
// Equation(s):
// \mips_core|RF|Mux40~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][23]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][23]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[4][23]~q ),
	.datac(\mips_core|RF|registers[6][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~12 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux40~13 (
// Equation(s):
// \mips_core|RF|Mux40~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux40~12_combout  & ((\mips_core|RF|registers[7][23]~q ))) # (!\mips_core|RF|Mux40~12_combout  & (\mips_core|RF|registers[5][23]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux40~12_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux40~12_combout ),
	.datac(\mips_core|RF|registers[5][23]~q ),
	.datad(\mips_core|RF|registers[7][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~13 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \mips_core|RF|Mux40~14 (
// Equation(s):
// \mips_core|RF|Mux40~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux40~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][23]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|registers[1][23]~q ),
	.datab(\mips_core|RF|Mux40~13_combout ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux63~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~14 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux40~15 (
// Equation(s):
// \mips_core|RF|Mux40~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux40~14_combout  & ((\mips_core|RF|registers[3][23]~q ))) # (!\mips_core|RF|Mux40~14_combout  & (\mips_core|RF|registers[2][23]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux40~14_combout ))))

	.dataa(\mips_core|RF|registers[2][23]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][23]~q ),
	.datad(\mips_core|RF|Mux40~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux40~4 (
// Equation(s):
// \mips_core|RF|Mux40~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][23]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][23]~q ))))

	.dataa(\mips_core|RF|registers[18][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~4 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux40~5 (
// Equation(s):
// \mips_core|RF|Mux40~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux40~4_combout  & (\mips_core|RF|registers[30][23]~q )) # (!\mips_core|RF|Mux40~4_combout  & ((\mips_core|RF|registers[26][23]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux40~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[30][23]~q ),
	.datac(\mips_core|RF|Mux40~4_combout ),
	.datad(\mips_core|RF|registers[26][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~5 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux40~6 (
// Equation(s):
// \mips_core|RF|Mux40~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][23]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][23]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[16][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[24][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~6 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux40~7 (
// Equation(s):
// \mips_core|RF|Mux40~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux40~6_combout  & (\mips_core|RF|registers[28][23]~q )) # (!\mips_core|RF|Mux40~6_combout  & ((\mips_core|RF|registers[20][23]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux40~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][23]~q ),
	.datac(\mips_core|RF|registers[20][23]~q ),
	.datad(\mips_core|RF|Mux40~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux40~8 (
// Equation(s):
// \mips_core|RF|Mux40~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux40~5_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux40~7_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux40~5_combout ),
	.datad(\mips_core|RF|Mux40~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~8 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \mips_core|RF|Mux40~2 (
// Equation(s):
// \mips_core|RF|Mux40~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][23]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][23]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \mips_core|RF|Mux40~3 (
// Equation(s):
// \mips_core|RF|Mux40~3_combout  = (\mips_core|RF|Mux40~2_combout  & (((\mips_core|RF|registers[29][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux40~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[21][23]~q )))

	.dataa(\mips_core|RF|Mux40~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][23]~q ),
	.datad(\mips_core|RF|registers[29][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~3 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux40~9 (
// Equation(s):
// \mips_core|RF|Mux40~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[23][23]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[19][23]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[23][23]~q ),
	.datad(\mips_core|RF|registers[19][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~9 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux40~10 (
// Equation(s):
// \mips_core|RF|Mux40~10_combout  = (\mips_core|RF|Mux40~9_combout  & ((\mips_core|RF|registers[31][23]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux40~9_combout  & (((\mips_core|RF|registers[27][23]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[31][23]~q ),
	.datab(\mips_core|RF|Mux40~9_combout ),
	.datac(\mips_core|RF|registers[27][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~10 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux40~11 (
// Equation(s):
// \mips_core|RF|Mux40~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux40~8_combout  & ((\mips_core|RF|Mux40~10_combout ))) # (!\mips_core|RF|Mux40~8_combout  & (\mips_core|RF|Mux40~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux40~8_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux40~8_combout ),
	.datac(\mips_core|RF|Mux40~3_combout ),
	.datad(\mips_core|RF|Mux40~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~11 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux40~16 (
// Equation(s):
// \mips_core|RF|Mux40~16_combout  = (\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux63~10_combout )) # (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux40~11_combout ))) # (!\mips_core|RF|Mux63~10_combout  & 
// (\mips_core|RF|Mux40~15_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux40~15_combout ),
	.datad(\mips_core|RF|Mux40~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \mips_core|RF|Mux40~0 (
// Equation(s):
// \mips_core|RF|Mux40~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][23]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][23]~q ),
	.datad(\mips_core|RF|registers[8][23]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~0 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \mips_core|RF|Mux40~1 (
// Equation(s):
// \mips_core|RF|Mux40~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux40~0_combout  & (\mips_core|RF|registers[11][23]~q )) # (!\mips_core|RF|Mux40~0_combout  & ((\mips_core|RF|registers[10][23]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux40~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[11][23]~q ),
	.datac(\mips_core|RF|registers[10][23]~q ),
	.datad(\mips_core|RF|Mux40~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \mips_core|RF|Mux40~17 (
// Equation(s):
// \mips_core|RF|Mux40~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][23]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][23]~q ))))

	.dataa(\mips_core|RF|registers[12][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][23]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \mips_core|RF|Mux40~18 (
// Equation(s):
// \mips_core|RF|Mux40~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux40~17_combout  & ((\mips_core|RF|registers[15][23]~q ))) # (!\mips_core|RF|Mux40~17_combout  & (\mips_core|RF|registers[13][23]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux40~17_combout ))))

	.dataa(\mips_core|RF|registers[13][23]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[15][23]~q ),
	.datad(\mips_core|RF|Mux40~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~18 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux40~19 (
// Equation(s):
// \mips_core|RF|Mux40~19_combout  = (\mips_core|RF|Mux40~16_combout  & (((\mips_core|RF|Mux40~18_combout ) # (!\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux40~16_combout  & (\mips_core|RF|Mux40~1_combout  & ((\mips_core|RF|Mux63~13_combout ))))

	.dataa(\mips_core|RF|Mux40~16_combout ),
	.datab(\mips_core|RF|Mux40~1_combout ),
	.datac(\mips_core|RF|Mux40~18_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~19 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ) # (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_in2[22]~10_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[22]~10_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~2_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1 .lut_mask = 16'hAE0C;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \mips_core|WriteData_in[22]~10 (
// Equation(s):
// \mips_core|WriteData_in[22]~10_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[22]~10 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteData_in[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \mips_core|RF|registers[27][22]~feeder (
// Equation(s):
// \mips_core|RF|registers[27][22]~feeder_combout  = \mips_core|WriteData_in[22]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[22]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[27][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[27][22]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[27][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \mips_core|RF|registers[27][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[27][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux41~7 (
// Equation(s):
// \mips_core|RF|Mux41~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[23][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[19][22]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[23][22]~q ),
	.datad(\mips_core|RF|registers[19][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~7 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \mips_core|RF|Mux41~8 (
// Equation(s):
// \mips_core|RF|Mux41~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux41~7_combout  & ((\mips_core|RF|registers[31][22]~q ))) # (!\mips_core|RF|Mux41~7_combout  & (\mips_core|RF|registers[27][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux41~7_combout ))))

	.dataa(\mips_core|RF|registers[27][22]~q ),
	.datab(\mips_core|RF|registers[31][22]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|Mux41~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~8 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \mips_core|RF|Mux41~2 (
// Equation(s):
// \mips_core|RF|Mux41~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][22]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][22]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \mips_core|RF|Mux41~3 (
// Equation(s):
// \mips_core|RF|Mux41~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux41~2_combout  & (\mips_core|RF|registers[29][22]~q )) # (!\mips_core|RF|Mux41~2_combout  & ((\mips_core|RF|registers[21][22]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux41~2_combout ))))

	.dataa(\mips_core|RF|registers[29][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][22]~q ),
	.datad(\mips_core|RF|Mux41~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~3 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux41~4 (
// Equation(s):
// \mips_core|RF|Mux41~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][22]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][22]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][22]~q ),
	.datac(\mips_core|RF|registers[24][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~4 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux41~5 (
// Equation(s):
// \mips_core|RF|Mux41~5_combout  = (\mips_core|RF|Mux41~4_combout  & ((\mips_core|RF|registers[28][22]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux41~4_combout  & (((\mips_core|RF|registers[20][22]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux41~4_combout ),
	.datab(\mips_core|RF|registers[28][22]~q ),
	.datac(\mips_core|RF|registers[20][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~5 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux41~6 (
// Equation(s):
// \mips_core|RF|Mux41~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # ((\mips_core|RF|Mux41~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux41~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux41~3_combout ),
	.datad(\mips_core|RF|Mux41~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~6 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \mips_core|RF|Mux41~0 (
// Equation(s):
// \mips_core|RF|Mux41~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][22]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][22]~q ))))

	.dataa(\mips_core|RF|registers[18][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~0 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux41~1 (
// Equation(s):
// \mips_core|RF|Mux41~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux41~0_combout  & ((\mips_core|RF|registers[30][22]~q ))) # (!\mips_core|RF|Mux41~0_combout  & (\mips_core|RF|registers[26][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux41~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[26][22]~q ),
	.datac(\mips_core|RF|registers[30][22]~q ),
	.datad(\mips_core|RF|Mux41~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux41~9 (
// Equation(s):
// \mips_core|RF|Mux41~9_combout  = (\mips_core|RF|Mux41~6_combout  & ((\mips_core|RF|Mux41~8_combout ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux41~6_combout  & (((\mips_core|RF|Mux41~1_combout  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|Mux41~8_combout ),
	.datab(\mips_core|RF|Mux41~6_combout ),
	.datac(\mips_core|RF|Mux41~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~9 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \mips_core|RF|Mux41~17 (
// Equation(s):
// \mips_core|RF|Mux41~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][22]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][22]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[12][22]~q ),
	.datac(\mips_core|RF|registers[13][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \mips_core|RF|Mux41~18 (
// Equation(s):
// \mips_core|RF|Mux41~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux41~17_combout  & (\mips_core|RF|registers[15][22]~q )) # (!\mips_core|RF|Mux41~17_combout  & ((\mips_core|RF|registers[14][22]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux41~17_combout ))))

	.dataa(\mips_core|RF|registers[15][22]~q ),
	.datab(\mips_core|RF|registers[14][22]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux41~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~18 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux41~12 (
// Equation(s):
// \mips_core|RF|Mux41~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][22]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][22]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][22]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux41~13 (
// Equation(s):
// \mips_core|RF|Mux41~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux41~12_combout  & (\mips_core|RF|registers[7][22]~q )) # (!\mips_core|RF|Mux41~12_combout  & ((\mips_core|RF|registers[6][22]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux41~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[7][22]~q ),
	.datac(\mips_core|RF|registers[6][22]~q ),
	.datad(\mips_core|RF|Mux41~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~13 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux41~14 (
// Equation(s):
// \mips_core|RF|Mux41~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux41~13_combout )) # (!\mips_core|RF|Mux63~17_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux63~17_combout  & (\mips_core|RF|registers[1][22]~q )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|registers[1][22]~q ),
	.datad(\mips_core|RF|Mux41~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~14 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux41~15 (
// Equation(s):
// \mips_core|RF|Mux41~15_combout  = (\mips_core|RF|Mux41~14_combout  & (((\mips_core|RF|registers[3][22]~q ) # (!\mips_core|RF|Mux63~14_combout )))) # (!\mips_core|RF|Mux41~14_combout  & (\mips_core|RF|registers[2][22]~q  & ((\mips_core|RF|Mux63~14_combout 
// ))))

	.dataa(\mips_core|RF|registers[2][22]~q ),
	.datab(\mips_core|RF|Mux41~14_combout ),
	.datac(\mips_core|RF|registers[3][22]~q ),
	.datad(\mips_core|RF|Mux63~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~15 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \mips_core|RF|Mux41~10 (
// Equation(s):
// \mips_core|RF|Mux41~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[10][22]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][22]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[10][22]~q ),
	.datad(\mips_core|RF|registers[8][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~10 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \mips_core|RF|Mux41~11 (
// Equation(s):
// \mips_core|RF|Mux41~11_combout  = (\mips_core|RF|Mux41~10_combout  & (((\mips_core|RF|registers[11][22]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))) # (!\mips_core|RF|Mux41~10_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][22]~q )))

	.dataa(\mips_core|RF|Mux41~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][22]~q ),
	.datad(\mips_core|RF|registers[11][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~11 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux41~16 (
// Equation(s):
// \mips_core|RF|Mux41~16_combout  = (\mips_core|RF|Mux63~13_combout  & (((\mips_core|RF|Mux63~10_combout ) # (\mips_core|RF|Mux41~11_combout )))) # (!\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux41~15_combout  & (!\mips_core|RF|Mux63~10_combout )))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux41~15_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux41~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~16 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \mips_core|RF|Mux41~19 (
// Equation(s):
// \mips_core|RF|Mux41~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux41~16_combout  & ((\mips_core|RF|Mux41~18_combout ))) # (!\mips_core|RF|Mux41~16_combout  & (\mips_core|RF|Mux41~9_combout )))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux41~16_combout ))))

	.dataa(\mips_core|RF|Mux41~9_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux41~18_combout ),
	.datad(\mips_core|RF|Mux41~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~19 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[21]~11_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout  = \mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU_in2[21]~11_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~2_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \mips_core|WriteData_in[21]~11 (
// Equation(s):
// \mips_core|WriteData_in[21]~11_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[21]~11 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \mips_core|RF|registers[15][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux42~17 (
// Equation(s):
// \mips_core|RF|Mux42~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][21]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[12][21]~q ),
	.datac(\mips_core|RF|registers[14][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux42~18 (
// Equation(s):
// \mips_core|RF|Mux42~18_combout  = (\mips_core|RF|Mux42~17_combout  & ((\mips_core|RF|registers[15][21]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux42~17_combout  & (((\mips_core|RF|registers[13][21]~q  
// & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[15][21]~q ),
	.datab(\mips_core|RF|registers[13][21]~q ),
	.datac(\mips_core|RF|Mux42~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~18 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux42~12 (
// Equation(s):
// \mips_core|RF|Mux42~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][21]~q ))))

	.dataa(\mips_core|RF|registers[4][21]~q ),
	.datab(\mips_core|RF|registers[6][21]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~12 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux42~13 (
// Equation(s):
// \mips_core|RF|Mux42~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux42~12_combout  & (\mips_core|RF|registers[7][21]~q )) # (!\mips_core|RF|Mux42~12_combout  & ((\mips_core|RF|registers[5][21]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux42~12_combout ))))

	.dataa(\mips_core|RF|registers[7][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][21]~q ),
	.datad(\mips_core|RF|Mux42~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~13 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux42~14 (
// Equation(s):
// \mips_core|RF|Mux42~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux42~13_combout )) # (!\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|registers[1][21]~q ))))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|Mux42~13_combout ),
	.datab(\mips_core|RF|registers[1][21]~q ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux63~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~14 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux42~15 (
// Equation(s):
// \mips_core|RF|Mux42~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux42~14_combout  & (\mips_core|RF|registers[3][21]~q )) # (!\mips_core|RF|Mux42~14_combout  & ((\mips_core|RF|registers[2][21]~q ))))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux42~14_combout ))))

	.dataa(\mips_core|RF|registers[3][21]~q ),
	.datab(\mips_core|RF|registers[2][21]~q ),
	.datac(\mips_core|RF|Mux63~14_combout ),
	.datad(\mips_core|RF|Mux42~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~15 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \mips_core|RF|Mux42~9 (
// Equation(s):
// \mips_core|RF|Mux42~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[23][21]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[19][21]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][21]~q ),
	.datad(\mips_core|RF|registers[19][21]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~9 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux42~10 (
// Equation(s):
// \mips_core|RF|Mux42~10_combout  = (\mips_core|RF|Mux42~9_combout  & ((\mips_core|RF|registers[31][21]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux42~9_combout  & (((\mips_core|RF|registers[27][21]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux42~9_combout ),
	.datab(\mips_core|RF|registers[31][21]~q ),
	.datac(\mips_core|RF|registers[27][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~10 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \mips_core|RF|Mux42~2 (
// Equation(s):
// \mips_core|RF|Mux42~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][21]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][21]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \mips_core|RF|Mux42~3 (
// Equation(s):
// \mips_core|RF|Mux42~3_combout  = (\mips_core|RF|Mux42~2_combout  & (((\mips_core|RF|registers[29][21]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux42~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[21][21]~q )))

	.dataa(\mips_core|RF|Mux42~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][21]~q ),
	.datad(\mips_core|RF|registers[29][21]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~3 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux42~4 (
// Equation(s):
// \mips_core|RF|Mux42~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][21]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][21]~q ),
	.datac(\mips_core|RF|registers[22][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux42~5 (
// Equation(s):
// \mips_core|RF|Mux42~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux42~4_combout  & (\mips_core|RF|registers[30][21]~q )) # (!\mips_core|RF|Mux42~4_combout  & ((\mips_core|RF|registers[26][21]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux42~4_combout ))))

	.dataa(\mips_core|RF|registers[30][21]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[26][21]~q ),
	.datad(\mips_core|RF|Mux42~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~5 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux42~6 (
// Equation(s):
// \mips_core|RF|Mux42~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][21]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][21]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][21]~q ),
	.datac(\mips_core|RF|registers[24][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux42~7 (
// Equation(s):
// \mips_core|RF|Mux42~7_combout  = (\mips_core|RF|Mux42~6_combout  & ((\mips_core|RF|registers[28][21]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux42~6_combout  & (((\mips_core|RF|registers[20][21]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux42~6_combout ),
	.datab(\mips_core|RF|registers[28][21]~q ),
	.datac(\mips_core|RF|registers[20][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~7 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux42~8 (
// Equation(s):
// \mips_core|RF|Mux42~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux42~5_combout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux42~7_combout  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux42~5_combout ),
	.datab(\mips_core|RF|Mux42~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~8 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux42~11 (
// Equation(s):
// \mips_core|RF|Mux42~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux42~8_combout  & (\mips_core|RF|Mux42~10_combout )) # (!\mips_core|RF|Mux42~8_combout  & ((\mips_core|RF|Mux42~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux42~8_combout ))))

	.dataa(\mips_core|RF|Mux42~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux42~3_combout ),
	.datad(\mips_core|RF|Mux42~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~11 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \mips_core|RF|Mux42~16 (
// Equation(s):
// \mips_core|RF|Mux42~16_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout ) # ((\mips_core|RF|Mux42~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (!\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux42~15_combout )))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux42~15_combout ),
	.datad(\mips_core|RF|Mux42~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \mips_core|RF|Mux42~0 (
// Equation(s):
// \mips_core|RF|Mux42~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[9][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][21]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[8][21]~q ),
	.datac(\mips_core|RF|registers[9][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \mips_core|RF|Mux42~1 (
// Equation(s):
// \mips_core|RF|Mux42~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux42~0_combout  & ((\mips_core|RF|registers[11][21]~q ))) # (!\mips_core|RF|Mux42~0_combout  & (\mips_core|RF|registers[10][21]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux42~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux42~0_combout ),
	.datac(\mips_core|RF|registers[10][21]~q ),
	.datad(\mips_core|RF|registers[11][21]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~1 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \mips_core|RF|Mux42~19 (
// Equation(s):
// \mips_core|RF|Mux42~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux42~16_combout  & (\mips_core|RF|Mux42~18_combout )) # (!\mips_core|RF|Mux42~16_combout  & ((\mips_core|RF|Mux42~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux42~16_combout ))))

	.dataa(\mips_core|RF|Mux42~18_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux42~16_combout ),
	.datad(\mips_core|RF|Mux42~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \mips_core|WriteData_in[20]~12 (
// Equation(s):
// \mips_core|WriteData_in[20]~12_combout  = (\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a20 ))) # (!\mips_core|CU|MemRead~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ))

	.dataa(gnd),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[20]~12 .lut_mask = 16'hF0CC;
defparam \mips_core|WriteData_in[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \mips_core|RF|registers[15][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \mips_core|RF|Mux43~17 (
// Equation(s):
// \mips_core|RF|Mux43~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][20]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][20]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[12][20]~q ),
	.datac(\mips_core|RF|registers[13][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \mips_core|RF|Mux43~18 (
// Equation(s):
// \mips_core|RF|Mux43~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux43~17_combout  & (\mips_core|RF|registers[15][20]~q )) # (!\mips_core|RF|Mux43~17_combout  & ((\mips_core|RF|registers[14][20]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux43~17_combout ))))

	.dataa(\mips_core|RF|registers[15][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux43~17_combout ),
	.datad(\mips_core|RF|registers[14][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~18 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \mips_core|RF|Mux43~10 (
// Equation(s):
// \mips_core|RF|Mux43~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[10][20]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[8][20]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[10][20]~q ),
	.datad(\mips_core|RF|registers[8][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~10 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \mips_core|RF|Mux43~11 (
// Equation(s):
// \mips_core|RF|Mux43~11_combout  = (\mips_core|RF|Mux43~10_combout  & (((\mips_core|RF|registers[11][20]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))) # (!\mips_core|RF|Mux43~10_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][20]~q )))

	.dataa(\mips_core|RF|Mux43~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][20]~q ),
	.datad(\mips_core|RF|registers[11][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~11 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux43~12 (
// Equation(s):
// \mips_core|RF|Mux43~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[5][20]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[4][20]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[5][20]~q ),
	.datab(\mips_core|RF|registers[4][20]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~12 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux43~13 (
// Equation(s):
// \mips_core|RF|Mux43~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux43~12_combout  & ((\mips_core|RF|registers[7][20]~q ))) # (!\mips_core|RF|Mux43~12_combout  & (\mips_core|RF|registers[6][20]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux43~12_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux43~12_combout ),
	.datac(\mips_core|RF|registers[6][20]~q ),
	.datad(\mips_core|RF|registers[7][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~13 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux43~14 (
// Equation(s):
// \mips_core|RF|Mux43~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux43~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][20]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|registers[1][20]~q ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux43~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~14 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux43~15 (
// Equation(s):
// \mips_core|RF|Mux43~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux43~14_combout  & ((\mips_core|RF|registers[3][20]~q ))) # (!\mips_core|RF|Mux43~14_combout  & (\mips_core|RF|registers[2][20]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux43~14_combout ))))

	.dataa(\mips_core|RF|registers[2][20]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][20]~q ),
	.datad(\mips_core|RF|Mux43~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \mips_core|RF|Mux43~16 (
// Equation(s):
// \mips_core|RF|Mux43~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux43~11_combout )) # (!\mips_core|RF|Mux63~13_combout  & 
// ((\mips_core|RF|Mux43~15_combout )))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux43~11_combout ),
	.datac(\mips_core|RF|Mux43~15_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~16 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \mips_core|RF|Mux43~0 (
// Equation(s):
// \mips_core|RF|Mux43~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[22][20]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[18][20]~q )))))

	.dataa(\mips_core|RF|registers[22][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[18][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~0 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \mips_core|RF|Mux43~1 (
// Equation(s):
// \mips_core|RF|Mux43~1_combout  = (\mips_core|RF|Mux43~0_combout  & (((\mips_core|RF|registers[30][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux43~0_combout  & (\mips_core|RF|registers[26][20]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux43~0_combout ),
	.datab(\mips_core|RF|registers[26][20]~q ),
	.datac(\mips_core|RF|registers[30][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~1 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \mips_core|RF|Mux43~7 (
// Equation(s):
// \mips_core|RF|Mux43~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[23][20]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[19][20]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[23][20]~q ),
	.datad(\mips_core|RF|registers[19][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~7 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \mips_core|RF|Mux43~8 (
// Equation(s):
// \mips_core|RF|Mux43~8_combout  = (\mips_core|RF|Mux43~7_combout  & (((\mips_core|RF|registers[31][20]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux43~7_combout  & (\mips_core|RF|registers[27][20]~q  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\mips_core|RF|Mux43~7_combout ),
	.datab(\mips_core|RF|registers[27][20]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|registers[31][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~8 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux43~4 (
// Equation(s):
// \mips_core|RF|Mux43~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][20]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][20]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][20]~q ),
	.datac(\mips_core|RF|registers[24][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~4 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux43~5 (
// Equation(s):
// \mips_core|RF|Mux43~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux43~4_combout  & ((\mips_core|RF|registers[28][20]~q ))) # (!\mips_core|RF|Mux43~4_combout  & (\mips_core|RF|registers[20][20]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux43~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[20][20]~q ),
	.datac(\mips_core|RF|registers[28][20]~q ),
	.datad(\mips_core|RF|Mux43~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~5 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \mips_core|RF|Mux43~2 (
// Equation(s):
// \mips_core|RF|Mux43~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][20]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][20]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \mips_core|RF|Mux43~3 (
// Equation(s):
// \mips_core|RF|Mux43~3_combout  = (\mips_core|RF|Mux43~2_combout  & (((\mips_core|RF|registers[29][20]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux43~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[21][20]~q )))

	.dataa(\mips_core|RF|Mux43~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][20]~q ),
	.datad(\mips_core|RF|registers[29][20]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~3 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux43~6 (
// Equation(s):
// \mips_core|RF|Mux43~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # ((\mips_core|RF|Mux43~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux43~5_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux43~5_combout ),
	.datad(\mips_core|RF|Mux43~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~6 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux43~9 (
// Equation(s):
// \mips_core|RF|Mux43~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux43~6_combout  & ((\mips_core|RF|Mux43~8_combout ))) # (!\mips_core|RF|Mux43~6_combout  & (\mips_core|RF|Mux43~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux43~6_combout ))))

	.dataa(\mips_core|RF|Mux43~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux43~8_combout ),
	.datad(\mips_core|RF|Mux43~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \mips_core|RF|Mux43~19 (
// Equation(s):
// \mips_core|RF|Mux43~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux43~16_combout  & (\mips_core|RF|Mux43~18_combout )) # (!\mips_core|RF|Mux43~16_combout  & ((\mips_core|RF|Mux43~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux43~16_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux43~18_combout ),
	.datac(\mips_core|RF|Mux43~16_combout ),
	.datad(\mips_core|RF|Mux43~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ) # (\mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & (\mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_in2[19]~13_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[19]~13_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~2_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1 .lut_mask = 16'hAE0C;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \mips_core|WriteData_in[19]~13 (
// Equation(s):
// \mips_core|WriteData_in[19]~13_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a19 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[19]~13 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \mips_core|RF|registers[15][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux44~17 (
// Equation(s):
// \mips_core|RF|Mux44~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][19]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][19]~q ))))

	.dataa(\mips_core|RF|registers[12][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux44~18 (
// Equation(s):
// \mips_core|RF|Mux44~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux44~17_combout  & (\mips_core|RF|registers[15][19]~q )) # (!\mips_core|RF|Mux44~17_combout  & ((\mips_core|RF|registers[13][19]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux44~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[15][19]~q ),
	.datac(\mips_core|RF|Mux44~17_combout ),
	.datad(\mips_core|RF|registers[13][19]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~18 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \mips_core|RF|Mux44~9 (
// Equation(s):
// \mips_core|RF|Mux44~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][19]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[19][19]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[23][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[19][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~9 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \mips_core|RF|Mux44~10 (
// Equation(s):
// \mips_core|RF|Mux44~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux44~9_combout  & (\mips_core|RF|registers[31][19]~q )) # (!\mips_core|RF|Mux44~9_combout  & ((\mips_core|RF|registers[27][19]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux44~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[31][19]~q ),
	.datac(\mips_core|RF|registers[27][19]~q ),
	.datad(\mips_core|RF|Mux44~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~10 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \mips_core|RF|Mux44~4 (
// Equation(s):
// \mips_core|RF|Mux44~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][19]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][19]~q ))))

	.dataa(\mips_core|RF|registers[18][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~4 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux44~5 (
// Equation(s):
// \mips_core|RF|Mux44~5_combout  = (\mips_core|RF|Mux44~4_combout  & ((\mips_core|RF|registers[30][19]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux44~4_combout  & (((\mips_core|RF|registers[26][19]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][19]~q ),
	.datab(\mips_core|RF|Mux44~4_combout ),
	.datac(\mips_core|RF|registers[26][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~5 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux44~6 (
// Equation(s):
// \mips_core|RF|Mux44~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][19]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][19]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][19]~q ),
	.datac(\mips_core|RF|registers[24][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux44~7 (
// Equation(s):
// \mips_core|RF|Mux44~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux44~6_combout  & (\mips_core|RF|registers[28][19]~q )) # (!\mips_core|RF|Mux44~6_combout  & ((\mips_core|RF|registers[20][19]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux44~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][19]~q ),
	.datac(\mips_core|RF|registers[20][19]~q ),
	.datad(\mips_core|RF|Mux44~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux44~8 (
// Equation(s):
// \mips_core|RF|Mux44~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux44~5_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux44~7_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux44~5_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux44~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~8 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \mips_core|RF|Mux44~2 (
// Equation(s):
// \mips_core|RF|Mux44~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][19]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][19]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \mips_core|RF|Mux44~3 (
// Equation(s):
// \mips_core|RF|Mux44~3_combout  = (\mips_core|RF|Mux44~2_combout  & (((\mips_core|RF|registers[29][19]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))) # (!\mips_core|RF|Mux44~2_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[21][19]~q )))

	.dataa(\mips_core|RF|Mux44~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][19]~q ),
	.datad(\mips_core|RF|registers[29][19]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~3 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux44~11 (
// Equation(s):
// \mips_core|RF|Mux44~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux44~8_combout  & (\mips_core|RF|Mux44~10_combout )) # (!\mips_core|RF|Mux44~8_combout  & ((\mips_core|RF|Mux44~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux44~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux44~10_combout ),
	.datac(\mips_core|RF|Mux44~8_combout ),
	.datad(\mips_core|RF|Mux44~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~11 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux44~12 (
// Equation(s):
// \mips_core|RF|Mux44~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[6][19]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][19]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[4][19]~q ),
	.datac(\mips_core|RF|registers[6][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~12 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux44~13 (
// Equation(s):
// \mips_core|RF|Mux44~13_combout  = (\mips_core|RF|Mux44~12_combout  & ((\mips_core|RF|registers[7][19]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux44~12_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|registers[5][19]~q ))))

	.dataa(\mips_core|RF|registers[7][19]~q ),
	.datab(\mips_core|RF|Mux44~12_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[5][19]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~13 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux44~14 (
// Equation(s):
// \mips_core|RF|Mux44~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux44~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][19]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (\mips_core|RF|Mux63~18_combout ))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|registers[1][19]~q ),
	.datad(\mips_core|RF|Mux44~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux44~15 (
// Equation(s):
// \mips_core|RF|Mux44~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux44~14_combout  & (\mips_core|RF|registers[3][19]~q )) # (!\mips_core|RF|Mux44~14_combout  & ((\mips_core|RF|registers[2][19]~q ))))) # (!\mips_core|RF|Mux63~14_combout 
//  & (\mips_core|RF|Mux44~14_combout ))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|Mux44~14_combout ),
	.datac(\mips_core|RF|registers[3][19]~q ),
	.datad(\mips_core|RF|registers[2][19]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~15 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux44~16 (
// Equation(s):
// \mips_core|RF|Mux44~16_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout ) # ((\mips_core|RF|Mux44~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux44~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux44~11_combout ),
	.datad(\mips_core|RF|Mux44~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \mips_core|RF|Mux44~0 (
// Equation(s):
// \mips_core|RF|Mux44~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[9][19]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][19]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[8][19]~q ),
	.datac(\mips_core|RF|registers[9][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \mips_core|RF|Mux44~1 (
// Equation(s):
// \mips_core|RF|Mux44~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux44~0_combout  & (\mips_core|RF|registers[11][19]~q )) # (!\mips_core|RF|Mux44~0_combout  & ((\mips_core|RF|registers[10][19]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux44~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[11][19]~q ),
	.datac(\mips_core|RF|registers[10][19]~q ),
	.datad(\mips_core|RF|Mux44~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux44~19 (
// Equation(s):
// \mips_core|RF|Mux44~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux44~16_combout  & (\mips_core|RF|Mux44~18_combout )) # (!\mips_core|RF|Mux44~16_combout  & ((\mips_core|RF|Mux44~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux44~16_combout ))))

	.dataa(\mips_core|RF|Mux44~18_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux44~16_combout ),
	.datad(\mips_core|RF|Mux44~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[18]~14_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[18]~14_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[18]~14_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout  = \mips_core|ALU_in2[18]~14_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[18]~14_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~2_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1 .lut_mask = 16'hAE0C;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \mips_core|WriteData_in[18]~14 (
// Equation(s):
// \mips_core|WriteData_in[18]~14_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[18]~14 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \mips_core|RF|registers[18][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux45~0 (
// Equation(s):
// \mips_core|RF|Mux45~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][18]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][18]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][18]~q ),
	.datac(\mips_core|RF|registers[22][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux45~1 (
// Equation(s):
// \mips_core|RF|Mux45~1_combout  = (\mips_core|RF|Mux45~0_combout  & (((\mips_core|RF|registers[30][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))) # (!\mips_core|RF|Mux45~0_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[26][18]~q ))))

	.dataa(\mips_core|RF|Mux45~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[30][18]~q ),
	.datad(\mips_core|RF|registers[26][18]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~1 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \mips_core|RF|Mux45~7 (
// Equation(s):
// \mips_core|RF|Mux45~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[23][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[19][18]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][18]~q ),
	.datad(\mips_core|RF|registers[19][18]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~7 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \mips_core|RF|Mux45~8 (
// Equation(s):
// \mips_core|RF|Mux45~8_combout  = (\mips_core|RF|Mux45~7_combout  & ((\mips_core|RF|registers[31][18]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux45~7_combout  & (((\mips_core|RF|registers[27][18]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[31][18]~q ),
	.datab(\mips_core|RF|Mux45~7_combout ),
	.datac(\mips_core|RF|registers[27][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~8 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux45~4 (
// Equation(s):
// \mips_core|RF|Mux45~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][18]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][18]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][18]~q ),
	.datac(\mips_core|RF|registers[24][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~4 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux45~5 (
// Equation(s):
// \mips_core|RF|Mux45~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux45~4_combout  & (\mips_core|RF|registers[28][18]~q )) # (!\mips_core|RF|Mux45~4_combout  & ((\mips_core|RF|registers[20][18]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux45~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][18]~q ),
	.datac(\mips_core|RF|registers[20][18]~q ),
	.datad(\mips_core|RF|Mux45~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \mips_core|RF|Mux45~2 (
// Equation(s):
// \mips_core|RF|Mux45~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][18]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[17][18]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[25][18]~q ),
	.datab(\mips_core|RF|registers[17][18]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~2 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \mips_core|RF|Mux45~3 (
// Equation(s):
// \mips_core|RF|Mux45~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux45~2_combout  & (\mips_core|RF|registers[29][18]~q )) # (!\mips_core|RF|Mux45~2_combout  & ((\mips_core|RF|registers[21][18]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux45~2_combout ))))

	.dataa(\mips_core|RF|registers[29][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[21][18]~q ),
	.datad(\mips_core|RF|Mux45~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~3 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \mips_core|RF|Mux45~6 (
// Equation(s):
// \mips_core|RF|Mux45~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux45~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux45~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux45~5_combout ),
	.datad(\mips_core|RF|Mux45~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux45~9 (
// Equation(s):
// \mips_core|RF|Mux45~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux45~6_combout  & ((\mips_core|RF|Mux45~8_combout ))) # (!\mips_core|RF|Mux45~6_combout  & (\mips_core|RF|Mux45~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux45~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux45~1_combout ),
	.datac(\mips_core|RF|Mux45~8_combout ),
	.datad(\mips_core|RF|Mux45~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~9 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \mips_core|RF|Mux45~17 (
// Equation(s):
// \mips_core|RF|Mux45~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # ((\mips_core|RF|registers[13][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[12][18]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[13][18]~q ),
	.datad(\mips_core|RF|registers[12][18]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~17 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux45~18 (
// Equation(s):
// \mips_core|RF|Mux45~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux45~17_combout  & ((\mips_core|RF|registers[15][18]~q ))) # (!\mips_core|RF|Mux45~17_combout  & (\mips_core|RF|registers[14][18]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux45~17_combout ))))

	.dataa(\mips_core|RF|registers[14][18]~q ),
	.datab(\mips_core|RF|registers[15][18]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux45~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~18 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux45~12 (
// Equation(s):
// \mips_core|RF|Mux45~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[5][18]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[4][18]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[5][18]~q ),
	.datab(\mips_core|RF|registers[4][18]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~12 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux45~13 (
// Equation(s):
// \mips_core|RF|Mux45~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux45~12_combout  & (\mips_core|RF|registers[7][18]~q )) # (!\mips_core|RF|Mux45~12_combout  & ((\mips_core|RF|registers[6][18]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux45~12_combout ))))

	.dataa(\mips_core|RF|registers[7][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[6][18]~q ),
	.datad(\mips_core|RF|Mux45~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~13 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux45~14 (
// Equation(s):
// \mips_core|RF|Mux45~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux45~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][18]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|registers[1][18]~q ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux45~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~14 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux45~15 (
// Equation(s):
// \mips_core|RF|Mux45~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux45~14_combout  & ((\mips_core|RF|registers[3][18]~q ))) # (!\mips_core|RF|Mux45~14_combout  & (\mips_core|RF|registers[2][18]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux45~14_combout ))))

	.dataa(\mips_core|RF|registers[2][18]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][18]~q ),
	.datad(\mips_core|RF|Mux45~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \mips_core|RF|Mux45~10 (
// Equation(s):
// \mips_core|RF|Mux45~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[10][18]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][18]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[8][18]~q ),
	.datac(\mips_core|RF|registers[10][18]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~10 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \mips_core|RF|Mux45~11 (
// Equation(s):
// \mips_core|RF|Mux45~11_combout  = (\mips_core|RF|Mux45~10_combout  & (((\mips_core|RF|registers[11][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))) # (!\mips_core|RF|Mux45~10_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[9][18]~q )))

	.dataa(\mips_core|RF|Mux45~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][18]~q ),
	.datad(\mips_core|RF|registers[11][18]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~11 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux45~16 (
// Equation(s):
// \mips_core|RF|Mux45~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux45~11_combout ))) # (!\mips_core|RF|Mux63~13_combout  
// & (\mips_core|RF|Mux45~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux45~15_combout ),
	.datac(\mips_core|RF|Mux45~11_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~16 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux45~19 (
// Equation(s):
// \mips_core|RF|Mux45~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux45~16_combout  & ((\mips_core|RF|Mux45~18_combout ))) # (!\mips_core|RF|Mux45~16_combout  & (\mips_core|RF|Mux45~9_combout )))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux45~16_combout ))))

	.dataa(\mips_core|RF|Mux45~9_combout ),
	.datab(\mips_core|RF|Mux45~18_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux45~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~19 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[17]~15_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[17]~15_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[17]~15_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  $ (\mips_core|ALU_in2[17]~15_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[17]~15_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \mips_core|WriteData_in[17]~15 (
// Equation(s):
// \mips_core|WriteData_in[17]~15_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datac(gnd),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[17]~15 .lut_mask = 16'hDD88;
defparam \mips_core|WriteData_in[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \mips_core|RF|registers[10][17]~feeder (
// Equation(s):
// \mips_core|RF|registers[10][17]~feeder_combout  = \mips_core|WriteData_in[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[17]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[10][17]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \mips_core|RF|registers[10][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \mips_core|RF|Mux46~0 (
// Equation(s):
// \mips_core|RF|Mux46~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][17]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][17]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[8][17]~q ),
	.datac(\mips_core|RF|registers[9][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~0 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \mips_core|RF|Mux46~1 (
// Equation(s):
// \mips_core|RF|Mux46~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux46~0_combout  & ((\mips_core|RF|registers[11][17]~q ))) # (!\mips_core|RF|Mux46~0_combout  & (\mips_core|RF|registers[10][17]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux46~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[10][17]~q ),
	.datac(\mips_core|RF|registers[11][17]~q ),
	.datad(\mips_core|RF|Mux46~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~1 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \mips_core|RF|Mux46~17 (
// Equation(s):
// \mips_core|RF|Mux46~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[14][17]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][17]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[12][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[14][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~17 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \mips_core|RF|Mux46~18 (
// Equation(s):
// \mips_core|RF|Mux46~18_combout  = (\mips_core|RF|Mux46~17_combout  & ((\mips_core|RF|registers[15][17]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux46~17_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|registers[13][17]~q ))))

	.dataa(\mips_core|RF|registers[15][17]~q ),
	.datab(\mips_core|RF|Mux46~17_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[13][17]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~18 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux46~12 (
// Equation(s):
// \mips_core|RF|Mux46~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][17]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|registers[4][17]~q ))))

	.dataa(\mips_core|RF|registers[6][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[4][17]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~12 .lut_mask = 16'hCBC8;
defparam \mips_core|RF|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux46~13 (
// Equation(s):
// \mips_core|RF|Mux46~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux46~12_combout  & ((\mips_core|RF|registers[7][17]~q ))) # (!\mips_core|RF|Mux46~12_combout  & (\mips_core|RF|registers[5][17]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux46~12_combout ))))

	.dataa(\mips_core|RF|registers[5][17]~q ),
	.datab(\mips_core|RF|registers[7][17]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux46~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~13 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux46~14 (
// Equation(s):
// \mips_core|RF|Mux46~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux46~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][17]~q  & ((\mips_core|RF|Mux63~17_combout 
// ))))

	.dataa(\mips_core|RF|registers[1][17]~q ),
	.datab(\mips_core|RF|Mux46~13_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux63~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~14 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \mips_core|RF|Mux46~15 (
// Equation(s):
// \mips_core|RF|Mux46~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux46~14_combout  & ((\mips_core|RF|registers[3][17]~q ))) # (!\mips_core|RF|Mux46~14_combout  & (\mips_core|RF|registers[2][17]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux46~14_combout ))))

	.dataa(\mips_core|RF|registers[2][17]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][17]~q ),
	.datad(\mips_core|RF|Mux46~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \mips_core|RF|Mux46~9 (
// Equation(s):
// \mips_core|RF|Mux46~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[23][17]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[19][17]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][17]~q ),
	.datad(\mips_core|RF|registers[19][17]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~9 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \mips_core|RF|Mux46~10 (
// Equation(s):
// \mips_core|RF|Mux46~10_combout  = (\mips_core|RF|Mux46~9_combout  & ((\mips_core|RF|registers[31][17]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux46~9_combout  & (((\mips_core|RF|registers[27][17]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[31][17]~q ),
	.datab(\mips_core|RF|Mux46~9_combout ),
	.datac(\mips_core|RF|registers[27][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~10 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \mips_core|RF|Mux46~2 (
// Equation(s):
// \mips_core|RF|Mux46~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][17]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][17]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][17]~q ),
	.datac(\mips_core|RF|registers[25][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \mips_core|RF|Mux46~3 (
// Equation(s):
// \mips_core|RF|Mux46~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux46~2_combout  & (\mips_core|RF|registers[29][17]~q )) # (!\mips_core|RF|Mux46~2_combout  & ((\mips_core|RF|registers[21][17]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux46~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][17]~q ),
	.datac(\mips_core|RF|registers[21][17]~q ),
	.datad(\mips_core|RF|Mux46~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux46~6 (
// Equation(s):
// \mips_core|RF|Mux46~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][17]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][17]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][17]~q ),
	.datac(\mips_core|RF|registers[24][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux46~7 (
// Equation(s):
// \mips_core|RF|Mux46~7_combout  = (\mips_core|RF|Mux46~6_combout  & ((\mips_core|RF|registers[28][17]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux46~6_combout  & (((\mips_core|RF|registers[20][17]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[28][17]~q ),
	.datab(\mips_core|RF|Mux46~6_combout ),
	.datac(\mips_core|RF|registers[20][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~7 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux46~4 (
// Equation(s):
// \mips_core|RF|Mux46~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][17]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][17]~q ))))

	.dataa(\mips_core|RF|registers[18][17]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~4 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux46~5 (
// Equation(s):
// \mips_core|RF|Mux46~5_combout  = (\mips_core|RF|Mux46~4_combout  & ((\mips_core|RF|registers[30][17]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux46~4_combout  & (((\mips_core|RF|registers[26][17]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux46~4_combout ),
	.datab(\mips_core|RF|registers[30][17]~q ),
	.datac(\mips_core|RF|registers[26][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~5 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \mips_core|RF|Mux46~8 (
// Equation(s):
// \mips_core|RF|Mux46~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # (\mips_core|RF|Mux46~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux46~7_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\mips_core|RF|Mux46~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux46~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~8 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \mips_core|RF|Mux46~11 (
// Equation(s):
// \mips_core|RF|Mux46~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux46~8_combout  & (\mips_core|RF|Mux46~10_combout )) # (!\mips_core|RF|Mux46~8_combout  & ((\mips_core|RF|Mux46~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux46~8_combout ))))

	.dataa(\mips_core|RF|Mux46~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux46~3_combout ),
	.datad(\mips_core|RF|Mux46~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~11 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \mips_core|RF|Mux46~16 (
// Equation(s):
// \mips_core|RF|Mux46~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux46~11_combout ) # (\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux46~15_combout  & ((!\mips_core|RF|Mux63~13_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux46~15_combout ),
	.datac(\mips_core|RF|Mux46~11_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~16 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Mux46~19 (
// Equation(s):
// \mips_core|RF|Mux46~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux46~16_combout  & ((\mips_core|RF|Mux46~18_combout ))) # (!\mips_core|RF|Mux46~16_combout  & (\mips_core|RF|Mux46~1_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux46~16_combout ))))

	.dataa(\mips_core|RF|Mux46~1_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux46~18_combout ),
	.datad(\mips_core|RF|Mux46~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~19 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \mips_core|WriteData_in[16]~16 (
// Equation(s):
// \mips_core|WriteData_in[16]~16_combout  = (\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a16 ))) # (!\mips_core|CU|MemRead~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ))

	.dataa(gnd),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[16]~16 .lut_mask = 16'hF0CC;
defparam \mips_core|WriteData_in[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \mips_core|RF|registers[15][16]~feeder (
// Equation(s):
// \mips_core|RF|registers[15][16]~feeder_combout  = \mips_core|WriteData_in[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[15][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[15][16]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[15][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \mips_core|RF|registers[15][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[15][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux47~17 (
// Equation(s):
// \mips_core|RF|Mux47~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[13][16]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][16]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[13][16]~q ),
	.datac(\mips_core|RF|registers[12][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~17 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \mips_core|RF|Mux47~18 (
// Equation(s):
// \mips_core|RF|Mux47~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux47~17_combout  & (\mips_core|RF|registers[15][16]~q )) # (!\mips_core|RF|Mux47~17_combout  & ((\mips_core|RF|registers[14][16]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux47~17_combout ))))

	.dataa(\mips_core|RF|registers[15][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[14][16]~q ),
	.datad(\mips_core|RF|Mux47~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~18 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux47~0 (
// Equation(s):
// \mips_core|RF|Mux47~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][16]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][16]~q ))))

	.dataa(\mips_core|RF|registers[18][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~0 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux47~1 (
// Equation(s):
// \mips_core|RF|Mux47~1_combout  = (\mips_core|RF|Mux47~0_combout  & (((\mips_core|RF|registers[30][16]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux47~0_combout  & (\mips_core|RF|registers[26][16]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux47~0_combout ),
	.datab(\mips_core|RF|registers[26][16]~q ),
	.datac(\mips_core|RF|registers[30][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~1 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux47~4 (
// Equation(s):
// \mips_core|RF|Mux47~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][16]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][16]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[16][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[24][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~4 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux47~5 (
// Equation(s):
// \mips_core|RF|Mux47~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux47~4_combout  & (\mips_core|RF|registers[28][16]~q )) # (!\mips_core|RF|Mux47~4_combout  & ((\mips_core|RF|registers[20][16]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux47~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][16]~q ),
	.datac(\mips_core|RF|registers[20][16]~q ),
	.datad(\mips_core|RF|Mux47~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \mips_core|RF|Mux47~2 (
// Equation(s):
// \mips_core|RF|Mux47~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][16]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][16]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux47~3 (
// Equation(s):
// \mips_core|RF|Mux47~3_combout  = (\mips_core|RF|Mux47~2_combout  & ((\mips_core|RF|registers[29][16]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux47~2_combout  & (((\mips_core|RF|registers[21][16]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux47~2_combout ),
	.datab(\mips_core|RF|registers[29][16]~q ),
	.datac(\mips_core|RF|registers[21][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~3 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux47~6 (
// Equation(s):
// \mips_core|RF|Mux47~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux47~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux47~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux47~5_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux47~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~6 .lut_mask = 16'hF4A4;
defparam \mips_core|RF|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \mips_core|RF|Mux47~7 (
// Equation(s):
// \mips_core|RF|Mux47~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][16]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][16]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~7 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \mips_core|RF|Mux47~8 (
// Equation(s):
// \mips_core|RF|Mux47~8_combout  = (\mips_core|RF|Mux47~7_combout  & ((\mips_core|RF|registers[31][16]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux47~7_combout  & (((\mips_core|RF|registers[27][16]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux47~7_combout ),
	.datab(\mips_core|RF|registers[31][16]~q ),
	.datac(\mips_core|RF|registers[27][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~8 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux47~9 (
// Equation(s):
// \mips_core|RF|Mux47~9_combout  = (\mips_core|RF|Mux47~6_combout  & (((\mips_core|RF|Mux47~8_combout ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux47~6_combout  & (\mips_core|RF|Mux47~1_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips_core|RF|Mux47~1_combout ),
	.datab(\mips_core|RF|Mux47~6_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|Mux47~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~9 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux47~12 (
// Equation(s):
// \mips_core|RF|Mux47~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # (\mips_core|RF|registers[5][16]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][16]~q  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[4][16]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|registers[5][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~12 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux47~13 (
// Equation(s):
// \mips_core|RF|Mux47~13_combout  = (\mips_core|RF|Mux47~12_combout  & (((\mips_core|RF|registers[7][16]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux47~12_combout  & (\mips_core|RF|registers[6][16]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[6][16]~q ),
	.datab(\mips_core|RF|Mux47~12_combout ),
	.datac(\mips_core|RF|registers[7][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux47~14 (
// Equation(s):
// \mips_core|RF|Mux47~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|Mux47~13_combout )) # (!\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|registers[1][16]~q ))))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|Mux47~13_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|registers[1][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~14 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux47~15 (
// Equation(s):
// \mips_core|RF|Mux47~15_combout  = (\mips_core|RF|Mux47~14_combout  & (((\mips_core|RF|registers[3][16]~q ) # (!\mips_core|RF|Mux63~14_combout )))) # (!\mips_core|RF|Mux47~14_combout  & (\mips_core|RF|registers[2][16]~q  & ((\mips_core|RF|Mux63~14_combout 
// ))))

	.dataa(\mips_core|RF|Mux47~14_combout ),
	.datab(\mips_core|RF|registers[2][16]~q ),
	.datac(\mips_core|RF|registers[3][16]~q ),
	.datad(\mips_core|RF|Mux63~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~15 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux47~10 (
// Equation(s):
// \mips_core|RF|Mux47~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[10][16]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][16]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[8][16]~q ),
	.datac(\mips_core|RF|registers[10][16]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~10 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \mips_core|RF|Mux47~11 (
// Equation(s):
// \mips_core|RF|Mux47~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux47~10_combout  & ((\mips_core|RF|registers[11][16]~q ))) # (!\mips_core|RF|Mux47~10_combout  & (\mips_core|RF|registers[9][16]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux47~10_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux47~10_combout ),
	.datac(\mips_core|RF|registers[9][16]~q ),
	.datad(\mips_core|RF|registers[11][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~11 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \mips_core|RF|Mux47~16 (
// Equation(s):
// \mips_core|RF|Mux47~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux47~11_combout ))) # (!\mips_core|RF|Mux63~13_combout  
// & (\mips_core|RF|Mux47~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux47~15_combout ),
	.datac(\mips_core|RF|Mux47~11_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~16 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux47~19 (
// Equation(s):
// \mips_core|RF|Mux47~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux47~16_combout  & (\mips_core|RF|Mux47~18_combout )) # (!\mips_core|RF|Mux47~16_combout  & ((\mips_core|RF|Mux47~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux47~16_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux47~18_combout ),
	.datac(\mips_core|RF|Mux47~9_combout ),
	.datad(\mips_core|RF|Mux47~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  $ (\mips_core|ALU_in2[15]~17_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[15]~17_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[15]~17_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[15]~17_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[15]~17_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~2_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1 .lut_mask = 16'hB3A0;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \mips_core|WriteData_in[15]~17 (
// Equation(s):
// \mips_core|WriteData_in[15]~17_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[15]~17 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \mips_core|RF|registers[11][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \mips_core|RF|Mux48~0 (
// Equation(s):
// \mips_core|RF|Mux48~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][15]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][15]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \mips_core|RF|Mux48~1 (
// Equation(s):
// \mips_core|RF|Mux48~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux48~0_combout  & (\mips_core|RF|registers[11][15]~q )) # (!\mips_core|RF|Mux48~0_combout  & ((\mips_core|RF|registers[10][15]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux48~0_combout ))))

	.dataa(\mips_core|RF|registers[11][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][15]~q ),
	.datad(\mips_core|RF|Mux48~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \mips_core|RF|Mux48~17 (
// Equation(s):
// \mips_core|RF|Mux48~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[14][15]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[12][15]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[14][15]~q ),
	.datad(\mips_core|RF|registers[12][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~17 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux48~18 (
// Equation(s):
// \mips_core|RF|Mux48~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux48~17_combout  & (\mips_core|RF|registers[15][15]~q )) # (!\mips_core|RF|Mux48~17_combout  & ((\mips_core|RF|registers[13][15]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux48~17_combout ))))

	.dataa(\mips_core|RF|registers[15][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux48~17_combout ),
	.datad(\mips_core|RF|registers[13][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~18 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux48~12 (
// Equation(s):
// \mips_core|RF|Mux48~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[6][15]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][15]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[4][15]~q ),
	.datac(\mips_core|RF|registers[6][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~12 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux48~13 (
// Equation(s):
// \mips_core|RF|Mux48~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux48~12_combout  & ((\mips_core|RF|registers[7][15]~q ))) # (!\mips_core|RF|Mux48~12_combout  & (\mips_core|RF|registers[5][15]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux48~12_combout ))))

	.dataa(\mips_core|RF|registers[5][15]~q ),
	.datab(\mips_core|RF|registers[7][15]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux48~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~13 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux48~14 (
// Equation(s):
// \mips_core|RF|Mux48~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux48~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][15]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|registers[1][15]~q ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux48~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~14 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux48~15 (
// Equation(s):
// \mips_core|RF|Mux48~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux48~14_combout  & (\mips_core|RF|registers[3][15]~q )) # (!\mips_core|RF|Mux48~14_combout  & ((\mips_core|RF|registers[2][15]~q ))))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux48~14_combout ))))

	.dataa(\mips_core|RF|registers[3][15]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[2][15]~q ),
	.datad(\mips_core|RF|Mux48~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux48~4 (
// Equation(s):
// \mips_core|RF|Mux48~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[22][15]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][15]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[18][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[22][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~4 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux48~5 (
// Equation(s):
// \mips_core|RF|Mux48~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux48~4_combout  & (\mips_core|RF|registers[30][15]~q )) # (!\mips_core|RF|Mux48~4_combout  & ((\mips_core|RF|registers[26][15]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux48~4_combout ))))

	.dataa(\mips_core|RF|registers[30][15]~q ),
	.datab(\mips_core|RF|registers[26][15]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|Mux48~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux48~6 (
// Equation(s):
// \mips_core|RF|Mux48~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][15]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][15]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][15]~q ),
	.datac(\mips_core|RF|registers[24][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~6 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux48~7 (
// Equation(s):
// \mips_core|RF|Mux48~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux48~6_combout  & (\mips_core|RF|registers[28][15]~q )) # (!\mips_core|RF|Mux48~6_combout  & ((\mips_core|RF|registers[20][15]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux48~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][15]~q ),
	.datac(\mips_core|RF|registers[20][15]~q ),
	.datad(\mips_core|RF|Mux48~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux48~8 (
// Equation(s):
// \mips_core|RF|Mux48~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|Mux48~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux48~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux48~5_combout ),
	.datad(\mips_core|RF|Mux48~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~8 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux48~2 (
// Equation(s):
// \mips_core|RF|Mux48~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][15]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][15]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][15]~q ),
	.datac(\mips_core|RF|registers[25][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux48~3 (
// Equation(s):
// \mips_core|RF|Mux48~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux48~2_combout  & ((\mips_core|RF|registers[29][15]~q ))) # (!\mips_core|RF|Mux48~2_combout  & (\mips_core|RF|registers[21][15]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|Mux48~2_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|Mux48~2_combout ),
	.datac(\mips_core|RF|registers[21][15]~q ),
	.datad(\mips_core|RF|registers[29][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~3 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \mips_core|RF|Mux48~9 (
// Equation(s):
// \mips_core|RF|Mux48~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][15]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][15]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~9 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \mips_core|RF|Mux48~10 (
// Equation(s):
// \mips_core|RF|Mux48~10_combout  = (\mips_core|RF|Mux48~9_combout  & ((\mips_core|RF|registers[31][15]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux48~9_combout  & (((\mips_core|RF|registers[27][15]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux48~9_combout ),
	.datab(\mips_core|RF|registers[31][15]~q ),
	.datac(\mips_core|RF|registers[27][15]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~10 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux48~11 (
// Equation(s):
// \mips_core|RF|Mux48~11_combout  = (\mips_core|RF|Mux48~8_combout  & (((\mips_core|RF|Mux48~10_combout ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux48~8_combout  & (\mips_core|RF|Mux48~3_combout  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux48~8_combout ),
	.datab(\mips_core|RF|Mux48~3_combout ),
	.datac(\mips_core|RF|Mux48~10_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~11 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux48~16 (
// Equation(s):
// \mips_core|RF|Mux48~16_combout  = (\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux63~10_combout )) # (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux48~11_combout ))) # (!\mips_core|RF|Mux63~10_combout  & 
// (\mips_core|RF|Mux48~15_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux48~15_combout ),
	.datad(\mips_core|RF|Mux48~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux48~19 (
// Equation(s):
// \mips_core|RF|Mux48~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux48~16_combout  & ((\mips_core|RF|Mux48~18_combout ))) # (!\mips_core|RF|Mux48~16_combout  & (\mips_core|RF|Mux48~1_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux48~16_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux48~1_combout ),
	.datac(\mips_core|RF|Mux48~18_combout ),
	.datad(\mips_core|RF|Mux48~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~19 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ) # (\mips_core|ALU_in2[14]~18_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  & (\mips_core|ALU_in2[14]~18_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[14]~18_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  $ 
// (\mips_core|ALU_in2[14]~18_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[14]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \mips_core|WriteData_in[14]~18 (
// Equation(s):
// \mips_core|WriteData_in[14]~18_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a14 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[14]~18 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \mips_core|RF|registers[1][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux49~12 (
// Equation(s):
// \mips_core|RF|Mux49~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[5][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[4][14]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][14]~q ),
	.datad(\mips_core|RF|registers[4][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~12 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux49~13 (
// Equation(s):
// \mips_core|RF|Mux49~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux49~12_combout  & (\mips_core|RF|registers[7][14]~q )) # (!\mips_core|RF|Mux49~12_combout  & ((\mips_core|RF|registers[6][14]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux49~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[7][14]~q ),
	.datac(\mips_core|RF|registers[6][14]~q ),
	.datad(\mips_core|RF|Mux49~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~13 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux49~14 (
// Equation(s):
// \mips_core|RF|Mux49~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux49~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][14]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|registers[1][14]~q ),
	.datac(\mips_core|RF|Mux49~13_combout ),
	.datad(\mips_core|RF|Mux63~18_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~14 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux49~15 (
// Equation(s):
// \mips_core|RF|Mux49~15_combout  = (\mips_core|RF|Mux49~14_combout  & (((\mips_core|RF|registers[3][14]~q )) # (!\mips_core|RF|Mux63~14_combout ))) # (!\mips_core|RF|Mux49~14_combout  & (\mips_core|RF|Mux63~14_combout  & (\mips_core|RF|registers[2][14]~q 
// )))

	.dataa(\mips_core|RF|Mux49~14_combout ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[2][14]~q ),
	.datad(\mips_core|RF|registers[3][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~15 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux49~10 (
// Equation(s):
// \mips_core|RF|Mux49~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[10][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[8][14]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[10][14]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|registers[8][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~10 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux49~11 (
// Equation(s):
// \mips_core|RF|Mux49~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux49~10_combout  & (\mips_core|RF|registers[11][14]~q )) # (!\mips_core|RF|Mux49~10_combout  & ((\mips_core|RF|registers[9][14]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux49~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[11][14]~q ),
	.datac(\mips_core|RF|registers[9][14]~q ),
	.datad(\mips_core|RF|Mux49~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux49~16 (
// Equation(s):
// \mips_core|RF|Mux49~16_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout ) # ((\mips_core|RF|Mux49~11_combout )))) # (!\mips_core|RF|Mux63~13_combout  & (!\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux49~15_combout )))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux49~15_combout ),
	.datad(\mips_core|RF|Mux49~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \mips_core|RF|Mux49~17 (
// Equation(s):
// \mips_core|RF|Mux49~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][14]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][14]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[12][14]~q ),
	.datac(\mips_core|RF|registers[13][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux49~18 (
// Equation(s):
// \mips_core|RF|Mux49~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux49~17_combout  & (\mips_core|RF|registers[15][14]~q )) # (!\mips_core|RF|Mux49~17_combout  & ((\mips_core|RF|registers[14][14]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux49~17_combout ))))

	.dataa(\mips_core|RF|registers[15][14]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux49~17_combout ),
	.datad(\mips_core|RF|registers[14][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~18 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux49~0 (
// Equation(s):
// \mips_core|RF|Mux49~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][14]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][14]~q ))))

	.dataa(\mips_core|RF|registers[18][14]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[22][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~0 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux49~1 (
// Equation(s):
// \mips_core|RF|Mux49~1_combout  = (\mips_core|RF|Mux49~0_combout  & ((\mips_core|RF|registers[30][14]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux49~0_combout  & (((\mips_core|RF|registers[26][14]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][14]~q ),
	.datab(\mips_core|RF|Mux49~0_combout ),
	.datac(\mips_core|RF|registers[26][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~1 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \mips_core|RF|Mux49~7 (
// Equation(s):
// \mips_core|RF|Mux49~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[23][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[19][14]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][14]~q ),
	.datad(\mips_core|RF|registers[19][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~7 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \mips_core|RF|Mux49~8 (
// Equation(s):
// \mips_core|RF|Mux49~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux49~7_combout  & (\mips_core|RF|registers[31][14]~q )) # (!\mips_core|RF|Mux49~7_combout  & ((\mips_core|RF|registers[27][14]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux49~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[31][14]~q ),
	.datac(\mips_core|RF|registers[27][14]~q ),
	.datad(\mips_core|RF|Mux49~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~8 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux49~4 (
// Equation(s):
// \mips_core|RF|Mux49~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][14]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][14]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[16][14]~q ),
	.datac(\mips_core|RF|registers[24][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~4 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux49~5 (
// Equation(s):
// \mips_core|RF|Mux49~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux49~4_combout  & (\mips_core|RF|registers[28][14]~q )) # (!\mips_core|RF|Mux49~4_combout  & ((\mips_core|RF|registers[20][14]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux49~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][14]~q ),
	.datac(\mips_core|RF|registers[20][14]~q ),
	.datad(\mips_core|RF|Mux49~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux49~2 (
// Equation(s):
// \mips_core|RF|Mux49~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][14]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][14]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][14]~q ),
	.datac(\mips_core|RF|registers[25][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux49~3 (
// Equation(s):
// \mips_core|RF|Mux49~3_combout  = (\mips_core|RF|Mux49~2_combout  & ((\mips_core|RF|registers[29][14]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux49~2_combout  & (((\mips_core|RF|registers[21][14]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[29][14]~q ),
	.datab(\mips_core|RF|Mux49~2_combout ),
	.datac(\mips_core|RF|registers[21][14]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~3 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux49~6 (
// Equation(s):
// \mips_core|RF|Mux49~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux49~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux49~5_combout ))))

	.dataa(\mips_core|RF|Mux49~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux49~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~6 .lut_mask = 16'hF2C2;
defparam \mips_core|RF|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux49~9 (
// Equation(s):
// \mips_core|RF|Mux49~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux49~6_combout  & ((\mips_core|RF|Mux49~8_combout ))) # (!\mips_core|RF|Mux49~6_combout  & (\mips_core|RF|Mux49~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux49~6_combout ))))

	.dataa(\mips_core|RF|Mux49~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux49~8_combout ),
	.datad(\mips_core|RF|Mux49~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux49~19 (
// Equation(s):
// \mips_core|RF|Mux49~19_combout  = (\mips_core|RF|Mux49~16_combout  & (((\mips_core|RF|Mux49~18_combout )) # (!\mips_core|RF|Mux63~10_combout ))) # (!\mips_core|RF|Mux49~16_combout  & (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux49~9_combout ))))

	.dataa(\mips_core|RF|Mux49~16_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux49~18_combout ),
	.datad(\mips_core|RF|Mux49~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~19 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[13]~19_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[13]~19_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[13]~19_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[13]~19_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[13]~19_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1 .lut_mask = 16'hD5C0;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \mips_core|WriteData_in[13]~19 (
// Equation(s):
// \mips_core|WriteData_in[13]~19_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a13 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout )))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[13]~19 .lut_mask = 16'hAFA0;
defparam \mips_core|WriteData_in[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \mips_core|RF|registers[11][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \mips_core|RF|Mux50~0 (
// Equation(s):
// \mips_core|RF|Mux50~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[9][13]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][13]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[8][13]~q ),
	.datad(\mips_core|RF|registers[9][13]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~0 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \mips_core|RF|Mux50~1 (
// Equation(s):
// \mips_core|RF|Mux50~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux50~0_combout  & (\mips_core|RF|registers[11][13]~q )) # (!\mips_core|RF|Mux50~0_combout  & ((\mips_core|RF|registers[10][13]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux50~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[11][13]~q ),
	.datac(\mips_core|RF|registers[10][13]~q ),
	.datad(\mips_core|RF|Mux50~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux50~17 (
// Equation(s):
// \mips_core|RF|Mux50~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|registers[14][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][13]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[12][13]~q ),
	.datad(\mips_core|RF|registers[14][13]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~17 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux50~18 (
// Equation(s):
// \mips_core|RF|Mux50~18_combout  = (\mips_core|RF|Mux50~17_combout  & ((\mips_core|RF|registers[15][13]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux50~17_combout  & (((\mips_core|RF|registers[13][13]~q  
// & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux50~17_combout ),
	.datab(\mips_core|RF|registers[15][13]~q ),
	.datac(\mips_core|RF|registers[13][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~18 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \mips_core|RF|Mux50~9 (
// Equation(s):
// \mips_core|RF|Mux50~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[23][13]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[19][13]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][13]~q ),
	.datad(\mips_core|RF|registers[19][13]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~9 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \mips_core|RF|Mux50~10 (
// Equation(s):
// \mips_core|RF|Mux50~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux50~9_combout  & (\mips_core|RF|registers[31][13]~q )) # (!\mips_core|RF|Mux50~9_combout  & ((\mips_core|RF|registers[27][13]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux50~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[31][13]~q ),
	.datac(\mips_core|RF|registers[27][13]~q ),
	.datad(\mips_core|RF|Mux50~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~10 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux50~2 (
// Equation(s):
// \mips_core|RF|Mux50~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][13]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][13]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][13]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \mips_core|RF|Mux50~3 (
// Equation(s):
// \mips_core|RF|Mux50~3_combout  = (\mips_core|RF|Mux50~2_combout  & ((\mips_core|RF|registers[29][13]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux50~2_combout  & (((\mips_core|RF|registers[21][13]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|Mux50~2_combout ),
	.datab(\mips_core|RF|registers[29][13]~q ),
	.datac(\mips_core|RF|registers[21][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~3 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux50~4 (
// Equation(s):
// \mips_core|RF|Mux50~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][13]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][13]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][13]~q ),
	.datac(\mips_core|RF|registers[22][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux50~5 (
// Equation(s):
// \mips_core|RF|Mux50~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux50~4_combout  & ((\mips_core|RF|registers[30][13]~q ))) # (!\mips_core|RF|Mux50~4_combout  & (\mips_core|RF|registers[26][13]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux50~4_combout ))))

	.dataa(\mips_core|RF|registers[26][13]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|Mux50~4_combout ),
	.datad(\mips_core|RF|registers[30][13]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~5 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux50~6 (
// Equation(s):
// \mips_core|RF|Mux50~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][13]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[16][13]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[24][13]~q ),
	.datab(\mips_core|RF|registers[16][13]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~6 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux50~7 (
// Equation(s):
// \mips_core|RF|Mux50~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux50~6_combout  & (\mips_core|RF|registers[28][13]~q )) # (!\mips_core|RF|Mux50~6_combout  & ((\mips_core|RF|registers[20][13]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux50~6_combout ))))

	.dataa(\mips_core|RF|registers[28][13]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[20][13]~q ),
	.datad(\mips_core|RF|Mux50~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~7 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \mips_core|RF|Mux50~8 (
// Equation(s):
// \mips_core|RF|Mux50~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|Mux50~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux50~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux50~5_combout ),
	.datad(\mips_core|RF|Mux50~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~8 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux50~11 (
// Equation(s):
// \mips_core|RF|Mux50~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux50~8_combout  & (\mips_core|RF|Mux50~10_combout )) # (!\mips_core|RF|Mux50~8_combout  & ((\mips_core|RF|Mux50~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux50~8_combout ))))

	.dataa(\mips_core|RF|Mux50~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux50~3_combout ),
	.datad(\mips_core|RF|Mux50~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~11 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux50~12 (
// Equation(s):
// \mips_core|RF|Mux50~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][13]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][13]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[4][13]~q ),
	.datac(\mips_core|RF|registers[6][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~12 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \mips_core|RF|Mux50~13 (
// Equation(s):
// \mips_core|RF|Mux50~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux50~12_combout  & (\mips_core|RF|registers[7][13]~q )) # (!\mips_core|RF|Mux50~12_combout  & ((\mips_core|RF|registers[5][13]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux50~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[7][13]~q ),
	.datac(\mips_core|RF|registers[5][13]~q ),
	.datad(\mips_core|RF|Mux50~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~13 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \mips_core|RF|Mux50~14 (
// Equation(s):
// \mips_core|RF|Mux50~14_combout  = (\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux50~13_combout ) # ((!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|registers[1][13]~q  & \mips_core|RF|Mux63~17_combout 
// ))))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|Mux50~13_combout ),
	.datac(\mips_core|RF|registers[1][13]~q ),
	.datad(\mips_core|RF|Mux63~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~14 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \mips_core|RF|Mux50~15 (
// Equation(s):
// \mips_core|RF|Mux50~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux50~14_combout  & ((\mips_core|RF|registers[3][13]~q ))) # (!\mips_core|RF|Mux50~14_combout  & (\mips_core|RF|registers[2][13]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux50~14_combout ))))

	.dataa(\mips_core|RF|registers[2][13]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][13]~q ),
	.datad(\mips_core|RF|Mux50~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux50~16 (
// Equation(s):
// \mips_core|RF|Mux50~16_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout ) # ((\mips_core|RF|Mux50~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux50~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux50~11_combout ),
	.datad(\mips_core|RF|Mux50~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux50~19 (
// Equation(s):
// \mips_core|RF|Mux50~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux50~16_combout  & ((\mips_core|RF|Mux50~18_combout ))) # (!\mips_core|RF|Mux50~16_combout  & (\mips_core|RF|Mux50~1_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux50~16_combout ))))

	.dataa(\mips_core|RF|Mux50~1_combout ),
	.datab(\mips_core|RF|Mux50~18_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux50~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~19 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[12]~20_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[12]~20_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[12]~20_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[12]~20_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[12]~20_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \mips_core|WriteData_in[12]~20 (
// Equation(s):
// \mips_core|WriteData_in[12]~20_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a12 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[12]~20 .lut_mask = 16'hCFC0;
defparam \mips_core|WriteData_in[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \mips_core|RF|registers[11][12]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][12]~feeder_combout  = \mips_core|WriteData_in[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[12]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][12]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \mips_core|RF|registers[11][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \mips_core|RF|Mux51~10 (
// Equation(s):
// \mips_core|RF|Mux51~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[10][12]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[8][12]~q )))))

	.dataa(\mips_core|RF|registers[10][12]~q ),
	.datab(\mips_core|RF|registers[8][12]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~10 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \mips_core|RF|Mux51~11 (
// Equation(s):
// \mips_core|RF|Mux51~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux51~10_combout  & (\mips_core|RF|registers[11][12]~q )) # (!\mips_core|RF|Mux51~10_combout  & ((\mips_core|RF|registers[9][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux51~10_combout ))))

	.dataa(\mips_core|RF|registers[11][12]~q ),
	.datab(\mips_core|RF|registers[9][12]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux51~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~11 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux51~12 (
// Equation(s):
// \mips_core|RF|Mux51~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[5][12]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][12]~q ))))

	.dataa(\mips_core|RF|registers[4][12]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[5][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~12 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \mips_core|RF|Mux51~13 (
// Equation(s):
// \mips_core|RF|Mux51~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux51~12_combout  & (\mips_core|RF|registers[7][12]~q )) # (!\mips_core|RF|Mux51~12_combout  & ((\mips_core|RF|registers[6][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux51~12_combout ))))

	.dataa(\mips_core|RF|registers[7][12]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[6][12]~q ),
	.datad(\mips_core|RF|Mux51~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~13 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux51~14 (
// Equation(s):
// \mips_core|RF|Mux51~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux51~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][12]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|registers[1][12]~q ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux51~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~14 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux51~15 (
// Equation(s):
// \mips_core|RF|Mux51~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux51~14_combout  & (\mips_core|RF|registers[3][12]~q )) # (!\mips_core|RF|Mux51~14_combout  & ((\mips_core|RF|registers[2][12]~q ))))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux51~14_combout ))))

	.dataa(\mips_core|RF|registers[3][12]~q ),
	.datab(\mips_core|RF|registers[2][12]~q ),
	.datac(\mips_core|RF|Mux63~14_combout ),
	.datad(\mips_core|RF|Mux51~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~15 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux51~16 (
// Equation(s):
// \mips_core|RF|Mux51~16_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout ) # ((\mips_core|RF|Mux51~11_combout )))) # (!\mips_core|RF|Mux63~13_combout  & (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux51~15_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux51~11_combout ),
	.datad(\mips_core|RF|Mux51~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~16 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \mips_core|RF|Mux51~17 (
// Equation(s):
// \mips_core|RF|Mux51~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[13][12]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][12]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[13][12]~q ),
	.datad(\mips_core|RF|registers[12][12]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~17 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux51~18 (
// Equation(s):
// \mips_core|RF|Mux51~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux51~17_combout  & (\mips_core|RF|registers[15][12]~q )) # (!\mips_core|RF|Mux51~17_combout  & ((\mips_core|RF|registers[14][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux51~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[15][12]~q ),
	.datac(\mips_core|RF|registers[14][12]~q ),
	.datad(\mips_core|RF|Mux51~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \mips_core|RF|Mux51~7 (
// Equation(s):
// \mips_core|RF|Mux51~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[23][12]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[19][12]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][12]~q ),
	.datad(\mips_core|RF|registers[19][12]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~7 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \mips_core|RF|Mux51~8 (
// Equation(s):
// \mips_core|RF|Mux51~8_combout  = (\mips_core|RF|Mux51~7_combout  & ((\mips_core|RF|registers[31][12]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux51~7_combout  & (((\mips_core|RF|registers[27][12]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux51~7_combout ),
	.datab(\mips_core|RF|registers[31][12]~q ),
	.datac(\mips_core|RF|registers[27][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~8 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux51~0 (
// Equation(s):
// \mips_core|RF|Mux51~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][12]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][12]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][12]~q ),
	.datac(\mips_core|RF|registers[22][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux51~1 (
// Equation(s):
// \mips_core|RF|Mux51~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux51~0_combout  & (\mips_core|RF|registers[30][12]~q )) # (!\mips_core|RF|Mux51~0_combout  & ((\mips_core|RF|registers[26][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|Mux51~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|Mux51~0_combout ),
	.datac(\mips_core|RF|registers[30][12]~q ),
	.datad(\mips_core|RF|registers[26][12]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~1 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux51~2 (
// Equation(s):
// \mips_core|RF|Mux51~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][12]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][12]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][12]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux51~3 (
// Equation(s):
// \mips_core|RF|Mux51~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux51~2_combout  & (\mips_core|RF|registers[29][12]~q )) # (!\mips_core|RF|Mux51~2_combout  & ((\mips_core|RF|registers[21][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux51~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][12]~q ),
	.datac(\mips_core|RF|registers[21][12]~q ),
	.datad(\mips_core|RF|Mux51~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux51~4 (
// Equation(s):
// \mips_core|RF|Mux51~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][12]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][12]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[16][12]~q ),
	.datac(\mips_core|RF|registers[24][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \mips_core|RF|Mux51~5 (
// Equation(s):
// \mips_core|RF|Mux51~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux51~4_combout  & (\mips_core|RF|registers[28][12]~q )) # (!\mips_core|RF|Mux51~4_combout  & ((\mips_core|RF|registers[20][12]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux51~4_combout ))))

	.dataa(\mips_core|RF|registers[28][12]~q ),
	.datab(\mips_core|RF|registers[20][12]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux51~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \mips_core|RF|Mux51~6 (
// Equation(s):
// \mips_core|RF|Mux51~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux51~3_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux51~5_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux51~3_combout ),
	.datad(\mips_core|RF|Mux51~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~6 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux51~9 (
// Equation(s):
// \mips_core|RF|Mux51~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux51~6_combout  & (\mips_core|RF|Mux51~8_combout )) # (!\mips_core|RF|Mux51~6_combout  & ((\mips_core|RF|Mux51~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux51~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux51~8_combout ),
	.datac(\mips_core|RF|Mux51~1_combout ),
	.datad(\mips_core|RF|Mux51~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~9 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux51~19 (
// Equation(s):
// \mips_core|RF|Mux51~19_combout  = (\mips_core|RF|Mux51~16_combout  & (((\mips_core|RF|Mux51~18_combout )) # (!\mips_core|RF|Mux63~10_combout ))) # (!\mips_core|RF|Mux51~16_combout  & (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux51~9_combout ))))

	.dataa(\mips_core|RF|Mux51~16_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux51~18_combout ),
	.datad(\mips_core|RF|Mux51~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~19 .lut_mask = 16'hE6A2;
defparam \mips_core|RF|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout  = \mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[11]~21_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ) # (\mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & (\mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[11]~21_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1 .lut_mask = 16'hD5C0;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \mips_core|WriteData_in[11]~21 (
// Equation(s):
// \mips_core|WriteData_in[11]~21_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a11 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout )))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[11]~21 .lut_mask = 16'hAFA0;
defparam \mips_core|WriteData_in[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \mips_core|RF|registers[13][11]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][11]~feeder_combout  = \mips_core|WriteData_in[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][11]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \mips_core|RF|registers[13][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \mips_core|RF|Mux52~17 (
// Equation(s):
// \mips_core|RF|Mux52~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[14][11]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][11]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[12][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[14][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~17 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux52~18 (
// Equation(s):
// \mips_core|RF|Mux52~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux52~17_combout  & ((\mips_core|RF|registers[15][11]~q ))) # (!\mips_core|RF|Mux52~17_combout  & (\mips_core|RF|registers[13][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux52~17_combout ))))

	.dataa(\mips_core|RF|registers[13][11]~q ),
	.datab(\mips_core|RF|registers[15][11]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux52~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~18 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \mips_core|RF|Mux52~0 (
// Equation(s):
// \mips_core|RF|Mux52~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][11]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][11]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \mips_core|RF|Mux52~1 (
// Equation(s):
// \mips_core|RF|Mux52~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux52~0_combout  & (\mips_core|RF|registers[11][11]~q )) # (!\mips_core|RF|Mux52~0_combout  & ((\mips_core|RF|registers[10][11]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux52~0_combout ))))

	.dataa(\mips_core|RF|registers[11][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[10][11]~q ),
	.datad(\mips_core|RF|Mux52~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux52~2 (
// Equation(s):
// \mips_core|RF|Mux52~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][11]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][11]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \mips_core|RF|Mux52~3 (
// Equation(s):
// \mips_core|RF|Mux52~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux52~2_combout  & (\mips_core|RF|registers[29][11]~q )) # (!\mips_core|RF|Mux52~2_combout  & ((\mips_core|RF|registers[21][11]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux52~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][11]~q ),
	.datac(\mips_core|RF|registers[21][11]~q ),
	.datad(\mips_core|RF|Mux52~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux52~9 (
// Equation(s):
// \mips_core|RF|Mux52~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][11]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[19][11]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[23][11]~q ),
	.datab(\mips_core|RF|registers[19][11]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~9 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux52~10 (
// Equation(s):
// \mips_core|RF|Mux52~10_combout  = (\mips_core|RF|Mux52~9_combout  & (((\mips_core|RF|registers[31][11]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux52~9_combout  & (\mips_core|RF|registers[27][11]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[27][11]~q ),
	.datab(\mips_core|RF|registers[31][11]~q ),
	.datac(\mips_core|RF|Mux52~9_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~10 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux52~4 (
// Equation(s):
// \mips_core|RF|Mux52~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][11]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][11]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][11]~q ),
	.datac(\mips_core|RF|registers[22][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \mips_core|RF|Mux52~5 (
// Equation(s):
// \mips_core|RF|Mux52~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux52~4_combout  & ((\mips_core|RF|registers[30][11]~q ))) # (!\mips_core|RF|Mux52~4_combout  & (\mips_core|RF|registers[26][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux52~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[26][11]~q ),
	.datac(\mips_core|RF|Mux52~4_combout ),
	.datad(\mips_core|RF|registers[30][11]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~5 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux52~6 (
// Equation(s):
// \mips_core|RF|Mux52~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[24][11]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[16][11]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[24][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[16][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~6 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \mips_core|RF|Mux52~7 (
// Equation(s):
// \mips_core|RF|Mux52~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux52~6_combout  & ((\mips_core|RF|registers[28][11]~q ))) # (!\mips_core|RF|Mux52~6_combout  & (\mips_core|RF|registers[20][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux52~6_combout ))))

	.dataa(\mips_core|RF|registers[20][11]~q ),
	.datab(\mips_core|RF|registers[28][11]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux52~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~7 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux52~8 (
// Equation(s):
// \mips_core|RF|Mux52~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux52~5_combout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|Mux52~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux52~5_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux52~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~8 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux52~11 (
// Equation(s):
// \mips_core|RF|Mux52~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux52~8_combout  & ((\mips_core|RF|Mux52~10_combout ))) # (!\mips_core|RF|Mux52~8_combout  & (\mips_core|RF|Mux52~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux52~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux52~3_combout ),
	.datac(\mips_core|RF|Mux52~10_combout ),
	.datad(\mips_core|RF|Mux52~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~11 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux52~12 (
// Equation(s):
// \mips_core|RF|Mux52~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # (\mips_core|RF|registers[6][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][11]~q  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\mips_core|RF|registers[4][11]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[6][11]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~12 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux52~13 (
// Equation(s):
// \mips_core|RF|Mux52~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux52~12_combout  & ((\mips_core|RF|registers[7][11]~q ))) # (!\mips_core|RF|Mux52~12_combout  & (\mips_core|RF|registers[5][11]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux52~12_combout ))))

	.dataa(\mips_core|RF|registers[5][11]~q ),
	.datab(\mips_core|RF|registers[7][11]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux52~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~13 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux52~14 (
// Equation(s):
// \mips_core|RF|Mux52~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux52~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][11]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|registers[1][11]~q ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux52~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~14 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux52~15 (
// Equation(s):
// \mips_core|RF|Mux52~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux52~14_combout  & ((\mips_core|RF|registers[3][11]~q ))) # (!\mips_core|RF|Mux52~14_combout  & (\mips_core|RF|registers[2][11]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux52~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][11]~q ),
	.datac(\mips_core|RF|registers[3][11]~q ),
	.datad(\mips_core|RF|Mux52~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux52~16 (
// Equation(s):
// \mips_core|RF|Mux52~16_combout  = (\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux63~10_combout )) # (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux52~11_combout )) # (!\mips_core|RF|Mux63~10_combout  & 
// ((\mips_core|RF|Mux52~15_combout )))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux52~11_combout ),
	.datad(\mips_core|RF|Mux52~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~16 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux52~19 (
// Equation(s):
// \mips_core|RF|Mux52~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux52~16_combout  & (\mips_core|RF|Mux52~18_combout )) # (!\mips_core|RF|Mux52~16_combout  & ((\mips_core|RF|Mux52~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux52~16_combout ))))

	.dataa(\mips_core|RF|Mux52~18_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux52~1_combout ),
	.datad(\mips_core|RF|Mux52~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~19 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[10]~22_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[10]~22_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU_in2[10]~22_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1 .lut_mask = 16'hD5C0;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \mips_core|WriteData_in[10]~22 (
// Equation(s):
// \mips_core|WriteData_in[10]~22_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a10 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[10]~22 .lut_mask = 16'hCFC0;
defparam \mips_core|WriteData_in[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \mips_core|RF|registers[15][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \mips_core|RF|Mux53~17 (
// Equation(s):
// \mips_core|RF|Mux53~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[13][10]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[12][10]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[13][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[12][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~17 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \mips_core|RF|Mux53~18 (
// Equation(s):
// \mips_core|RF|Mux53~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux53~17_combout  & (\mips_core|RF|registers[15][10]~q )) # (!\mips_core|RF|Mux53~17_combout  & ((\mips_core|RF|registers[14][10]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux53~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[15][10]~q ),
	.datac(\mips_core|RF|Mux53~17_combout ),
	.datad(\mips_core|RF|registers[14][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~18 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux53~0 (
// Equation(s):
// \mips_core|RF|Mux53~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][10]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][10]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][10]~q ),
	.datac(\mips_core|RF|registers[22][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux53~1 (
// Equation(s):
// \mips_core|RF|Mux53~1_combout  = (\mips_core|RF|Mux53~0_combout  & (((\mips_core|RF|registers[30][10]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux53~0_combout  & (\mips_core|RF|registers[26][10]~q  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\mips_core|RF|registers[26][10]~q ),
	.datab(\mips_core|RF|Mux53~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|registers[30][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~1 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \mips_core|RF|Mux53~2 (
// Equation(s):
// \mips_core|RF|Mux53~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][10]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][10]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][10]~q ),
	.datac(\mips_core|RF|registers[25][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux53~3 (
// Equation(s):
// \mips_core|RF|Mux53~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux53~2_combout  & (\mips_core|RF|registers[29][10]~q )) # (!\mips_core|RF|Mux53~2_combout  & ((\mips_core|RF|registers[21][10]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux53~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][10]~q ),
	.datac(\mips_core|RF|registers[21][10]~q ),
	.datad(\mips_core|RF|Mux53~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux53~4 (
// Equation(s):
// \mips_core|RF|Mux53~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][10]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][10]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[16][10]~q ),
	.datab(\mips_core|RF|registers[24][10]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~4 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux53~5 (
// Equation(s):
// \mips_core|RF|Mux53~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux53~4_combout  & ((\mips_core|RF|registers[28][10]~q ))) # (!\mips_core|RF|Mux53~4_combout  & (\mips_core|RF|registers[20][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux53~4_combout ))))

	.dataa(\mips_core|RF|registers[20][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[28][10]~q ),
	.datad(\mips_core|RF|Mux53~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~5 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux53~6 (
// Equation(s):
// \mips_core|RF|Mux53~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # ((\mips_core|RF|Mux53~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux53~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux53~3_combout ),
	.datad(\mips_core|RF|Mux53~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~6 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux53~7 (
// Equation(s):
// \mips_core|RF|Mux53~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[23][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[19][10]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[23][10]~q ),
	.datad(\mips_core|RF|registers[19][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~7 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux53~8 (
// Equation(s):
// \mips_core|RF|Mux53~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux53~7_combout  & (\mips_core|RF|registers[31][10]~q )) # (!\mips_core|RF|Mux53~7_combout  & ((\mips_core|RF|registers[27][10]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux53~7_combout ))))

	.dataa(\mips_core|RF|registers[31][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[27][10]~q ),
	.datad(\mips_core|RF|Mux53~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~8 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux53~9 (
// Equation(s):
// \mips_core|RF|Mux53~9_combout  = (\mips_core|RF|Mux53~6_combout  & (((\mips_core|RF|Mux53~8_combout ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux53~6_combout  & (\mips_core|RF|Mux53~1_combout  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|Mux53~1_combout ),
	.datab(\mips_core|RF|Mux53~6_combout ),
	.datac(\mips_core|RF|Mux53~8_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~9 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \mips_core|RF|Mux53~10 (
// Equation(s):
// \mips_core|RF|Mux53~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[10][10]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][10]~q ))))

	.dataa(\mips_core|RF|registers[8][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[10][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~10 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \mips_core|RF|Mux53~11 (
// Equation(s):
// \mips_core|RF|Mux53~11_combout  = (\mips_core|RF|Mux53~10_combout  & ((\mips_core|RF|registers[11][10]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux53~10_combout  & (((\mips_core|RF|registers[9][10]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux53~10_combout ),
	.datab(\mips_core|RF|registers[11][10]~q ),
	.datac(\mips_core|RF|registers[9][10]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~11 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux53~12 (
// Equation(s):
// \mips_core|RF|Mux53~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # (\mips_core|RF|registers[5][10]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][10]~q  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips_core|RF|registers[4][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|registers[5][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~12 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux53~13 (
// Equation(s):
// \mips_core|RF|Mux53~13_combout  = (\mips_core|RF|Mux53~12_combout  & ((\mips_core|RF|registers[7][10]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux53~12_combout  & (((\mips_core|RF|registers[6][10]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[7][10]~q ),
	.datab(\mips_core|RF|registers[6][10]~q ),
	.datac(\mips_core|RF|Mux53~12_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~13 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux53~14 (
// Equation(s):
// \mips_core|RF|Mux53~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux53~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][10]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|registers[1][10]~q ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux53~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~14 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \mips_core|RF|Mux53~15 (
// Equation(s):
// \mips_core|RF|Mux53~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux53~14_combout  & ((\mips_core|RF|registers[3][10]~q ))) # (!\mips_core|RF|Mux53~14_combout  & (\mips_core|RF|registers[2][10]~q )))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux53~14_combout ))))

	.dataa(\mips_core|RF|registers[2][10]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[3][10]~q ),
	.datad(\mips_core|RF|Mux53~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux53~16 (
// Equation(s):
// \mips_core|RF|Mux53~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & (\mips_core|RF|Mux53~11_combout )) # (!\mips_core|RF|Mux63~13_combout  & 
// ((\mips_core|RF|Mux53~15_combout )))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux53~11_combout ),
	.datac(\mips_core|RF|Mux53~15_combout ),
	.datad(\mips_core|RF|Mux63~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~16 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux53~19 (
// Equation(s):
// \mips_core|RF|Mux53~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux53~16_combout  & (\mips_core|RF|Mux53~18_combout )) # (!\mips_core|RF|Mux53~16_combout  & ((\mips_core|RF|Mux53~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux53~16_combout ))))

	.dataa(\mips_core|RF|Mux53~18_combout ),
	.datab(\mips_core|RF|Mux53~9_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux53~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~19 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[9]~23_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[9]~23_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[9]~23_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout  = \mips_core|ALU_in2[9]~23_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[9]~23_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \mips_core|WriteData_in[9]~23 (
// Equation(s):
// \mips_core|WriteData_in[9]~23_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a9 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[9]~23 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteData_in[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \mips_core|RF|registers[13][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux54~17 (
// Equation(s):
// \mips_core|RF|Mux54~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][9]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][9]~q ))))

	.dataa(\mips_core|RF|registers[12][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[14][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux54~18 (
// Equation(s):
// \mips_core|RF|Mux54~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux54~17_combout  & ((\mips_core|RF|registers[15][9]~q ))) # (!\mips_core|RF|Mux54~17_combout  & (\mips_core|RF|registers[13][9]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux54~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[13][9]~q ),
	.datac(\mips_core|RF|registers[15][9]~q ),
	.datad(\mips_core|RF|Mux54~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~18 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux54~12 (
// Equation(s):
// \mips_core|RF|Mux54~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[6][9]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[4][9]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[6][9]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|RF|registers[4][9]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~12 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux54~13 (
// Equation(s):
// \mips_core|RF|Mux54~13_combout  = (\mips_core|RF|Mux54~12_combout  & ((\mips_core|RF|registers[7][9]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux54~12_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|registers[5][9]~q ))))

	.dataa(\mips_core|RF|registers[7][9]~q ),
	.datab(\mips_core|RF|Mux54~12_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[5][9]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~13 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux54~14 (
// Equation(s):
// \mips_core|RF|Mux54~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux54~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][9]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|registers[1][9]~q ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux54~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~14 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux54~15 (
// Equation(s):
// \mips_core|RF|Mux54~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux54~14_combout  & ((\mips_core|RF|registers[3][9]~q ))) # (!\mips_core|RF|Mux54~14_combout  & (\mips_core|RF|registers[2][9]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux54~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][9]~q ),
	.datac(\mips_core|RF|registers[3][9]~q ),
	.datad(\mips_core|RF|Mux54~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux54~9 (
// Equation(s):
// \mips_core|RF|Mux54~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[23][9]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[19][9]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[23][9]~q ),
	.datad(\mips_core|RF|registers[19][9]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~9 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux54~10 (
// Equation(s):
// \mips_core|RF|Mux54~10_combout  = (\mips_core|RF|Mux54~9_combout  & ((\mips_core|RF|registers[31][9]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux54~9_combout  & (((\mips_core|RF|registers[27][9]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux54~9_combout ),
	.datab(\mips_core|RF|registers[31][9]~q ),
	.datac(\mips_core|RF|registers[27][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~10 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux54~2 (
// Equation(s):
// \mips_core|RF|Mux54~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][9]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][9]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][9]~q ),
	.datac(\mips_core|RF|registers[25][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \mips_core|RF|Mux54~3 (
// Equation(s):
// \mips_core|RF|Mux54~3_combout  = (\mips_core|RF|Mux54~2_combout  & ((\mips_core|RF|registers[29][9]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux54~2_combout  & (((\mips_core|RF|registers[21][9]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[29][9]~q ),
	.datab(\mips_core|RF|Mux54~2_combout ),
	.datac(\mips_core|RF|registers[21][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~3 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux54~6 (
// Equation(s):
// \mips_core|RF|Mux54~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[24][9]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[16][9]~q )))))

	.dataa(\mips_core|RF|registers[24][9]~q ),
	.datab(\mips_core|RF|registers[16][9]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~6 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux54~7 (
// Equation(s):
// \mips_core|RF|Mux54~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux54~6_combout  & (\mips_core|RF|registers[28][9]~q )) # (!\mips_core|RF|Mux54~6_combout  & ((\mips_core|RF|registers[20][9]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux54~6_combout ))))

	.dataa(\mips_core|RF|registers[28][9]~q ),
	.datab(\mips_core|RF|registers[20][9]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux54~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~7 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux54~4 (
// Equation(s):
// \mips_core|RF|Mux54~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][9]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][9]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][9]~q ),
	.datac(\mips_core|RF|registers[22][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux54~5 (
// Equation(s):
// \mips_core|RF|Mux54~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux54~4_combout  & ((\mips_core|RF|registers[30][9]~q ))) # (!\mips_core|RF|Mux54~4_combout  & (\mips_core|RF|registers[26][9]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux54~4_combout ))))

	.dataa(\mips_core|RF|registers[26][9]~q ),
	.datab(\mips_core|RF|registers[30][9]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|Mux54~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~5 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux54~8 (
// Equation(s):
// \mips_core|RF|Mux54~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # (\mips_core|RF|Mux54~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux54~7_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux54~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux54~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~8 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux54~11 (
// Equation(s):
// \mips_core|RF|Mux54~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux54~8_combout  & (\mips_core|RF|Mux54~10_combout )) # (!\mips_core|RF|Mux54~8_combout  & ((\mips_core|RF|Mux54~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux54~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux54~10_combout ),
	.datac(\mips_core|RF|Mux54~3_combout ),
	.datad(\mips_core|RF|Mux54~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux54~16 (
// Equation(s):
// \mips_core|RF|Mux54~16_combout  = (\mips_core|RF|Mux63~13_combout  & (((\mips_core|RF|Mux63~10_combout )))) # (!\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux54~11_combout ))) # (!\mips_core|RF|Mux63~10_combout  
// & (\mips_core|RF|Mux54~15_combout ))))

	.dataa(\mips_core|RF|Mux54~15_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux54~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~16 .lut_mask = 16'hF2C2;
defparam \mips_core|RF|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \mips_core|RF|Mux54~0 (
// Equation(s):
// \mips_core|RF|Mux54~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][9]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][9]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[9][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \mips_core|RF|Mux54~1 (
// Equation(s):
// \mips_core|RF|Mux54~1_combout  = (\mips_core|RF|Mux54~0_combout  & ((\mips_core|RF|registers[11][9]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux54~0_combout  & (((\mips_core|RF|registers[10][9]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|Mux54~0_combout ),
	.datab(\mips_core|RF|registers[11][9]~q ),
	.datac(\mips_core|RF|registers[10][9]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~1 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux54~19 (
// Equation(s):
// \mips_core|RF|Mux54~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux54~16_combout  & (\mips_core|RF|Mux54~18_combout )) # (!\mips_core|RF|Mux54~16_combout  & ((\mips_core|RF|Mux54~1_combout ))))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux54~16_combout ))))

	.dataa(\mips_core|RF|Mux54~18_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux54~16_combout ),
	.datad(\mips_core|RF|Mux54~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[8]~24_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[8]~24_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[8]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout  = \mips_core|ALU_in2[8]~24_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU_in2[8]~24_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \mips_core|WriteData_in[8]~24 (
// Equation(s):
// \mips_core|WriteData_in[8]~24_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a8 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[8]~24 .lut_mask = 16'hCCF0;
defparam \mips_core|WriteData_in[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \mips_core|RF|registers[14][8]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][8]~feeder_combout  = \mips_core|WriteData_in[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][8]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \mips_core|RF|registers[14][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux55~17 (
// Equation(s):
// \mips_core|RF|Mux55~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[13][8]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[12][8]~q )))))

	.dataa(\mips_core|RF|registers[13][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|registers[12][8]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~17 .lut_mask = 16'hE3E0;
defparam \mips_core|RF|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux55~18 (
// Equation(s):
// \mips_core|RF|Mux55~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux55~17_combout  & ((\mips_core|RF|registers[15][8]~q ))) # (!\mips_core|RF|Mux55~17_combout  & (\mips_core|RF|registers[14][8]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux55~17_combout ))))

	.dataa(\mips_core|RF|registers[14][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[15][8]~q ),
	.datad(\mips_core|RF|Mux55~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~18 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \mips_core|RF|Mux55~12 (
// Equation(s):
// \mips_core|RF|Mux55~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][8]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][8]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \mips_core|RF|Mux55~13 (
// Equation(s):
// \mips_core|RF|Mux55~13_combout  = (\mips_core|RF|Mux55~12_combout  & ((\mips_core|RF|registers[7][8]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux55~12_combout  & (((\mips_core|RF|registers[6][8]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[7][8]~q ),
	.datab(\mips_core|RF|registers[6][8]~q ),
	.datac(\mips_core|RF|Mux55~12_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~13 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux55~14 (
// Equation(s):
// \mips_core|RF|Mux55~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux55~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][8]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|registers[1][8]~q ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux55~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~14 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux55~15 (
// Equation(s):
// \mips_core|RF|Mux55~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux55~14_combout  & ((\mips_core|RF|registers[3][8]~q ))) # (!\mips_core|RF|Mux55~14_combout  & (\mips_core|RF|registers[2][8]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux55~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][8]~q ),
	.datac(\mips_core|RF|registers[3][8]~q ),
	.datad(\mips_core|RF|Mux55~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \mips_core|RF|Mux55~10 (
// Equation(s):
// \mips_core|RF|Mux55~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[10][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][8]~q ))))

	.dataa(\mips_core|RF|registers[8][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[10][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~10 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \mips_core|RF|Mux55~11 (
// Equation(s):
// \mips_core|RF|Mux55~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux55~10_combout  & (\mips_core|RF|registers[11][8]~q )) # (!\mips_core|RF|Mux55~10_combout  & ((\mips_core|RF|registers[9][8]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux55~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[11][8]~q ),
	.datac(\mips_core|RF|registers[9][8]~q ),
	.datad(\mips_core|RF|Mux55~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux55~16 (
// Equation(s):
// \mips_core|RF|Mux55~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout )))) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux55~11_combout ))) # (!\mips_core|RF|Mux63~13_combout  
// & (\mips_core|RF|Mux55~15_combout ))))

	.dataa(\mips_core|RF|Mux55~15_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux55~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~16 .lut_mask = 16'hF2C2;
defparam \mips_core|RF|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \mips_core|RF|Mux55~0 (
// Equation(s):
// \mips_core|RF|Mux55~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[22][8]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[18][8]~q )))))

	.dataa(\mips_core|RF|registers[22][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[18][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~0 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \mips_core|RF|Mux55~1 (
// Equation(s):
// \mips_core|RF|Mux55~1_combout  = (\mips_core|RF|Mux55~0_combout  & ((\mips_core|RF|registers[30][8]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux55~0_combout  & (((\mips_core|RF|registers[26][8]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux55~0_combout ),
	.datab(\mips_core|RF|registers[30][8]~q ),
	.datac(\mips_core|RF|registers[26][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~1 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux55~7 (
// Equation(s):
// \mips_core|RF|Mux55~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][8]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][8]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[19][8]~q ),
	.datac(\mips_core|RF|registers[23][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~7 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux55~8 (
// Equation(s):
// \mips_core|RF|Mux55~8_combout  = (\mips_core|RF|Mux55~7_combout  & ((\mips_core|RF|registers[31][8]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux55~7_combout  & (((\mips_core|RF|registers[27][8]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[31][8]~q ),
	.datab(\mips_core|RF|Mux55~7_combout ),
	.datac(\mips_core|RF|registers[27][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~8 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux55~4 (
// Equation(s):
// \mips_core|RF|Mux55~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][8]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][8]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[16][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[24][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~4 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux55~5 (
// Equation(s):
// \mips_core|RF|Mux55~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux55~4_combout  & (\mips_core|RF|registers[28][8]~q )) # (!\mips_core|RF|Mux55~4_combout  & ((\mips_core|RF|registers[20][8]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux55~4_combout ))))

	.dataa(\mips_core|RF|registers[28][8]~q ),
	.datab(\mips_core|RF|registers[20][8]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux55~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux55~2 (
// Equation(s):
// \mips_core|RF|Mux55~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][8]~q ))))

	.dataa(\mips_core|RF|registers[17][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[25][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~2 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \mips_core|RF|Mux55~3 (
// Equation(s):
// \mips_core|RF|Mux55~3_combout  = (\mips_core|RF|Mux55~2_combout  & ((\mips_core|RF|registers[29][8]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|RF|Mux55~2_combout  & (((\mips_core|RF|registers[21][8]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[29][8]~q ),
	.datab(\mips_core|RF|Mux55~2_combout ),
	.datac(\mips_core|RF|registers[21][8]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~3 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux55~6 (
// Equation(s):
// \mips_core|RF|Mux55~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux55~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux55~5_combout ))))

	.dataa(\mips_core|RF|Mux55~5_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux55~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~6 .lut_mask = 16'hF2C2;
defparam \mips_core|RF|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux55~9 (
// Equation(s):
// \mips_core|RF|Mux55~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux55~6_combout  & ((\mips_core|RF|Mux55~8_combout ))) # (!\mips_core|RF|Mux55~6_combout  & (\mips_core|RF|Mux55~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux55~6_combout ))))

	.dataa(\mips_core|RF|Mux55~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux55~8_combout ),
	.datad(\mips_core|RF|Mux55~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux55~19 (
// Equation(s):
// \mips_core|RF|Mux55~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux55~16_combout  & (\mips_core|RF|Mux55~18_combout )) # (!\mips_core|RF|Mux55~16_combout  & ((\mips_core|RF|Mux55~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux55~16_combout ))))

	.dataa(\mips_core|RF|Mux55~18_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux55~16_combout ),
	.datad(\mips_core|RF|Mux55~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~19 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \mips_core|WriteData_in[6]~26 (
// Equation(s):
// \mips_core|WriteData_in[6]~26_combout  = (\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\mips_core|CU|MemRead~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[6]~26 .lut_mask = 16'hFA50;
defparam \mips_core|WriteData_in[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \mips_core|RF|registers[15][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \mips_core|RF|Mux25~17 (
// Equation(s):
// \mips_core|RF|Mux25~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][6]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[12][6]~q ),
	.datac(\mips_core|RF|registers[13][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \mips_core|RF|Mux25~18 (
// Equation(s):
// \mips_core|RF|Mux25~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux25~17_combout  & (\mips_core|RF|registers[15][6]~q )) # (!\mips_core|RF|Mux25~17_combout  & ((\mips_core|RF|registers[14][6]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux25~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[15][6]~q ),
	.datac(\mips_core|RF|registers[14][6]~q ),
	.datad(\mips_core|RF|Mux25~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~18 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \mips_core|RF|Mux25~10 (
// Equation(s):
// \mips_core|RF|Mux25~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[8][6]~q ))))

	.dataa(\mips_core|RF|registers[8][6]~q ),
	.datab(\mips_core|RF|registers[10][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~10 .lut_mask = 16'hFC0A;
defparam \mips_core|RF|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \mips_core|RF|Mux25~11 (
// Equation(s):
// \mips_core|RF|Mux25~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux25~10_combout  & ((\mips_core|RF|registers[11][6]~q ))) # (!\mips_core|RF|Mux25~10_combout  & (\mips_core|RF|registers[9][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux25~10_combout ))))

	.dataa(\mips_core|RF|registers[9][6]~q ),
	.datab(\mips_core|RF|registers[11][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux25~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~11 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \mips_core|RF|Mux25~12 (
// Equation(s):
// \mips_core|RF|Mux25~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][6]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][6]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[5][6]~q ),
	.datac(\mips_core|RF|registers[4][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~12 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \mips_core|RF|Mux25~13 (
// Equation(s):
// \mips_core|RF|Mux25~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux25~12_combout  & ((\mips_core|RF|registers[7][6]~q ))) # (!\mips_core|RF|Mux25~12_combout  & (\mips_core|RF|registers[6][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux25~12_combout ))))

	.dataa(\mips_core|RF|registers[6][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[7][6]~q ),
	.datad(\mips_core|RF|Mux25~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~13 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux25~14 (
// Equation(s):
// \mips_core|RF|Mux25~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux25~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][6]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][6]~q ),
	.datad(\mips_core|RF|Mux25~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux25~15 (
// Equation(s):
// \mips_core|RF|Mux25~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux25~14_combout  & (\mips_core|RF|registers[3][6]~q )) # (!\mips_core|RF|Mux25~14_combout  & ((\mips_core|RF|registers[2][6]~q ))))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux25~14_combout ))))

	.dataa(\mips_core|RF|registers[3][6]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[2][6]~q ),
	.datad(\mips_core|RF|Mux25~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux25~16 (
// Equation(s):
// \mips_core|RF|Mux25~16_combout  = (\mips_core|RF|Mux31~10_combout  & (((\mips_core|RF|Mux31~13_combout )))) # (!\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux25~11_combout )) # (!\mips_core|RF|Mux31~13_combout  & 
// ((\mips_core|RF|Mux25~15_combout )))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux25~11_combout ),
	.datac(\mips_core|RF|Mux31~13_combout ),
	.datad(\mips_core|RF|Mux25~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~16 .lut_mask = 16'hE5E0;
defparam \mips_core|RF|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \mips_core|RF|Mux25~0 (
// Equation(s):
// \mips_core|RF|Mux25~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][6]~q ))))

	.dataa(\mips_core|RF|registers[18][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[22][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~0 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \mips_core|RF|Mux25~1 (
// Equation(s):
// \mips_core|RF|Mux25~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux25~0_combout  & (\mips_core|RF|registers[30][6]~q )) # (!\mips_core|RF|Mux25~0_combout  & ((\mips_core|RF|registers[26][6]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux25~0_combout ))))

	.dataa(\mips_core|RF|registers[30][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][6]~q ),
	.datad(\mips_core|RF|Mux25~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux25~7 (
// Equation(s):
// \mips_core|RF|Mux25~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][6]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][6]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[23][6]~q ),
	.datac(\mips_core|RF|registers[19][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~7 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux25~8 (
// Equation(s):
// \mips_core|RF|Mux25~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux25~7_combout  & ((\mips_core|RF|registers[31][6]~q ))) # (!\mips_core|RF|Mux25~7_combout  & (\mips_core|RF|registers[27][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux25~7_combout ))))

	.dataa(\mips_core|RF|registers[27][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][6]~q ),
	.datad(\mips_core|RF|Mux25~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~8 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \mips_core|RF|Mux25~4 (
// Equation(s):
// \mips_core|RF|Mux25~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][6]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][6]~q )))))

	.dataa(\mips_core|RF|registers[24][6]~q ),
	.datab(\mips_core|RF|registers[16][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~4 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \mips_core|RF|Mux25~5 (
// Equation(s):
// \mips_core|RF|Mux25~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux25~4_combout  & (\mips_core|RF|registers[28][6]~q )) # (!\mips_core|RF|Mux25~4_combout  & ((\mips_core|RF|registers[20][6]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux25~4_combout ))))

	.dataa(\mips_core|RF|registers[28][6]~q ),
	.datab(\mips_core|RF|registers[20][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|RF|Mux25~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux25~2 (
// Equation(s):
// \mips_core|RF|Mux25~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][6]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][6]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][6]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \mips_core|RF|Mux25~3 (
// Equation(s):
// \mips_core|RF|Mux25~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux25~2_combout  & ((\mips_core|RF|registers[29][6]~q ))) # (!\mips_core|RF|Mux25~2_combout  & (\mips_core|RF|registers[21][6]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux25~2_combout ))))

	.dataa(\mips_core|RF|registers[21][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][6]~q ),
	.datad(\mips_core|RF|Mux25~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux25~6 (
// Equation(s):
// \mips_core|RF|Mux25~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # ((\mips_core|RF|Mux25~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux25~5_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux25~5_combout ),
	.datad(\mips_core|RF|Mux25~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~6 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux25~9 (
// Equation(s):
// \mips_core|RF|Mux25~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux25~6_combout  & ((\mips_core|RF|Mux25~8_combout ))) # (!\mips_core|RF|Mux25~6_combout  & (\mips_core|RF|Mux25~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux25~6_combout ))))

	.dataa(\mips_core|RF|Mux25~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux25~8_combout ),
	.datad(\mips_core|RF|Mux25~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~9 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux25~19 (
// Equation(s):
// \mips_core|RF|Mux25~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux25~16_combout  & (\mips_core|RF|Mux25~18_combout )) # (!\mips_core|RF|Mux25~16_combout  & ((\mips_core|RF|Mux25~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux25~16_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux25~18_combout ),
	.datac(\mips_core|RF|Mux25~16_combout ),
	.datad(\mips_core|RF|Mux25~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux25~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux25~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_in2[6]~26_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_in2[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[6]~26_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[6]~26_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datad(\mips_core|ALU_in2[6]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~2_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout  & !\mips_core|ALU_CU|ALUControl[1]~2_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1 .lut_mask = 16'h88F8;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \mips_core|WriteData_in[4]~28 (
// Equation(s):
// \mips_core|WriteData_in[4]~28_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a4 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[4]~28 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteData_in[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \mips_core|RF|registers[14][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][4]~feeder_combout  = \mips_core|WriteData_in[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][4]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \mips_core|RF|registers[14][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \mips_core|RF|Mux27~17 (
// Equation(s):
// \mips_core|RF|Mux27~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[13][4]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[12][4]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[12][4]~q ),
	.datac(\mips_core|RF|registers[13][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~17 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \mips_core|RF|Mux27~18 (
// Equation(s):
// \mips_core|RF|Mux27~18_combout  = (\mips_core|RF|Mux27~17_combout  & (((\mips_core|RF|registers[15][4]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux27~17_combout  & (\mips_core|RF|registers[14][4]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[14][4]~q ),
	.datab(\mips_core|RF|registers[15][4]~q ),
	.datac(\mips_core|RF|Mux27~17_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~18 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux27~7 (
// Equation(s):
// \mips_core|RF|Mux27~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][4]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][4]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[23][4]~q ),
	.datab(\mips_core|RF|registers[19][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~7 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux27~8 (
// Equation(s):
// \mips_core|RF|Mux27~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux27~7_combout  & (\mips_core|RF|registers[31][4]~q )) # (!\mips_core|RF|Mux27~7_combout  & ((\mips_core|RF|registers[27][4]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux27~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[31][4]~q ),
	.datac(\mips_core|RF|registers[27][4]~q ),
	.datad(\mips_core|RF|Mux27~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~8 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \mips_core|RF|Mux27~0 (
// Equation(s):
// \mips_core|RF|Mux27~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ) # (\mips_core|RF|registers[22][4]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][4]~q  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[18][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|registers[22][4]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~0 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \mips_core|RF|Mux27~1 (
// Equation(s):
// \mips_core|RF|Mux27~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux27~0_combout  & (\mips_core|RF|registers[30][4]~q )) # (!\mips_core|RF|Mux27~0_combout  & ((\mips_core|RF|registers[26][4]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux27~0_combout ))))

	.dataa(\mips_core|RF|registers[30][4]~q ),
	.datab(\mips_core|RF|registers[26][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|Mux27~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~1 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux27~2 (
// Equation(s):
// \mips_core|RF|Mux27~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][4]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][4]~q )))))

	.dataa(\mips_core|RF|registers[25][4]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|registers[17][4]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~2 .lut_mask = 16'hE3E0;
defparam \mips_core|RF|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux27~3 (
// Equation(s):
// \mips_core|RF|Mux27~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux27~2_combout  & (\mips_core|RF|registers[29][4]~q )) # (!\mips_core|RF|Mux27~2_combout  & ((\mips_core|RF|registers[21][4]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux27~2_combout ))))

	.dataa(\mips_core|RF|registers[29][4]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|Mux27~2_combout ),
	.datad(\mips_core|RF|registers[21][4]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~3 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \mips_core|RF|Mux27~4 (
// Equation(s):
// \mips_core|RF|Mux27~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][4]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][4]~q )))))

	.dataa(\mips_core|RF|registers[24][4]~q ),
	.datab(\mips_core|RF|registers[16][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~4 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \mips_core|RF|Mux27~5 (
// Equation(s):
// \mips_core|RF|Mux27~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux27~4_combout  & (\mips_core|RF|registers[28][4]~q )) # (!\mips_core|RF|Mux27~4_combout  & ((\mips_core|RF|registers[20][4]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux27~4_combout ))))

	.dataa(\mips_core|RF|registers[28][4]~q ),
	.datab(\mips_core|RF|registers[20][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|RF|Mux27~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux27~6 (
// Equation(s):
// \mips_core|RF|Mux27~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # ((\mips_core|RF|Mux27~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux27~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux27~3_combout ),
	.datad(\mips_core|RF|Mux27~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~6 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \mips_core|RF|Mux27~9 (
// Equation(s):
// \mips_core|RF|Mux27~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux27~6_combout  & (\mips_core|RF|Mux27~8_combout )) # (!\mips_core|RF|Mux27~6_combout  & ((\mips_core|RF|Mux27~1_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux27~6_combout ))))

	.dataa(\mips_core|RF|Mux27~8_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux27~1_combout ),
	.datad(\mips_core|RF|Mux27~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~9 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \mips_core|RF|Mux27~10 (
// Equation(s):
// \mips_core|RF|Mux27~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[10][4]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[8][4]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[10][4]~q ),
	.datab(\mips_core|RF|registers[8][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~10 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux27~11 (
// Equation(s):
// \mips_core|RF|Mux27~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux27~10_combout  & ((\mips_core|RF|registers[11][4]~q ))) # (!\mips_core|RF|Mux27~10_combout  & (\mips_core|RF|registers[9][4]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux27~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[9][4]~q ),
	.datac(\mips_core|RF|registers[11][4]~q ),
	.datad(\mips_core|RF|Mux27~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~11 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \mips_core|RF|Mux27~12 (
// Equation(s):
// \mips_core|RF|Mux27~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[5][4]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[4][4]~q )))))

	.dataa(\mips_core|RF|registers[5][4]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|registers[4][4]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~12 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \mips_core|RF|Mux27~13 (
// Equation(s):
// \mips_core|RF|Mux27~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux27~12_combout  & ((\mips_core|RF|registers[7][4]~q ))) # (!\mips_core|RF|Mux27~12_combout  & (\mips_core|RF|registers[6][4]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux27~12_combout ))))

	.dataa(\mips_core|RF|registers[6][4]~q ),
	.datab(\mips_core|RF|registers[7][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux27~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~13 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux27~14 (
// Equation(s):
// \mips_core|RF|Mux27~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux27~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][4]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (\mips_core|RF|Mux31~18_combout ))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux31~18_combout ),
	.datac(\mips_core|RF|registers[1][4]~q ),
	.datad(\mips_core|RF|Mux27~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \mips_core|RF|Mux27~15 (
// Equation(s):
// \mips_core|RF|Mux27~15_combout  = (\mips_core|RF|Mux27~14_combout  & ((\mips_core|RF|registers[3][4]~q ) # ((!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux27~14_combout  & (((\mips_core|RF|registers[2][4]~q  & \mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|registers[3][4]~q ),
	.datab(\mips_core|RF|registers[2][4]~q ),
	.datac(\mips_core|RF|Mux27~14_combout ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~15 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux27~16 (
// Equation(s):
// \mips_core|RF|Mux27~16_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux27~11_combout ) # ((\mips_core|RF|Mux31~10_combout )))) # (!\mips_core|RF|Mux31~13_combout  & (((!\mips_core|RF|Mux31~10_combout  & \mips_core|RF|Mux27~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux27~11_combout ),
	.datac(\mips_core|RF|Mux31~10_combout ),
	.datad(\mips_core|RF|Mux27~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~16 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \mips_core|RF|Mux27~19 (
// Equation(s):
// \mips_core|RF|Mux27~19_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux27~16_combout  & (\mips_core|RF|Mux27~18_combout )) # (!\mips_core|RF|Mux27~16_combout  & ((\mips_core|RF|Mux27~9_combout ))))) # (!\mips_core|RF|Mux31~10_combout  & 
// (((\mips_core|RF|Mux27~16_combout ))))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux27~18_combout ),
	.datac(\mips_core|RF|Mux27~9_combout ),
	.datad(\mips_core|RF|Mux27~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux27~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux27~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~4_combout ) # (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[4]~28_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  $ (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[4]~28_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \mips_core|WriteData_in[3]~29 (
// Equation(s):
// \mips_core|WriteData_in[3]~29_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a3 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout )))

	.dataa(gnd),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[3]~29 .lut_mask = 16'hCCF0;
defparam \mips_core|WriteData_in[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \mips_core|RF|registers[11][3]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][3]~feeder_combout  = \mips_core|WriteData_in[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][3]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \mips_core|RF|registers[11][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux60~0 (
// Equation(s):
// \mips_core|RF|Mux60~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[9][3]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[8][3]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[8][3]~q ),
	.datab(\mips_core|RF|registers[9][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~0 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux60~1 (
// Equation(s):
// \mips_core|RF|Mux60~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux60~0_combout  & (\mips_core|RF|registers[11][3]~q )) # (!\mips_core|RF|Mux60~0_combout  & ((\mips_core|RF|registers[10][3]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux60~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[11][3]~q ),
	.datac(\mips_core|RF|registers[10][3]~q ),
	.datad(\mips_core|RF|Mux60~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux60~17 (
// Equation(s):
// \mips_core|RF|Mux60~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[14][3]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[12][3]~q )))))

	.dataa(\mips_core|RF|registers[14][3]~q ),
	.datab(\mips_core|RF|registers[12][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~17 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \mips_core|RF|Mux60~18 (
// Equation(s):
// \mips_core|RF|Mux60~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux60~17_combout  & ((\mips_core|RF|registers[15][3]~q ))) # (!\mips_core|RF|Mux60~17_combout  & (\mips_core|RF|registers[13][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux60~17_combout ))))

	.dataa(\mips_core|RF|registers[13][3]~q ),
	.datab(\mips_core|RF|registers[15][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux60~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~18 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux60~12 (
// Equation(s):
// \mips_core|RF|Mux60~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|registers[6][3]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][3]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[4][3]~q ),
	.datac(\mips_core|RF|registers[6][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~12 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux60~13 (
// Equation(s):
// \mips_core|RF|Mux60~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux60~12_combout  & ((\mips_core|RF|registers[7][3]~q ))) # (!\mips_core|RF|Mux60~12_combout  & (\mips_core|RF|registers[5][3]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux60~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[5][3]~q ),
	.datac(\mips_core|RF|registers[7][3]~q ),
	.datad(\mips_core|RF|Mux60~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux60~14 (
// Equation(s):
// \mips_core|RF|Mux60~14_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux60~13_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][3]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|registers[1][3]~q ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux60~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~14 .lut_mask = 16'hEC2C;
defparam \mips_core|RF|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux60~15 (
// Equation(s):
// \mips_core|RF|Mux60~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux60~14_combout  & ((\mips_core|RF|registers[3][3]~q ))) # (!\mips_core|RF|Mux60~14_combout  & (\mips_core|RF|registers[2][3]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux60~14_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][3]~q ),
	.datac(\mips_core|RF|registers[3][3]~q ),
	.datad(\mips_core|RF|Mux60~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~15 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \mips_core|RF|Mux60~2 (
// Equation(s):
// \mips_core|RF|Mux60~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[25][3]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][3]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[17][3]~q ),
	.datac(\mips_core|RF|registers[25][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~2 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux60~3 (
// Equation(s):
// \mips_core|RF|Mux60~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux60~2_combout  & (\mips_core|RF|registers[29][3]~q )) # (!\mips_core|RF|Mux60~2_combout  & ((\mips_core|RF|registers[21][3]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux60~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][3]~q ),
	.datac(\mips_core|RF|registers[21][3]~q ),
	.datad(\mips_core|RF|Mux60~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \mips_core|RF|Mux60~9 (
// Equation(s):
// \mips_core|RF|Mux60~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][3]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][3]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|RF|registers[23][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~9 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \mips_core|RF|Mux60~10 (
// Equation(s):
// \mips_core|RF|Mux60~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux60~9_combout  & (\mips_core|RF|registers[31][3]~q )) # (!\mips_core|RF|Mux60~9_combout  & ((\mips_core|RF|registers[27][3]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux60~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[31][3]~q ),
	.datac(\mips_core|RF|registers[27][3]~q ),
	.datad(\mips_core|RF|Mux60~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~10 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux60~6 (
// Equation(s):
// \mips_core|RF|Mux60~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][3]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][3]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[16][3]~q ),
	.datab(\mips_core|RF|registers[24][3]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~6 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux60~7 (
// Equation(s):
// \mips_core|RF|Mux60~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux60~6_combout  & (\mips_core|RF|registers[28][3]~q )) # (!\mips_core|RF|Mux60~6_combout  & ((\mips_core|RF|registers[20][3]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux60~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][3]~q ),
	.datac(\mips_core|RF|registers[20][3]~q ),
	.datad(\mips_core|RF|Mux60~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~7 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux60~4 (
// Equation(s):
// \mips_core|RF|Mux60~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][3]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][3]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][3]~q ),
	.datac(\mips_core|RF|registers[22][3]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~4 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux60~5 (
// Equation(s):
// \mips_core|RF|Mux60~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux60~4_combout  & (\mips_core|RF|registers[30][3]~q )) # (!\mips_core|RF|Mux60~4_combout  & ((\mips_core|RF|registers[26][3]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux60~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[30][3]~q ),
	.datac(\mips_core|RF|registers[26][3]~q ),
	.datad(\mips_core|RF|Mux60~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux60~8 (
// Equation(s):
// \mips_core|RF|Mux60~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux60~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux60~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux60~7_combout ),
	.datad(\mips_core|RF|Mux60~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~8 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux60~11 (
// Equation(s):
// \mips_core|RF|Mux60~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux60~8_combout  & ((\mips_core|RF|Mux60~10_combout ))) # (!\mips_core|RF|Mux60~8_combout  & (\mips_core|RF|Mux60~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux60~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|Mux60~3_combout ),
	.datac(\mips_core|RF|Mux60~10_combout ),
	.datad(\mips_core|RF|Mux60~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~11 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux60~16 (
// Equation(s):
// \mips_core|RF|Mux60~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout ) # (\mips_core|RF|Mux60~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux60~15_combout  & (!\mips_core|RF|Mux63~13_combout )))

	.dataa(\mips_core|RF|Mux60~15_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux60~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~16 .lut_mask = 16'hCEC2;
defparam \mips_core|RF|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux60~19 (
// Equation(s):
// \mips_core|RF|Mux60~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux60~16_combout  & ((\mips_core|RF|Mux60~18_combout ))) # (!\mips_core|RF|Mux60~16_combout  & (\mips_core|RF|Mux60~1_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux60~16_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux60~1_combout ),
	.datac(\mips_core|RF|Mux60~18_combout ),
	.datad(\mips_core|RF|Mux60~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~19 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \mips_core|ALU_in2[3]~29 (
// Equation(s):
// \mips_core|ALU_in2[3]~29_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux60~19_combout )))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux60~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[3]~29 .lut_mask = 16'hCFC0;
defparam \mips_core|ALU_in2[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout  = \mips_core|ALU_in2[3]~29_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[3]~29_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[3]~29_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[3]~29_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[3]~29_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~2_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout  & (\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout  & ((!\mips_core|ALU_CU|ALUControl[1]~2_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1 .lut_mask = 16'hA0EC;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \mips_core|WriteData_in[2]~30 (
// Equation(s):
// \mips_core|WriteData_in[2]~30_combout  = (\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a2 ))) # (!\mips_core|CU|MemRead~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.datac(gnd),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[2]~30 .lut_mask = 16'hEE44;
defparam \mips_core|WriteData_in[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \mips_core|RF|registers[14][2]~feeder (
// Equation(s):
// \mips_core|RF|registers[14][2]~feeder_combout  = \mips_core|WriteData_in[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[14][2]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \mips_core|RF|registers[14][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux61~17 (
// Equation(s):
// \mips_core|RF|Mux61~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[13][2]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][2]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[12][2]~q ),
	.datac(\mips_core|RF|registers[13][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~17 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux61~18 (
// Equation(s):
// \mips_core|RF|Mux61~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux61~17_combout  & ((\mips_core|RF|registers[15][2]~q ))) # (!\mips_core|RF|Mux61~17_combout  & (\mips_core|RF|registers[14][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux61~17_combout ))))

	.dataa(\mips_core|RF|registers[14][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[15][2]~q ),
	.datad(\mips_core|RF|Mux61~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~18 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \mips_core|RF|Mux61~2 (
// Equation(s):
// \mips_core|RF|Mux61~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[25][2]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[17][2]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[17][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[25][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux61~3 (
// Equation(s):
// \mips_core|RF|Mux61~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux61~2_combout  & (\mips_core|RF|registers[29][2]~q )) # (!\mips_core|RF|Mux61~2_combout  & ((\mips_core|RF|registers[21][2]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux61~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[29][2]~q ),
	.datac(\mips_core|RF|registers[21][2]~q ),
	.datad(\mips_core|RF|Mux61~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~3 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux61~4 (
// Equation(s):
// \mips_core|RF|Mux61~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|registers[24][2]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[16][2]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\mips_core|RF|registers[16][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[24][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~4 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux61~5 (
// Equation(s):
// \mips_core|RF|Mux61~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux61~4_combout  & (\mips_core|RF|registers[28][2]~q )) # (!\mips_core|RF|Mux61~4_combout  & ((\mips_core|RF|registers[20][2]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux61~4_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[28][2]~q ),
	.datac(\mips_core|RF|registers[20][2]~q ),
	.datad(\mips_core|RF|Mux61~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~5 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \mips_core|RF|Mux61~6 (
// Equation(s):
// \mips_core|RF|Mux61~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # ((\mips_core|RF|Mux61~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux61~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux61~3_combout ),
	.datad(\mips_core|RF|Mux61~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~6 .lut_mask = 16'hB9A8;
defparam \mips_core|RF|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux61~0 (
// Equation(s):
// \mips_core|RF|Mux61~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[22][2]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[18][2]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|RF|registers[18][2]~q ),
	.datac(\mips_core|RF|registers[22][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux61~1 (
// Equation(s):
// \mips_core|RF|Mux61~1_combout  = (\mips_core|RF|Mux61~0_combout  & ((\mips_core|RF|registers[30][2]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux61~0_combout  & (((\mips_core|RF|registers[26][2]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[30][2]~q ),
	.datab(\mips_core|RF|registers[26][2]~q ),
	.datac(\mips_core|RF|Mux61~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~1 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \mips_core|RF|Mux61~7 (
// Equation(s):
// \mips_core|RF|Mux61~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][2]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[19][2]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[23][2]~q ),
	.datab(\mips_core|RF|registers[19][2]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~7 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux61~8 (
// Equation(s):
// \mips_core|RF|Mux61~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux61~7_combout  & ((\mips_core|RF|registers[31][2]~q ))) # (!\mips_core|RF|Mux61~7_combout  & (\mips_core|RF|registers[27][2]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux61~7_combout ))))

	.dataa(\mips_core|RF|registers[27][2]~q ),
	.datab(\mips_core|RF|registers[31][2]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|Mux61~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~8 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux61~9 (
// Equation(s):
// \mips_core|RF|Mux61~9_combout  = (\mips_core|RF|Mux61~6_combout  & (((\mips_core|RF|Mux61~8_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))) # (!\mips_core|RF|Mux61~6_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|Mux61~1_combout )))

	.dataa(\mips_core|RF|Mux61~6_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|Mux61~1_combout ),
	.datad(\mips_core|RF|Mux61~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~9 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux61~12 (
// Equation(s):
// \mips_core|RF|Mux61~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[5][2]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[4][2]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[4][2]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|registers[5][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~12 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \mips_core|RF|Mux61~13 (
// Equation(s):
// \mips_core|RF|Mux61~13_combout  = (\mips_core|RF|Mux61~12_combout  & (((\mips_core|RF|registers[7][2]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|RF|Mux61~12_combout  & (\mips_core|RF|registers[6][2]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[6][2]~q ),
	.datab(\mips_core|RF|registers[7][2]~q ),
	.datac(\mips_core|RF|Mux61~12_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~13 .lut_mask = 16'hCAF0;
defparam \mips_core|RF|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux61~14 (
// Equation(s):
// \mips_core|RF|Mux61~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux61~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][2]~q )))) # (!\mips_core|RF|Mux63~17_combout  & 
// (((\mips_core|RF|Mux63~18_combout ))))

	.dataa(\mips_core|RF|registers[1][2]~q ),
	.datab(\mips_core|RF|Mux63~17_combout ),
	.datac(\mips_core|RF|Mux63~18_combout ),
	.datad(\mips_core|RF|Mux61~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~14 .lut_mask = 16'hF838;
defparam \mips_core|RF|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \mips_core|RF|Mux61~15 (
// Equation(s):
// \mips_core|RF|Mux61~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux61~14_combout  & (\mips_core|RF|registers[3][2]~q )) # (!\mips_core|RF|Mux61~14_combout  & ((\mips_core|RF|registers[2][2]~q ))))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux61~14_combout ))))

	.dataa(\mips_core|RF|registers[3][2]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[2][2]~q ),
	.datad(\mips_core|RF|Mux61~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \mips_core|RF|Mux61~10 (
// Equation(s):
// \mips_core|RF|Mux61~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[10][2]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][2]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[8][2]~q ),
	.datac(\mips_core|RF|registers[10][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~10 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \mips_core|RF|Mux61~11 (
// Equation(s):
// \mips_core|RF|Mux61~11_combout  = (\mips_core|RF|Mux61~10_combout  & ((\mips_core|RF|registers[11][2]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux61~10_combout  & (((\mips_core|RF|registers[9][2]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|Mux61~10_combout ),
	.datab(\mips_core|RF|registers[11][2]~q ),
	.datac(\mips_core|RF|registers[9][2]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~11 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux61~16 (
// Equation(s):
// \mips_core|RF|Mux61~16_combout  = (\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux63~13_combout )) # (!\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux61~11_combout ))) # (!\mips_core|RF|Mux63~13_combout  & 
// (\mips_core|RF|Mux61~15_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux61~15_combout ),
	.datad(\mips_core|RF|Mux61~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux61~19 (
// Equation(s):
// \mips_core|RF|Mux61~19_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux61~16_combout  & (\mips_core|RF|Mux61~18_combout )) # (!\mips_core|RF|Mux61~16_combout  & ((\mips_core|RF|Mux61~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux61~16_combout ))))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux61~18_combout ),
	.datac(\mips_core|RF|Mux61~9_combout ),
	.datad(\mips_core|RF|Mux61~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~19 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \mips_core|ALU_in2[2]~30 (
// Equation(s):
// \mips_core|ALU_in2[2]~30_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux61~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux61~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[2]~30 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ) # (\mips_core|ALU_in2[2]~30_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  & (\mips_core|ALU_in2[2]~30_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[2]~30_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout  = \mips_core|ALU_in2[2]~30_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU_in2[2]~30_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \mips_core|RF|registers[12][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[12][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \mips_core|RF|registers[14][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[14][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \mips_core|RF|Mux0~17 (
// Equation(s):
// \mips_core|RF|Mux0~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][31]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[12][31]~q ))))

	.dataa(\mips_core|RF|registers[12][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[14][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \mips_core|RF|registers[13][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \mips_core|RF|registers[15][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[15][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux0~18 (
// Equation(s):
// \mips_core|RF|Mux0~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux0~17_combout  & ((\mips_core|RF|registers[15][31]~q ))) # (!\mips_core|RF|Mux0~17_combout  & (\mips_core|RF|registers[13][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux0~17_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux0~17_combout ),
	.datac(\mips_core|RF|registers[13][31]~q ),
	.datad(\mips_core|RF|registers[15][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~18 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N3
dffeas \mips_core|RF|registers[4][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[4][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N13
dffeas \mips_core|RF|registers[6][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[6][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \mips_core|RF|Mux0~12 (
// Equation(s):
// \mips_core|RF|Mux0~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[6][31]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[4][31]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[4][31]~q ),
	.datac(\mips_core|RF|registers[6][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~12 .lut_mask = 16'hAAE4;
defparam \mips_core|RF|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \mips_core|RF|registers[5][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[5][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \mips_core|RF|registers[7][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[7][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux0~13 (
// Equation(s):
// \mips_core|RF|Mux0~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux0~12_combout  & ((\mips_core|RF|registers[7][31]~q ))) # (!\mips_core|RF|Mux0~12_combout  & (\mips_core|RF|registers[5][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|Mux0~12_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux0~12_combout ),
	.datac(\mips_core|RF|registers[5][31]~q ),
	.datad(\mips_core|RF|registers[7][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~13 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \mips_core|RF|registers[1][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux0~14 (
// Equation(s):
// \mips_core|RF|Mux0~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux0~13_combout )) # (!\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|registers[1][31]~q ))))) # (!\mips_core|RF|Mux31~17_combout  & 
// (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|Mux0~13_combout ),
	.datac(\mips_core|RF|Mux31~18_combout ),
	.datad(\mips_core|RF|registers[1][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~14 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \mips_core|RF|registers[2][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[2][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \mips_core|RF|registers[3][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[3][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \mips_core|RF|Mux0~15 (
// Equation(s):
// \mips_core|RF|Mux0~15_combout  = (\mips_core|RF|Mux0~14_combout  & (((\mips_core|RF|registers[3][31]~q ) # (!\mips_core|RF|Mux31~14_combout )))) # (!\mips_core|RF|Mux0~14_combout  & (\mips_core|RF|registers[2][31]~q  & ((\mips_core|RF|Mux31~14_combout 
// ))))

	.dataa(\mips_core|RF|Mux0~14_combout ),
	.datab(\mips_core|RF|registers[2][31]~q ),
	.datac(\mips_core|RF|registers[3][31]~q ),
	.datad(\mips_core|RF|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~15 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \mips_core|RF|registers[30][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[30][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \mips_core|RF|registers[26][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[26][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \mips_core|RF|registers[18][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[18][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \mips_core|RF|registers[22][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[22][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux0~4 (
// Equation(s):
// \mips_core|RF|Mux0~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[22][31]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[18][31]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[18][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[22][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~4 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux0~5 (
// Equation(s):
// \mips_core|RF|Mux0~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux0~4_combout  & (\mips_core|RF|registers[30][31]~q )) # (!\mips_core|RF|Mux0~4_combout  & ((\mips_core|RF|registers[26][31]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux0~4_combout ))))

	.dataa(\mips_core|RF|registers[30][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][31]~q ),
	.datad(\mips_core|RF|Mux0~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~5 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \mips_core|RF|registers[16][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[16][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \mips_core|RF|registers[24][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[24][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux0~6 (
// Equation(s):
// \mips_core|RF|Mux0~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[24][31]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][31]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[16][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[24][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~6 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \mips_core|RF|registers[28][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[28][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \mips_core|RF|registers[20][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[20][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \mips_core|RF|Mux0~7 (
// Equation(s):
// \mips_core|RF|Mux0~7_combout  = (\mips_core|RF|Mux0~6_combout  & ((\mips_core|RF|registers[28][31]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux0~6_combout  & (((\mips_core|RF|registers[20][31]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|Mux0~6_combout ),
	.datab(\mips_core|RF|registers[28][31]~q ),
	.datac(\mips_core|RF|registers[20][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~7 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \mips_core|RF|Mux0~8 (
// Equation(s):
// \mips_core|RF|Mux0~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux0~5_combout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux0~7_combout  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|Mux0~5_combout ),
	.datab(\mips_core|RF|Mux0~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~8 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \mips_core|RF|registers[29][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[29][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \mips_core|RF|registers[17][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[17][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \mips_core|RF|registers[25][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[25][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux0~2 (
// Equation(s):
// \mips_core|RF|Mux0~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[25][31]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[17][31]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[17][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[25][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~2 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \mips_core|RF|registers[21][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[21][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux0~3 (
// Equation(s):
// \mips_core|RF|Mux0~3_combout  = (\mips_core|RF|Mux0~2_combout  & ((\mips_core|RF|registers[29][31]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|RF|Mux0~2_combout  & (((\mips_core|RF|registers[21][31]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[29][31]~q ),
	.datab(\mips_core|RF|Mux0~2_combout ),
	.datac(\mips_core|RF|registers[21][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~3 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \mips_core|RF|registers[31][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \mips_core|RF|registers[27][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[27][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \mips_core|RF|registers[19][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[19][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \mips_core|RF|registers[23][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[23][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \mips_core|RF|Mux0~9 (
// Equation(s):
// \mips_core|RF|Mux0~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][31]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[19][31]~q ))))

	.dataa(\mips_core|RF|registers[19][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[23][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~9 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \mips_core|RF|Mux0~10 (
// Equation(s):
// \mips_core|RF|Mux0~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux0~9_combout  & (\mips_core|RF|registers[31][31]~q )) # (!\mips_core|RF|Mux0~9_combout  & ((\mips_core|RF|registers[27][31]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux0~9_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|RF|registers[31][31]~q ),
	.datac(\mips_core|RF|registers[27][31]~q ),
	.datad(\mips_core|RF|Mux0~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~10 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \mips_core|RF|Mux0~11 (
// Equation(s):
// \mips_core|RF|Mux0~11_combout  = (\mips_core|RF|Mux0~8_combout  & (((\mips_core|RF|Mux0~10_combout ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux0~8_combout  & (\mips_core|RF|Mux0~3_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\mips_core|RF|Mux0~8_combout ),
	.datab(\mips_core|RF|Mux0~3_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux0~10_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~11 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \mips_core|RF|Mux0~16 (
// Equation(s):
// \mips_core|RF|Mux0~16_combout  = (\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux31~10_combout )) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux0~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux0~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux0~15_combout ),
	.datad(\mips_core|RF|Mux0~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \mips_core|RF|registers[8][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[8][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \mips_core|RF|registers[9][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[9][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \mips_core|RF|Mux0~0 (
// Equation(s):
// \mips_core|RF|Mux0~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[9][31]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][31]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[8][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[9][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~0 .lut_mask = 16'hCCE2;
defparam \mips_core|RF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \mips_core|RF|registers[11][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \mips_core|RF|Mux0~1 (
// Equation(s):
// \mips_core|RF|Mux0~1_combout  = (\mips_core|RF|Mux0~0_combout  & ((\mips_core|RF|registers[11][31]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|RF|Mux0~0_combout  & (((\mips_core|RF|registers[10][31]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|Mux0~0_combout ),
	.datab(\mips_core|RF|registers[11][31]~q ),
	.datac(\mips_core|RF|registers[10][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~1 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \mips_core|RF|Mux0~19 (
// Equation(s):
// \mips_core|RF|Mux0~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux0~16_combout  & (\mips_core|RF|Mux0~18_combout )) # (!\mips_core|RF|Mux0~16_combout  & ((\mips_core|RF|Mux0~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux0~16_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux0~18_combout ),
	.datac(\mips_core|RF|Mux0~16_combout ),
	.datad(\mips_core|RF|Mux0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~19 .lut_mask = 16'hDAD0;
defparam \mips_core|RF|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \mips_core|ALU|alu31|A_in~0 (
// Equation(s):
// \mips_core|ALU|alu31|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux0~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux0~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|alu31|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \mips_core|ALU|alu31|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|alu31|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~4_combout  & ((\mips_core|ALU|alu31|A_in~0_combout ) # (\mips_core|ALU_in2[31]~1_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~4_combout  & (\mips_core|ALU|alu31|A_in~0_combout  & (\mips_core|ALU_in2[31]~1_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[31]~1_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~4_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|alu31|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|alu31|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \mips_core|ALU|alu31|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|alu31|opMUX|Out~1_combout  = (\mips_core|ALU|alu31|opMUX|Out~0_combout  & (\mips_core|CU|ALUOp[1]~1_combout  & ((\mips_core|ALU_CU|WideOr1~0_combout ) # (!\mips_core|ALU_CU|WideOr1~1_combout ))))

	.dataa(\mips_core|ALU|alu31|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|WideOr1~1_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datad(\mips_core|CU|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|opMUX|Out~1 .lut_mask = 16'hA200;
defparam \mips_core|ALU|alu31|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[30]~2_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[30]~2_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[30]~2_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \mips_core|ALU|alu31|opMUX|Out~2 (
// Equation(s):
// \mips_core|ALU|alu31|opMUX|Out~2_combout  = (\mips_core|ALU|alu31|opMUX|Out~1_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|alu31|Set~3_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout 
// ))))

	.dataa(\mips_core|ALU|alu31|Set~3_combout ),
	.datab(\mips_core|ALU|alu31|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|opMUX|Out~2 .lut_mask = 16'hDCEC;
defparam \mips_core|ALU|alu31|opMUX|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \mips_core|WriteData_in[31]~1 (
// Equation(s):
// \mips_core|WriteData_in[31]~1_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a31 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|alu31|opMUX|Out~2_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[31]~1 .lut_mask = 16'hF3C0;
defparam \mips_core|WriteData_in[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \mips_core|RF|registers[10][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \mips_core|RF|Mux32~0 (
// Equation(s):
// \mips_core|RF|Mux32~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ) # ((\mips_core|RF|registers[9][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[8][31]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[8][31]~q ),
	.datad(\mips_core|RF|registers[9][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~0 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \mips_core|RF|Mux32~1 (
// Equation(s):
// \mips_core|RF|Mux32~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux32~0_combout  & ((\mips_core|RF|registers[11][31]~q ))) # (!\mips_core|RF|Mux32~0_combout  & (\mips_core|RF|registers[10][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux32~0_combout ))))

	.dataa(\mips_core|RF|registers[10][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[11][31]~q ),
	.datad(\mips_core|RF|Mux32~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~1 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \mips_core|RF|Mux32~17 (
// Equation(s):
// \mips_core|RF|Mux32~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[14][31]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[12][31]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[12][31]~q ),
	.datad(\mips_core|RF|registers[14][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~17 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \mips_core|RF|Mux32~18 (
// Equation(s):
// \mips_core|RF|Mux32~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux32~17_combout  & ((\mips_core|RF|registers[15][31]~q ))) # (!\mips_core|RF|Mux32~17_combout  & (\mips_core|RF|registers[13][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux32~17_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|RF|registers[13][31]~q ),
	.datac(\mips_core|RF|Mux32~17_combout ),
	.datad(\mips_core|RF|registers[15][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~18 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \mips_core|RF|Mux32~12 (
// Equation(s):
// \mips_core|RF|Mux32~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[6][31]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[4][31]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|RF|registers[4][31]~q ),
	.datad(\mips_core|RF|registers[6][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~12 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \mips_core|RF|Mux32~13 (
// Equation(s):
// \mips_core|RF|Mux32~13_combout  = (\mips_core|RF|Mux32~12_combout  & (((\mips_core|RF|registers[7][31]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|RF|Mux32~12_combout  & (\mips_core|RF|registers[5][31]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\mips_core|RF|registers[5][31]~q ),
	.datab(\mips_core|RF|Mux32~12_combout ),
	.datac(\mips_core|RF|registers[7][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~13 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux32~14 (
// Equation(s):
// \mips_core|RF|Mux32~14_combout  = (\mips_core|RF|Mux63~17_combout  & ((\mips_core|RF|Mux63~18_combout  & ((\mips_core|RF|Mux32~13_combout ))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][31]~q )))) # (!\mips_core|RF|Mux63~17_combout  
// & (\mips_core|RF|Mux63~18_combout ))

	.dataa(\mips_core|RF|Mux63~17_combout ),
	.datab(\mips_core|RF|Mux63~18_combout ),
	.datac(\mips_core|RF|registers[1][31]~q ),
	.datad(\mips_core|RF|Mux32~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~14 .lut_mask = 16'hEC64;
defparam \mips_core|RF|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \mips_core|RF|Mux32~15 (
// Equation(s):
// \mips_core|RF|Mux32~15_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux32~14_combout  & (\mips_core|RF|registers[3][31]~q )) # (!\mips_core|RF|Mux32~14_combout  & ((\mips_core|RF|registers[2][31]~q ))))) # (!\mips_core|RF|Mux63~14_combout 
//  & (((\mips_core|RF|Mux32~14_combout ))))

	.dataa(\mips_core|RF|registers[3][31]~q ),
	.datab(\mips_core|RF|Mux63~14_combout ),
	.datac(\mips_core|RF|registers[2][31]~q ),
	.datad(\mips_core|RF|Mux32~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~15 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \mips_core|RF|Mux32~2 (
// Equation(s):
// \mips_core|RF|Mux32~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[25][31]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[17][31]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[25][31]~q ),
	.datac(\mips_core|RF|registers[17][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~2 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux32~3 (
// Equation(s):
// \mips_core|RF|Mux32~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux32~2_combout  & (\mips_core|RF|registers[29][31]~q )) # (!\mips_core|RF|Mux32~2_combout  & ((\mips_core|RF|registers[21][31]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|Mux32~2_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|Mux32~2_combout ),
	.datac(\mips_core|RF|registers[29][31]~q ),
	.datad(\mips_core|RF|registers[21][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~3 .lut_mask = 16'hE6C4;
defparam \mips_core|RF|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux32~9 (
// Equation(s):
// \mips_core|RF|Mux32~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[23][31]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[19][31]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[23][31]~q ),
	.datac(\mips_core|RF|registers[19][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~9 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux32~10 (
// Equation(s):
// \mips_core|RF|Mux32~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux32~9_combout  & ((\mips_core|RF|registers[31][31]~q ))) # (!\mips_core|RF|Mux32~9_combout  & (\mips_core|RF|registers[27][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux32~9_combout ))))

	.dataa(\mips_core|RF|registers[27][31]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[31][31]~q ),
	.datad(\mips_core|RF|Mux32~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \mips_core|RF|Mux32~6 (
// Equation(s):
// \mips_core|RF|Mux32~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[24][31]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[16][31]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[24][31]~q ),
	.datac(\mips_core|RF|registers[16][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \mips_core|RF|Mux32~7 (
// Equation(s):
// \mips_core|RF|Mux32~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux32~6_combout  & ((\mips_core|RF|registers[28][31]~q ))) # (!\mips_core|RF|Mux32~6_combout  & (\mips_core|RF|registers[20][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux32~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|RF|registers[20][31]~q ),
	.datac(\mips_core|RF|registers[28][31]~q ),
	.datad(\mips_core|RF|Mux32~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~7 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux32~4 (
// Equation(s):
// \mips_core|RF|Mux32~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ) # ((\mips_core|RF|registers[22][31]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[18][31]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[18][31]~q ),
	.datad(\mips_core|RF|registers[22][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~4 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \mips_core|RF|Mux32~5 (
// Equation(s):
// \mips_core|RF|Mux32~5_combout  = (\mips_core|RF|Mux32~4_combout  & (((\mips_core|RF|registers[30][31]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux32~4_combout  & (\mips_core|RF|registers[26][31]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|Mux32~4_combout ),
	.datab(\mips_core|RF|registers[26][31]~q ),
	.datac(\mips_core|RF|registers[30][31]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~5 .lut_mask = 16'hE4AA;
defparam \mips_core|RF|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \mips_core|RF|Mux32~8 (
// Equation(s):
// \mips_core|RF|Mux32~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|RF|Mux32~5_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux32~7_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux32~7_combout ),
	.datad(\mips_core|RF|Mux32~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~8 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux32~11 (
// Equation(s):
// \mips_core|RF|Mux32~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux32~8_combout  & ((\mips_core|RF|Mux32~10_combout ))) # (!\mips_core|RF|Mux32~8_combout  & (\mips_core|RF|Mux32~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux32~8_combout ))))

	.dataa(\mips_core|RF|Mux32~3_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux32~10_combout ),
	.datad(\mips_core|RF|Mux32~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~11 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux32~16 (
// Equation(s):
// \mips_core|RF|Mux32~16_combout  = (\mips_core|RF|Mux63~10_combout  & (((\mips_core|RF|Mux63~13_combout ) # (\mips_core|RF|Mux32~11_combout )))) # (!\mips_core|RF|Mux63~10_combout  & (\mips_core|RF|Mux32~15_combout  & (!\mips_core|RF|Mux63~13_combout )))

	.dataa(\mips_core|RF|Mux63~10_combout ),
	.datab(\mips_core|RF|Mux32~15_combout ),
	.datac(\mips_core|RF|Mux63~13_combout ),
	.datad(\mips_core|RF|Mux32~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~16 .lut_mask = 16'hAEA4;
defparam \mips_core|RF|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \mips_core|RF|Mux32~19 (
// Equation(s):
// \mips_core|RF|Mux32~19_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux32~16_combout  & ((\mips_core|RF|Mux32~18_combout ))) # (!\mips_core|RF|Mux32~16_combout  & (\mips_core|RF|Mux32~1_combout )))) # (!\mips_core|RF|Mux63~13_combout  & 
// (((\mips_core|RF|Mux32~16_combout ))))

	.dataa(\mips_core|RF|Mux32~1_combout ),
	.datab(\mips_core|RF|Mux63~13_combout ),
	.datac(\mips_core|RF|Mux32~18_combout ),
	.datad(\mips_core|RF|Mux32~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~19 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \mips_core|ALU_in2[31]~1 (
// Equation(s):
// \mips_core|ALU_in2[31]~1_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux32~19_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|RF|Mux32~19_combout ),
	.datac(gnd),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[31]~1 .lut_mask = 16'hAACC;
defparam \mips_core|ALU_in2[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \mips_core|ALU|alu31|Set~3 (
// Equation(s):
// \mips_core|ALU|alu31|Set~3_combout  = \mips_core|ALU_in2[31]~1_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~1_combout  $ (\mips_core|RF|Mux0~19_combout )))

	.dataa(\mips_core|ALU_in2[31]~1_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[3]~1_combout ),
	.datad(\mips_core|RF|Mux0~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|Set~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|Set~3 .lut_mask = 16'h6996;
defparam \mips_core|ALU|alu31|Set~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|alu31|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|alu31|adder|C_out~0_combout  = (\mips_core|ALU|alu31|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[31]~1_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|alu31|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[31]~1_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[31]~1_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|alu31|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|alu31|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \mips_core|ALU|alu31|Set~2 (
// Equation(s):
// \mips_core|ALU|alu31|Set~2_combout  = \mips_core|ALU|alu31|Set~3_combout  $ (\mips_core|ALU|alu31|adder|C_out~0_combout )

	.dataa(gnd),
	.datab(\mips_core|ALU|alu31|Set~3_combout ),
	.datac(gnd),
	.datad(\mips_core|ALU|alu31|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|Set~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|Set~2 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|alu31|Set~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \mips_core|ALU|alu0|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|alu0|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|alu0|opMUX|Out~0_combout  & ((\mips_core|ALU|alu31|Set~2_combout ))) # (!\mips_core|ALU|alu0|opMUX|Out~0_combout  & 
// (\mips_core|ALU|alu0|adder|Sum~4_combout )))) # (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & (\mips_core|ALU|alu0|opMUX|Out~0_combout ))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|alu0|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|alu0|adder|Sum~4_combout ),
	.datad(\mips_core|ALU|alu31|Set~2_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|opMUX|Out~1 .lut_mask = 16'hEC64;
defparam \mips_core|ALU|alu0|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \mips_core|WriteData_in[7]~25 (
// Equation(s):
// \mips_core|WriteData_in[7]~25_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(gnd),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[7]~25 .lut_mask = 16'hF5A0;
defparam \mips_core|WriteData_in[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \mips_core|RF|registers[11][7]~feeder (
// Equation(s):
// \mips_core|RF|registers[11][7]~feeder_combout  = \mips_core|WriteData_in[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|RF|registers[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[11][7]~feeder .lut_mask = 16'hF0F0;
defparam \mips_core|RF|registers[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \mips_core|RF|registers[11][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[11][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \mips_core|RF|Mux24~0 (
// Equation(s):
// \mips_core|RF|Mux24~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[8][7]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[9][7]~q ),
	.datab(\mips_core|RF|registers[8][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~0 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \mips_core|RF|Mux24~1 (
// Equation(s):
// \mips_core|RF|Mux24~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux24~0_combout  & (\mips_core|RF|registers[11][7]~q )) # (!\mips_core|RF|Mux24~0_combout  & ((\mips_core|RF|registers[10][7]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux24~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[11][7]~q ),
	.datac(\mips_core|RF|registers[10][7]~q ),
	.datad(\mips_core|RF|Mux24~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~1 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \mips_core|RF|Mux24~17 (
// Equation(s):
// \mips_core|RF|Mux24~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|RF|registers[12][7]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[14][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|registers[12][7]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~17 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \mips_core|RF|Mux24~18 (
// Equation(s):
// \mips_core|RF|Mux24~18_combout  = (\mips_core|RF|Mux24~17_combout  & ((\mips_core|RF|registers[15][7]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux24~17_combout  & 
// (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|RF|registers[13][7]~q ))))

	.dataa(\mips_core|RF|registers[15][7]~q ),
	.datab(\mips_core|RF|Mux24~17_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|registers[13][7]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~18 .lut_mask = 16'hBC8C;
defparam \mips_core|RF|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux24~12 (
// Equation(s):
// \mips_core|RF|Mux24~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[6][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[4][7]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[6][7]~q ),
	.datac(\mips_core|RF|registers[4][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~12 .lut_mask = 16'hAAD8;
defparam \mips_core|RF|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \mips_core|RF|Mux24~13 (
// Equation(s):
// \mips_core|RF|Mux24~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux24~12_combout  & ((\mips_core|RF|registers[7][7]~q ))) # (!\mips_core|RF|Mux24~12_combout  & (\mips_core|RF|registers[5][7]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux24~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][7]~q ),
	.datac(\mips_core|RF|registers[7][7]~q ),
	.datad(\mips_core|RF|Mux24~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \mips_core|RF|Mux24~14 (
// Equation(s):
// \mips_core|RF|Mux24~14_combout  = (\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux24~13_combout ) # ((!\mips_core|RF|Mux31~17_combout )))) # (!\mips_core|RF|Mux31~18_combout  & (((\mips_core|RF|registers[1][7]~q  & \mips_core|RF|Mux31~17_combout 
// ))))

	.dataa(\mips_core|RF|Mux31~18_combout ),
	.datab(\mips_core|RF|Mux24~13_combout ),
	.datac(\mips_core|RF|registers[1][7]~q ),
	.datad(\mips_core|RF|Mux31~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~14 .lut_mask = 16'hD8AA;
defparam \mips_core|RF|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux24~15 (
// Equation(s):
// \mips_core|RF|Mux24~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux24~14_combout  & ((\mips_core|RF|registers[3][7]~q ))) # (!\mips_core|RF|Mux24~14_combout  & (\mips_core|RF|registers[2][7]~q )))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux24~14_combout ))))

	.dataa(\mips_core|RF|registers[2][7]~q ),
	.datab(\mips_core|RF|Mux31~14_combout ),
	.datac(\mips_core|RF|registers[3][7]~q ),
	.datad(\mips_core|RF|Mux24~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~15 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux24~2 (
// Equation(s):
// \mips_core|RF|Mux24~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][7]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \mips_core|RF|Mux24~3 (
// Equation(s):
// \mips_core|RF|Mux24~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux24~2_combout  & ((\mips_core|RF|registers[29][7]~q ))) # (!\mips_core|RF|Mux24~2_combout  & (\mips_core|RF|registers[21][7]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux24~2_combout ))))

	.dataa(\mips_core|RF|registers[21][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][7]~q ),
	.datad(\mips_core|RF|Mux24~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux24~9 (
// Equation(s):
// \mips_core|RF|Mux24~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][7]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][7]~q )))))

	.dataa(\mips_core|RF|registers[23][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[19][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~9 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux24~10 (
// Equation(s):
// \mips_core|RF|Mux24~10_combout  = (\mips_core|RF|Mux24~9_combout  & (((\mips_core|RF|registers[31][7]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux24~9_combout  & (\mips_core|RF|registers[27][7]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[27][7]~q ),
	.datab(\mips_core|RF|Mux24~9_combout ),
	.datac(\mips_core|RF|registers[31][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~10 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux24~6 (
// Equation(s):
// \mips_core|RF|Mux24~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][7]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][7]~q )))))

	.dataa(\mips_core|RF|registers[24][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[16][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~6 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux24~7 (
// Equation(s):
// \mips_core|RF|Mux24~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux24~6_combout  & ((\mips_core|RF|registers[28][7]~q ))) # (!\mips_core|RF|Mux24~6_combout  & (\mips_core|RF|registers[20][7]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux24~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][7]~q ),
	.datac(\mips_core|RF|registers[28][7]~q ),
	.datad(\mips_core|RF|Mux24~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~7 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \mips_core|RF|Mux24~4 (
// Equation(s):
// \mips_core|RF|Mux24~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][7]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[18][7]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[22][7]~q ),
	.datab(\mips_core|RF|registers[18][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~4 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \mips_core|RF|Mux24~5 (
// Equation(s):
// \mips_core|RF|Mux24~5_combout  = (\mips_core|RF|Mux24~4_combout  & ((\mips_core|RF|registers[30][7]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux24~4_combout  & (((\mips_core|RF|registers[26][7]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[30][7]~q ),
	.datab(\mips_core|RF|Mux24~4_combout ),
	.datac(\mips_core|RF|registers[26][7]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~5 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux24~8 (
// Equation(s):
// \mips_core|RF|Mux24~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux24~5_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux24~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux24~7_combout ),
	.datad(\mips_core|RF|Mux24~5_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~8 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \mips_core|RF|Mux24~11 (
// Equation(s):
// \mips_core|RF|Mux24~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux24~8_combout  & ((\mips_core|RF|Mux24~10_combout ))) # (!\mips_core|RF|Mux24~8_combout  & (\mips_core|RF|Mux24~3_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux24~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux24~3_combout ),
	.datac(\mips_core|RF|Mux24~10_combout ),
	.datad(\mips_core|RF|Mux24~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~11 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \mips_core|RF|Mux24~16 (
// Equation(s):
// \mips_core|RF|Mux24~16_combout  = (\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux31~10_combout )) # (!\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux24~11_combout ))) # (!\mips_core|RF|Mux31~10_combout  & 
// (\mips_core|RF|Mux24~15_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux31~10_combout ),
	.datac(\mips_core|RF|Mux24~15_combout ),
	.datad(\mips_core|RF|Mux24~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~16 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \mips_core|RF|Mux24~19 (
// Equation(s):
// \mips_core|RF|Mux24~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux24~16_combout  & ((\mips_core|RF|Mux24~18_combout ))) # (!\mips_core|RF|Mux24~16_combout  & (\mips_core|RF|Mux24~1_combout )))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux24~16_combout ))))

	.dataa(\mips_core|RF|Mux31~13_combout ),
	.datab(\mips_core|RF|Mux24~1_combout ),
	.datac(\mips_core|RF|Mux24~18_combout ),
	.datad(\mips_core|RF|Mux24~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~19 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \mips_core|PC_add_1[7]~14 (
// Equation(s):
// \mips_core|PC_add_1[7]~14_combout  = (\mips_core|PC [7] & (!\mips_core|PC_add_1[6]~13 )) # (!\mips_core|PC [7] & ((\mips_core|PC_add_1[6]~13 ) # (GND)))
// \mips_core|PC_add_1[7]~15  = CARRY((!\mips_core|PC_add_1[6]~13 ) # (!\mips_core|PC [7]))

	.dataa(\mips_core|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[6]~13 ),
	.combout(\mips_core|PC_add_1[7]~14_combout ),
	.cout(\mips_core|PC_add_1[7]~15 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[7]~14 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \mips_core|Add1~0 (
// Equation(s):
// \mips_core|Add1~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\mips_core|PC_add_1[0]~0_combout  $ (VCC))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\mips_core|PC_add_1[0]~0_combout  & VCC))
// \mips_core|Add1~1  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & \mips_core|PC_add_1[0]~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\mips_core|PC_add_1[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips_core|Add1~0_combout ),
	.cout(\mips_core|Add1~1 ));
// synopsys translate_off
defparam \mips_core|Add1~0 .lut_mask = 16'h6688;
defparam \mips_core|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \mips_core|Add1~2 (
// Equation(s):
// \mips_core|Add1~2_combout  = (\mips_core|PC_add_1[1]~2_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (\mips_core|Add1~1  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (!\mips_core|Add1~1 )))) # 
// (!\mips_core|PC_add_1[1]~2_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (!\mips_core|Add1~1 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & ((\mips_core|Add1~1 ) # (GND)))))
// \mips_core|Add1~3  = CARRY((\mips_core|PC_add_1[1]~2_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & !\mips_core|Add1~1 )) # (!\mips_core|PC_add_1[1]~2_combout  & ((!\mips_core|Add1~1 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\mips_core|PC_add_1[1]~2_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~1 ),
	.combout(\mips_core|Add1~2_combout ),
	.cout(\mips_core|Add1~3 ));
// synopsys translate_off
defparam \mips_core|Add1~2 .lut_mask = 16'h9617;
defparam \mips_core|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \mips_core|Add1~4 (
// Equation(s):
// \mips_core|Add1~4_combout  = ((\mips_core|PC_add_1[2]~4_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  $ (!\mips_core|Add1~3 )))) # (GND)
// \mips_core|Add1~5  = CARRY((\mips_core|PC_add_1[2]~4_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ) # (!\mips_core|Add1~3 ))) # (!\mips_core|PC_add_1[2]~4_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  & !\mips_core|Add1~3 )))

	.dataa(\mips_core|PC_add_1[2]~4_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~3 ),
	.combout(\mips_core|Add1~4_combout ),
	.cout(\mips_core|Add1~5 ));
// synopsys translate_off
defparam \mips_core|Add1~4 .lut_mask = 16'h698E;
defparam \mips_core|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \mips_core|Add1~6 (
// Equation(s):
// \mips_core|Add1~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & ((\mips_core|PC_add_1[3]~6_combout  & (\mips_core|Add1~5  & VCC)) # (!\mips_core|PC_add_1[3]~6_combout  & (!\mips_core|Add1~5 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & ((\mips_core|PC_add_1[3]~6_combout  & (!\mips_core|Add1~5 )) # (!\mips_core|PC_add_1[3]~6_combout  & ((\mips_core|Add1~5 ) # (GND)))))
// \mips_core|Add1~7  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (!\mips_core|PC_add_1[3]~6_combout  & !\mips_core|Add1~5 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & ((!\mips_core|Add1~5 ) # 
// (!\mips_core|PC_add_1[3]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|PC_add_1[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~5 ),
	.combout(\mips_core|Add1~6_combout ),
	.cout(\mips_core|Add1~7 ));
// synopsys translate_off
defparam \mips_core|Add1~6 .lut_mask = 16'h9617;
defparam \mips_core|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \mips_core|Add1~8 (
// Equation(s):
// \mips_core|Add1~8_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  $ (\mips_core|PC_add_1[4]~8_combout  $ (!\mips_core|Add1~7 )))) # (GND)
// \mips_core|Add1~9  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & ((\mips_core|PC_add_1[4]~8_combout ) # (!\mips_core|Add1~7 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & 
// (\mips_core|PC_add_1[4]~8_combout  & !\mips_core|Add1~7 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|PC_add_1[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~7 ),
	.combout(\mips_core|Add1~8_combout ),
	.cout(\mips_core|Add1~9 ));
// synopsys translate_off
defparam \mips_core|Add1~8 .lut_mask = 16'h698E;
defparam \mips_core|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \mips_core|Add1~10 (
// Equation(s):
// \mips_core|Add1~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & ((\mips_core|PC_add_1[5]~10_combout  & (\mips_core|Add1~9  & VCC)) # (!\mips_core|PC_add_1[5]~10_combout  & (!\mips_core|Add1~9 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & ((\mips_core|PC_add_1[5]~10_combout  & (!\mips_core|Add1~9 )) # (!\mips_core|PC_add_1[5]~10_combout  & ((\mips_core|Add1~9 ) # (GND)))))
// \mips_core|Add1~11  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & (!\mips_core|PC_add_1[5]~10_combout  & !\mips_core|Add1~9 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & ((!\mips_core|Add1~9 ) # 
// (!\mips_core|PC_add_1[5]~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\mips_core|PC_add_1[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~9 ),
	.combout(\mips_core|Add1~10_combout ),
	.cout(\mips_core|Add1~11 ));
// synopsys translate_off
defparam \mips_core|Add1~10 .lut_mask = 16'h9617;
defparam \mips_core|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \mips_core|Add1~12 (
// Equation(s):
// \mips_core|Add1~12_combout  = ((\mips_core|PC_add_1[6]~12_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  $ (!\mips_core|Add1~11 )))) # (GND)
// \mips_core|Add1~13  = CARRY((\mips_core|PC_add_1[6]~12_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ) # (!\mips_core|Add1~11 ))) # (!\mips_core|PC_add_1[6]~12_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  & !\mips_core|Add1~11 )))

	.dataa(\mips_core|PC_add_1[6]~12_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~11 ),
	.combout(\mips_core|Add1~12_combout ),
	.cout(\mips_core|Add1~13 ));
// synopsys translate_off
defparam \mips_core|Add1~12 .lut_mask = 16'h698E;
defparam \mips_core|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \mips_core|Add1~14 (
// Equation(s):
// \mips_core|Add1~14_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & ((\mips_core|PC_add_1[7]~14_combout  & (\mips_core|Add1~13  & VCC)) # (!\mips_core|PC_add_1[7]~14_combout  & (!\mips_core|Add1~13 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & ((\mips_core|PC_add_1[7]~14_combout  & (!\mips_core|Add1~13 )) # (!\mips_core|PC_add_1[7]~14_combout  & ((\mips_core|Add1~13 ) # (GND)))))
// \mips_core|Add1~15  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & (!\mips_core|PC_add_1[7]~14_combout  & !\mips_core|Add1~13 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & ((!\mips_core|Add1~13 ) # 
// (!\mips_core|PC_add_1[7]~14_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\mips_core|PC_add_1[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~13 ),
	.combout(\mips_core|Add1~14_combout ),
	.cout(\mips_core|Add1~15 ));
// synopsys translate_off
defparam \mips_core|Add1~14 .lut_mask = 16'h9617;
defparam \mips_core|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \mips_core|PC_BEQ~9 (
// Equation(s):
// \mips_core|PC_BEQ~9_combout  = (\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ) # (\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ))

	.dataa(gnd),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~9 .lut_mask = 16'hFFFC;
defparam \mips_core|PC_BEQ~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \mips_core|PC_BEQ~7 (
// Equation(s):
// \mips_core|PC_BEQ~7_combout  = (\mips_core|ALU_CU|ALUControl[1]~2_combout  & ((\mips_core|ALU|alu0|opMUX|Out~0_combout ) # ((!\mips_core|ALU|alu0|adder|Sum~4_combout )))) # (!\mips_core|ALU_CU|ALUControl[1]~2_combout  & 
// (!\mips_core|ALU|alu0|opMUX|Out~0_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~2_combout ),
	.datab(\mips_core|ALU|alu0|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|alu0|adder|Sum~4_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~7 .lut_mask = 16'h89AB;
defparam \mips_core|PC_BEQ~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \mips_core|PC_BEQ~2 (
// Equation(s):
// \mips_core|PC_BEQ~2_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~2 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \mips_core|PC_BEQ~4 (
// Equation(s):
// \mips_core|PC_BEQ~4_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~4 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \mips_core|PC_BEQ~3 (
// Equation(s):
// \mips_core|PC_BEQ~3_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~3 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \mips_core|PC_BEQ~5 (
// Equation(s):
// \mips_core|PC_BEQ~5_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~5 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \mips_core|PC_BEQ~6 (
// Equation(s):
// \mips_core|PC_BEQ~6_combout  = (\mips_core|PC_BEQ~2_combout  & (\mips_core|PC_BEQ~4_combout  & (\mips_core|PC_BEQ~3_combout  & \mips_core|PC_BEQ~5_combout )))

	.dataa(\mips_core|PC_BEQ~2_combout ),
	.datab(\mips_core|PC_BEQ~4_combout ),
	.datac(\mips_core|PC_BEQ~3_combout ),
	.datad(\mips_core|PC_BEQ~5_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~6 .lut_mask = 16'h8000;
defparam \mips_core|PC_BEQ~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \mips_core|PC_BEQ~8 (
// Equation(s):
// \mips_core|PC_BEQ~8_combout  = (\mips_core|PC_BEQ~7_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout  & (\mips_core|CU|ALUOp[0]~2_combout  & \mips_core|PC_BEQ~6_combout )))

	.dataa(\mips_core|PC_BEQ~7_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.datac(\mips_core|CU|ALUOp[0]~2_combout ),
	.datad(\mips_core|PC_BEQ~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~8 .lut_mask = 16'h2000;
defparam \mips_core|PC_BEQ~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \mips_core|PC_BEQ~1 (
// Equation(s):
// \mips_core|PC_BEQ~1_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~1 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \mips_core|PC_BEQ~10 (
// Equation(s):
// \mips_core|PC_BEQ~10_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout  & (!\mips_core|PC_BEQ~9_combout  & (\mips_core|PC_BEQ~8_combout  & \mips_core|PC_BEQ~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|PC_BEQ~9_combout ),
	.datac(\mips_core|PC_BEQ~8_combout ),
	.datad(\mips_core|PC_BEQ~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~10 .lut_mask = 16'h1000;
defparam \mips_core|PC_BEQ~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \mips_core|PC_BEQ~11 (
// Equation(s):
// \mips_core|PC_BEQ~11_combout  = (\mips_core|PC_BEQ~10_combout  & (!\mips_core|ALU|alu31|opMUX|Out~2_combout  & ((!\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ),
	.datac(\mips_core|PC_BEQ~10_combout ),
	.datad(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~11 .lut_mask = 16'h0070;
defparam \mips_core|PC_BEQ~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \mips_core|PC_BEQ~0 (
// Equation(s):
// \mips_core|PC_BEQ~0_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~0 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \mips_core|PC_BEQ~12 (
// Equation(s):
// \mips_core|PC_BEQ~12_combout  = (\mips_core|PC_BEQ~11_combout  & (\mips_core|PC_BEQ~0_combout  & ((!\mips_core|ALU|alu31|Set~2_combout ) # (!\mips_core|ALU|alu0|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU|alu0|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|alu31|Set~2_combout ),
	.datac(\mips_core|PC_BEQ~11_combout ),
	.datad(\mips_core|PC_BEQ~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~12 .lut_mask = 16'h7000;
defparam \mips_core|PC_BEQ~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \mips_core|PC[4]~6 (
// Equation(s):
// \mips_core|PC[4]~6_combout  = (\mips_core|CU|Jump~1_combout  & (\mips_core|ALU_CU|JR~1_combout  & \mips_core|PC_BEQ~12_combout )) # (!\mips_core|CU|Jump~1_combout  & ((\mips_core|ALU_CU|JR~1_combout ) # (\mips_core|PC_BEQ~12_combout )))

	.dataa(\mips_core|CU|Jump~1_combout ),
	.datab(\mips_core|ALU_CU|JR~1_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[4]~6 .lut_mask = 16'hDD44;
defparam \mips_core|PC[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \mips_core|PC_next[7]~14 (
// Equation(s):
// \mips_core|PC_next[7]~14_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~14_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[7]~14_combout )))))

	.dataa(\mips_core|Add1~14_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC_add_1[7]~14_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[7]~14 .lut_mask = 16'hEE30;
defparam \mips_core|PC_next[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \mips_core|PC_next[7]~15 (
// Equation(s):
// \mips_core|PC_next[7]~15_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[7]~14_combout  & (\mips_core|RF|Mux24~19_combout )) # (!\mips_core|PC_next[7]~14_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[7]~14_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|RF|Mux24~19_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\mips_core|PC_next[7]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[7]~15 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \mips_core|PC[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[7] .is_wysiwyg = "true";
defparam \mips_core|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \mips_core|PC_next[6]~12 (
// Equation(s):
// \mips_core|PC_next[6]~12_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[6]~12_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[6]~12_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[6]~12 .lut_mask = 16'hCCE2;
defparam \mips_core|PC_next[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \mips_core|PC_next[6]~13 (
// Equation(s):
// \mips_core|PC_next[6]~13_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[6]~12_combout  & ((\mips_core|RF|Mux25~19_combout ))) # (!\mips_core|PC_next[6]~12_combout  & (\mips_core|Add1~12_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[6]~12_combout ))))

	.dataa(\mips_core|Add1~12_combout ),
	.datab(\mips_core|PC[4]~6_combout ),
	.datac(\mips_core|RF|Mux25~19_combout ),
	.datad(\mips_core|PC_next[6]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[6]~13 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \mips_core|PC[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[6] .is_wysiwyg = "true";
defparam \mips_core|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \mips_core|RF|Mux63~22 (
// Equation(s):
// \mips_core|RF|Mux63~22_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|registers[13][0]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[12][0]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\mips_core|RF|registers[12][0]~q ),
	.datab(\mips_core|RF|registers[13][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~22 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux63~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \mips_core|RF|Mux63~23 (
// Equation(s):
// \mips_core|RF|Mux63~23_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux63~22_combout  & ((\mips_core|RF|registers[15][0]~q ))) # (!\mips_core|RF|Mux63~22_combout  & (\mips_core|RF|registers[14][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux63~22_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[14][0]~q ),
	.datac(\mips_core|RF|registers[15][0]~q ),
	.datad(\mips_core|RF|Mux63~22_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~23 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux63~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux63~0 (
// Equation(s):
// \mips_core|RF|Mux63~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[22][0]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[18][0]~q )))))

	.dataa(\mips_core|RF|registers[22][0]~q ),
	.datab(\mips_core|RF|registers[18][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~0 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \mips_core|RF|Mux63~1 (
// Equation(s):
// \mips_core|RF|Mux63~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux63~0_combout  & (\mips_core|RF|registers[30][0]~q )) # (!\mips_core|RF|Mux63~0_combout  & ((\mips_core|RF|registers[26][0]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux63~0_combout ))))

	.dataa(\mips_core|RF|registers[30][0]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|RF|registers[26][0]~q ),
	.datad(\mips_core|RF|Mux63~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~1 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux63~7 (
// Equation(s):
// \mips_core|RF|Mux63~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|registers[23][0]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[19][0]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[19][0]~q ),
	.datab(\mips_core|RF|registers[23][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~7 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \mips_core|RF|Mux63~8 (
// Equation(s):
// \mips_core|RF|Mux63~8_combout  = (\mips_core|RF|Mux63~7_combout  & (((\mips_core|RF|registers[31][0]~q ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|RF|Mux63~7_combout  & (\mips_core|RF|registers[27][0]~q  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\mips_core|RF|registers[27][0]~q ),
	.datab(\mips_core|RF|Mux63~7_combout ),
	.datac(\mips_core|RF|registers[31][0]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~8 .lut_mask = 16'hE2CC;
defparam \mips_core|RF|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux63~4 (
// Equation(s):
// \mips_core|RF|Mux63~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|RF|registers[20][0]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|registers[16][0]~q )))))

	.dataa(\mips_core|RF|registers[20][0]~q ),
	.datab(\mips_core|RF|registers[16][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~4 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \mips_core|RF|Mux63~5 (
// Equation(s):
// \mips_core|RF|Mux63~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|Mux63~4_combout  & (\mips_core|RF|registers[28][0]~q )) # (!\mips_core|RF|Mux63~4_combout  & ((\mips_core|RF|registers[24][0]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (((\mips_core|RF|Mux63~4_combout ))))

	.dataa(\mips_core|RF|registers[28][0]~q ),
	.datab(\mips_core|RF|registers[24][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|RF|Mux63~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux63~2 (
// Equation(s):
// \mips_core|RF|Mux63~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & (\mips_core|RF|registers[25][0]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & ((\mips_core|RF|registers[17][0]~q )))))

	.dataa(\mips_core|RF|registers[25][0]~q ),
	.datab(\mips_core|RF|registers[17][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~2 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux63~3 (
// Equation(s):
// \mips_core|RF|Mux63~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & ((\mips_core|RF|Mux63~2_combout  & ((\mips_core|RF|registers[29][0]~q ))) # (!\mips_core|RF|Mux63~2_combout  & (\mips_core|RF|registers[21][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (((\mips_core|RF|Mux63~2_combout ))))

	.dataa(\mips_core|RF|registers[21][0]~q ),
	.datab(\mips_core|RF|registers[29][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\mips_core|RF|Mux63~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~3 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux63~6 (
// Equation(s):
// \mips_core|RF|Mux63~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux63~3_combout ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|Mux63~5_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|RF|Mux63~5_combout ),
	.datad(\mips_core|RF|Mux63~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~6 .lut_mask = 16'hDC98;
defparam \mips_core|RF|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \mips_core|RF|Mux63~9 (
// Equation(s):
// \mips_core|RF|Mux63~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux63~6_combout  & ((\mips_core|RF|Mux63~8_combout ))) # (!\mips_core|RF|Mux63~6_combout  & (\mips_core|RF|Mux63~1_combout )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux63~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|Mux63~1_combout ),
	.datac(\mips_core|RF|Mux63~8_combout ),
	.datad(\mips_core|RF|Mux63~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~9 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux63~11 (
// Equation(s):
// \mips_core|RF|Mux63~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|RF|registers[10][0]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|registers[8][0]~q )))))

	.dataa(\mips_core|RF|registers[10][0]~q ),
	.datab(\mips_core|RF|registers[8][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~11 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux63~12 (
// Equation(s):
// \mips_core|RF|Mux63~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|Mux63~11_combout  & ((\mips_core|RF|registers[11][0]~q ))) # (!\mips_core|RF|Mux63~11_combout  & (\mips_core|RF|registers[9][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (((\mips_core|RF|Mux63~11_combout ))))

	.dataa(\mips_core|RF|registers[9][0]~q ),
	.datab(\mips_core|RF|registers[11][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\mips_core|RF|Mux63~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~12 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux63~15 (
// Equation(s):
// \mips_core|RF|Mux63~15_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & (\mips_core|RF|registers[5][0]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((\mips_core|RF|registers[4][0]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[5][0]~q ),
	.datac(\mips_core|RF|registers[4][0]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~15 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux63~16 (
// Equation(s):
// \mips_core|RF|Mux63~16_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & ((\mips_core|RF|Mux63~15_combout  & ((\mips_core|RF|registers[7][0]~q ))) # (!\mips_core|RF|Mux63~15_combout  & (\mips_core|RF|registers[6][0]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (((\mips_core|RF|Mux63~15_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\mips_core|RF|registers[6][0]~q ),
	.datac(\mips_core|RF|registers[7][0]~q ),
	.datad(\mips_core|RF|Mux63~15_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~16 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux63~19 (
// Equation(s):
// \mips_core|RF|Mux63~19_combout  = (\mips_core|RF|Mux63~18_combout  & (((\mips_core|RF|Mux63~16_combout ) # (!\mips_core|RF|Mux63~17_combout )))) # (!\mips_core|RF|Mux63~18_combout  & (\mips_core|RF|registers[1][0]~q  & (\mips_core|RF|Mux63~17_combout )))

	.dataa(\mips_core|RF|Mux63~18_combout ),
	.datab(\mips_core|RF|registers[1][0]~q ),
	.datac(\mips_core|RF|Mux63~17_combout ),
	.datad(\mips_core|RF|Mux63~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~19 .lut_mask = 16'hEA4A;
defparam \mips_core|RF|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux63~20 (
// Equation(s):
// \mips_core|RF|Mux63~20_combout  = (\mips_core|RF|Mux63~14_combout  & ((\mips_core|RF|Mux63~19_combout  & ((\mips_core|RF|registers[3][0]~q ))) # (!\mips_core|RF|Mux63~19_combout  & (\mips_core|RF|registers[2][0]~q )))) # (!\mips_core|RF|Mux63~14_combout  
// & (((\mips_core|RF|Mux63~19_combout ))))

	.dataa(\mips_core|RF|Mux63~14_combout ),
	.datab(\mips_core|RF|registers[2][0]~q ),
	.datac(\mips_core|RF|registers[3][0]~q ),
	.datad(\mips_core|RF|Mux63~19_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~20 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux63~21 (
// Equation(s):
// \mips_core|RF|Mux63~21_combout  = (\mips_core|RF|Mux63~13_combout  & ((\mips_core|RF|Mux63~12_combout ) # ((\mips_core|RF|Mux63~10_combout )))) # (!\mips_core|RF|Mux63~13_combout  & (((!\mips_core|RF|Mux63~10_combout  & \mips_core|RF|Mux63~20_combout ))))

	.dataa(\mips_core|RF|Mux63~13_combout ),
	.datab(\mips_core|RF|Mux63~12_combout ),
	.datac(\mips_core|RF|Mux63~10_combout ),
	.datad(\mips_core|RF|Mux63~20_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~21 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux63~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \mips_core|RF|Mux63~24 (
// Equation(s):
// \mips_core|RF|Mux63~24_combout  = (\mips_core|RF|Mux63~10_combout  & ((\mips_core|RF|Mux63~21_combout  & (\mips_core|RF|Mux63~23_combout )) # (!\mips_core|RF|Mux63~21_combout  & ((\mips_core|RF|Mux63~9_combout ))))) # (!\mips_core|RF|Mux63~10_combout  & 
// (((\mips_core|RF|Mux63~21_combout ))))

	.dataa(\mips_core|RF|Mux63~23_combout ),
	.datab(\mips_core|RF|Mux63~10_combout ),
	.datac(\mips_core|RF|Mux63~9_combout ),
	.datad(\mips_core|RF|Mux63~21_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~24 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux63~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \mips_core|WriteData_in[5]~27 (
// Equation(s):
// \mips_core|WriteData_in[5]~27_combout  = (\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a5 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout )))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[5]~27 .lut_mask = 16'hAFA0;
defparam \mips_core|WriteData_in[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \mips_core|RF|registers[10][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[10][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \mips_core|RF|Mux26~0 (
// Equation(s):
// \mips_core|RF|Mux26~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|registers[9][5]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][5]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\mips_core|RF|registers[8][5]~q ),
	.datab(\mips_core|RF|registers[9][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~0 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \mips_core|RF|Mux26~1 (
// Equation(s):
// \mips_core|RF|Mux26~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux26~0_combout  & ((\mips_core|RF|registers[11][5]~q ))) # (!\mips_core|RF|Mux26~0_combout  & (\mips_core|RF|registers[10][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux26~0_combout ))))

	.dataa(\mips_core|RF|registers[10][5]~q ),
	.datab(\mips_core|RF|registers[11][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux26~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~1 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \mips_core|RF|Mux26~17 (
// Equation(s):
// \mips_core|RF|Mux26~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][5]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[12][5]~q ))))

	.dataa(\mips_core|RF|registers[12][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[14][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~17 .lut_mask = 16'hFC22;
defparam \mips_core|RF|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \mips_core|RF|Mux26~18 (
// Equation(s):
// \mips_core|RF|Mux26~18_combout  = (\mips_core|RF|Mux26~17_combout  & ((\mips_core|RF|registers[15][5]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|RF|Mux26~17_combout  & (((\mips_core|RF|registers[13][5]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[15][5]~q ),
	.datab(\mips_core|RF|Mux26~17_combout ),
	.datac(\mips_core|RF|registers[13][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~18 .lut_mask = 16'hB8CC;
defparam \mips_core|RF|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux26~12 (
// Equation(s):
// \mips_core|RF|Mux26~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[6][5]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[4][5]~q )))))

	.dataa(\mips_core|RF|registers[6][5]~q ),
	.datab(\mips_core|RF|registers[4][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~12 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \mips_core|RF|Mux26~13 (
// Equation(s):
// \mips_core|RF|Mux26~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux26~12_combout  & ((\mips_core|RF|registers[7][5]~q ))) # (!\mips_core|RF|Mux26~12_combout  & (\mips_core|RF|registers[5][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux26~12_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|registers[5][5]~q ),
	.datac(\mips_core|RF|registers[7][5]~q ),
	.datad(\mips_core|RF|Mux26~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~13 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \mips_core|RF|Mux26~14 (
// Equation(s):
// \mips_core|RF|Mux26~14_combout  = (\mips_core|RF|Mux31~18_combout  & (((\mips_core|RF|Mux26~13_combout )) # (!\mips_core|RF|Mux31~17_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|Mux31~17_combout  & (\mips_core|RF|registers[1][5]~q )))

	.dataa(\mips_core|RF|Mux31~18_combout ),
	.datab(\mips_core|RF|Mux31~17_combout ),
	.datac(\mips_core|RF|registers[1][5]~q ),
	.datad(\mips_core|RF|Mux26~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~14 .lut_mask = 16'hEA62;
defparam \mips_core|RF|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux26~15 (
// Equation(s):
// \mips_core|RF|Mux26~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux26~14_combout  & ((\mips_core|RF|registers[3][5]~q ))) # (!\mips_core|RF|Mux26~14_combout  & (\mips_core|RF|registers[2][5]~q )))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux26~14_combout ))))

	.dataa(\mips_core|RF|registers[2][5]~q ),
	.datab(\mips_core|RF|registers[3][5]~q ),
	.datac(\mips_core|RF|Mux31~14_combout ),
	.datad(\mips_core|RF|Mux26~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~15 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux26~9 (
// Equation(s):
// \mips_core|RF|Mux26~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[23][5]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|registers[19][5]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[23][5]~q ),
	.datab(\mips_core|RF|registers[19][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~9 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux26~10 (
// Equation(s):
// \mips_core|RF|Mux26~10_combout  = (\mips_core|RF|Mux26~9_combout  & ((\mips_core|RF|registers[31][5]~q ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|RF|Mux26~9_combout  & (((\mips_core|RF|registers[27][5]~q  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\mips_core|RF|registers[31][5]~q ),
	.datab(\mips_core|RF|registers[27][5]~q ),
	.datac(\mips_core|RF|Mux26~9_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~10 .lut_mask = 16'hACF0;
defparam \mips_core|RF|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \mips_core|RF|Mux26~4 (
// Equation(s):
// \mips_core|RF|Mux26~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[22][5]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & \mips_core|RF|registers[18][5]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[22][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|registers[18][5]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~4 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \mips_core|RF|Mux26~5 (
// Equation(s):
// \mips_core|RF|Mux26~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux26~4_combout  & (\mips_core|RF|registers[30][5]~q )) # (!\mips_core|RF|Mux26~4_combout  & ((\mips_core|RF|registers[26][5]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux26~4_combout ))))

	.dataa(\mips_core|RF|registers[30][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[26][5]~q ),
	.datad(\mips_core|RF|Mux26~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~5 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux26~6 (
// Equation(s):
// \mips_core|RF|Mux26~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[24][5]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[16][5]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[24][5]~q ),
	.datac(\mips_core|RF|registers[16][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~6 .lut_mask = 16'hEE50;
defparam \mips_core|RF|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux26~7 (
// Equation(s):
// \mips_core|RF|Mux26~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux26~6_combout  & ((\mips_core|RF|registers[28][5]~q ))) # (!\mips_core|RF|Mux26~6_combout  & (\mips_core|RF|registers[20][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux26~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips_core|RF|registers[20][5]~q ),
	.datac(\mips_core|RF|registers[28][5]~q ),
	.datad(\mips_core|RF|Mux26~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~7 .lut_mask = 16'hF588;
defparam \mips_core|RF|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux26~8 (
// Equation(s):
// \mips_core|RF|Mux26~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux26~5_combout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|RF|Mux26~7_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|Mux26~5_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\mips_core|RF|Mux26~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~8 .lut_mask = 16'hADA8;
defparam \mips_core|RF|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux26~2 (
// Equation(s):
// \mips_core|RF|Mux26~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[25][5]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[17][5]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[25][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[17][5]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~2 .lut_mask = 16'hCCB8;
defparam \mips_core|RF|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \mips_core|RF|Mux26~3 (
// Equation(s):
// \mips_core|RF|Mux26~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux26~2_combout  & ((\mips_core|RF|registers[29][5]~q ))) # (!\mips_core|RF|Mux26~2_combout  & (\mips_core|RF|registers[21][5]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux26~2_combout ))))

	.dataa(\mips_core|RF|registers[21][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[29][5]~q ),
	.datad(\mips_core|RF|Mux26~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~3 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux26~11 (
// Equation(s):
// \mips_core|RF|Mux26~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux26~8_combout  & (\mips_core|RF|Mux26~10_combout )) # (!\mips_core|RF|Mux26~8_combout  & ((\mips_core|RF|Mux26~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux26~8_combout ))))

	.dataa(\mips_core|RF|Mux26~10_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|Mux26~8_combout ),
	.datad(\mips_core|RF|Mux26~3_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~11 .lut_mask = 16'hBCB0;
defparam \mips_core|RF|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux26~16 (
// Equation(s):
// \mips_core|RF|Mux26~16_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout ) # ((\mips_core|RF|Mux26~11_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (!\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux26~15_combout )))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux26~15_combout ),
	.datad(\mips_core|RF|Mux26~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux26~19 (
// Equation(s):
// \mips_core|RF|Mux26~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux26~16_combout  & ((\mips_core|RF|Mux26~18_combout ))) # (!\mips_core|RF|Mux26~16_combout  & (\mips_core|RF|Mux26~1_combout )))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux26~16_combout ))))

	.dataa(\mips_core|RF|Mux26~1_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux26~18_combout ),
	.datad(\mips_core|RF|Mux26~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~19 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \mips_core|PC_next[5]~10 (
// Equation(s):
// \mips_core|PC_next[5]~10_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~10_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[5]~10_combout )))))

	.dataa(\mips_core|Add1~10_combout ),
	.datab(\mips_core|PC_add_1[5]~10_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[5]~10 .lut_mask = 16'hFA0C;
defparam \mips_core|PC_next[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \mips_core|PC_next[5]~11 (
// Equation(s):
// \mips_core|PC_next[5]~11_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[5]~10_combout  & (\mips_core|RF|Mux26~19_combout )) # (!\mips_core|PC_next[5]~10_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[5]~10_combout ))))

	.dataa(\mips_core|RF|Mux26~19_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC_next[5]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[5]~11 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \mips_core|PC[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[5] .is_wysiwyg = "true";
defparam \mips_core|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \mips_core|PC_next[4]~8 (
// Equation(s):
// \mips_core|PC_next[4]~8_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[4]~8_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[4]~8_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[4]~8 .lut_mask = 16'hCCE2;
defparam \mips_core|PC_next[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \mips_core|PC_next[4]~9 (
// Equation(s):
// \mips_core|PC_next[4]~9_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[4]~8_combout  & ((\mips_core|RF|Mux27~19_combout ))) # (!\mips_core|PC_next[4]~8_combout  & (\mips_core|Add1~8_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[4]~8_combout ))))

	.dataa(\mips_core|Add1~8_combout ),
	.datab(\mips_core|RF|Mux27~19_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[4]~8_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[4]~9 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \mips_core|PC[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[4] .is_wysiwyg = "true";
defparam \mips_core|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \mips_core|PC_next[3]~6 (
// Equation(s):
// \mips_core|PC_next[3]~6_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~6_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[3]~6_combout )))))

	.dataa(\mips_core|Add1~6_combout ),
	.datab(\mips_core|PC_add_1[3]~6_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[3]~6 .lut_mask = 16'hFA0C;
defparam \mips_core|PC_next[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \mips_core|PC_next[3]~7 (
// Equation(s):
// \mips_core|PC_next[3]~7_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[3]~6_combout  & ((\mips_core|RF|Mux28~19_combout ))) # (!\mips_core|PC_next[3]~6_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 )))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[3]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|RF|Mux28~19_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC_next[3]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[3]~7 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \mips_core|PC[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[3] .is_wysiwyg = "true";
defparam \mips_core|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \mips_core|PC_next[2]~4 (
// Equation(s):
// \mips_core|PC_next[2]~4_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[2]~4_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[2]~4_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[2]~4 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \mips_core|PC_next[2]~5 (
// Equation(s):
// \mips_core|PC_next[2]~5_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[2]~4_combout  & ((\mips_core|RF|Mux29~19_combout ))) # (!\mips_core|PC_next[2]~4_combout  & (\mips_core|Add1~4_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[2]~4_combout ))))

	.dataa(\mips_core|Add1~4_combout ),
	.datab(\mips_core|PC[4]~6_combout ),
	.datac(\mips_core|RF|Mux29~19_combout ),
	.datad(\mips_core|PC_next[2]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[2]~5 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \mips_core|PC[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[2] .is_wysiwyg = "true";
defparam \mips_core|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \mips_core|CU|MemRead~0 (
// Equation(s):
// \mips_core|CU|MemRead~0_combout  = (\mips_core|CU|Jump~0_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips_core|CU|Jump~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|MemRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|MemRead~0 .lut_mask = 16'h2000;
defparam \mips_core|CU|MemRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \mips_core|WriteData_in[1]~31 (
// Equation(s):
// \mips_core|WriteData_in[1]~31_combout  = (\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a1 ))) # (!\mips_core|CU|MemRead~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[1]~31 .lut_mask = 16'hFC30;
defparam \mips_core|WriteData_in[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \mips_core|RF|registers[13][1]~feeder (
// Equation(s):
// \mips_core|RF|registers[13][1]~feeder_combout  = \mips_core|WriteData_in[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[1]~31_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[13][1]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \mips_core|RF|registers[13][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[13][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \mips_core|RF|Mux30~17 (
// Equation(s):
// \mips_core|RF|Mux30~17_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[14][1]~q ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|registers[12][1]~q  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\mips_core|RF|registers[14][1]~q ),
	.datab(\mips_core|RF|registers[12][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~17 .lut_mask = 16'hF0AC;
defparam \mips_core|RF|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \mips_core|RF|Mux30~18 (
// Equation(s):
// \mips_core|RF|Mux30~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux30~17_combout  & ((\mips_core|RF|registers[15][1]~q ))) # (!\mips_core|RF|Mux30~17_combout  & (\mips_core|RF|registers[13][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux30~17_combout ))))

	.dataa(\mips_core|RF|registers[13][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[15][1]~q ),
	.datad(\mips_core|RF|Mux30~17_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~18 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \mips_core|RF|Mux30~0 (
// Equation(s):
// \mips_core|RF|Mux30~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|registers[9][1]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|RF|registers[8][1]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|RF|registers[8][1]~q ),
	.datac(\mips_core|RF|registers[9][1]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~0 .lut_mask = 16'hFA44;
defparam \mips_core|RF|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \mips_core|RF|Mux30~1 (
// Equation(s):
// \mips_core|RF|Mux30~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux30~0_combout  & ((\mips_core|RF|registers[11][1]~q ))) # (!\mips_core|RF|Mux30~0_combout  & (\mips_core|RF|registers[10][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (((\mips_core|RF|Mux30~0_combout ))))

	.dataa(\mips_core|RF|registers[10][1]~q ),
	.datab(\mips_core|RF|registers[11][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|RF|Mux30~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~1 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \mips_core|RF|Mux30~12 (
// Equation(s):
// \mips_core|RF|Mux30~12_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|registers[6][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|registers[4][1]~q )))))

	.dataa(\mips_core|RF|registers[6][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[4][1]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~12 .lut_mask = 16'hEE30;
defparam \mips_core|RF|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux30~13 (
// Equation(s):
// \mips_core|RF|Mux30~13_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux30~12_combout  & (\mips_core|RF|registers[7][1]~q )) # (!\mips_core|RF|Mux30~12_combout  & ((\mips_core|RF|registers[5][1]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux30~12_combout ))))

	.dataa(\mips_core|RF|registers[7][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\mips_core|RF|registers[5][1]~q ),
	.datad(\mips_core|RF|Mux30~12_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~13 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \mips_core|RF|Mux30~14 (
// Equation(s):
// \mips_core|RF|Mux30~14_combout  = (\mips_core|RF|Mux31~17_combout  & ((\mips_core|RF|Mux31~18_combout  & ((\mips_core|RF|Mux30~13_combout ))) # (!\mips_core|RF|Mux31~18_combout  & (\mips_core|RF|registers[1][1]~q )))) # (!\mips_core|RF|Mux31~17_combout  & 
// (((\mips_core|RF|Mux31~18_combout ))))

	.dataa(\mips_core|RF|Mux31~17_combout ),
	.datab(\mips_core|RF|registers[1][1]~q ),
	.datac(\mips_core|RF|Mux31~18_combout ),
	.datad(\mips_core|RF|Mux30~13_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~14 .lut_mask = 16'hF858;
defparam \mips_core|RF|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux30~15 (
// Equation(s):
// \mips_core|RF|Mux30~15_combout  = (\mips_core|RF|Mux31~14_combout  & ((\mips_core|RF|Mux30~14_combout  & ((\mips_core|RF|registers[3][1]~q ))) # (!\mips_core|RF|Mux30~14_combout  & (\mips_core|RF|registers[2][1]~q )))) # (!\mips_core|RF|Mux31~14_combout  
// & (((\mips_core|RF|Mux30~14_combout ))))

	.dataa(\mips_core|RF|registers[2][1]~q ),
	.datab(\mips_core|RF|registers[3][1]~q ),
	.datac(\mips_core|RF|Mux31~14_combout ),
	.datad(\mips_core|RF|Mux30~14_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~15 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \mips_core|RF|Mux30~9 (
// Equation(s):
// \mips_core|RF|Mux30~9_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[23][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[19][1]~q )))))

	.dataa(\mips_core|RF|registers[23][1]~q ),
	.datab(\mips_core|RF|registers[19][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~9 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \mips_core|RF|Mux30~10 (
// Equation(s):
// \mips_core|RF|Mux30~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux30~9_combout  & ((\mips_core|RF|registers[31][1]~q ))) # (!\mips_core|RF|Mux30~9_combout  & (\mips_core|RF|registers[27][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux30~9_combout ))))

	.dataa(\mips_core|RF|registers[27][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|RF|registers[31][1]~q ),
	.datad(\mips_core|RF|Mux30~9_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~10 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \mips_core|RF|Mux30~2 (
// Equation(s):
// \mips_core|RF|Mux30~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[25][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|registers[17][1]~q )))))

	.dataa(\mips_core|RF|registers[25][1]~q ),
	.datab(\mips_core|RF|registers[17][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~2 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux30~3 (
// Equation(s):
// \mips_core|RF|Mux30~3_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux30~2_combout  & ((\mips_core|RF|registers[29][1]~q ))) # (!\mips_core|RF|Mux30~2_combout  & (\mips_core|RF|registers[21][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux30~2_combout ))))

	.dataa(\mips_core|RF|registers[21][1]~q ),
	.datab(\mips_core|RF|registers[29][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|RF|Mux30~2_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~3 .lut_mask = 16'hCFA0;
defparam \mips_core|RF|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux30~4 (
// Equation(s):
// \mips_core|RF|Mux30~4_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (\mips_core|RF|registers[22][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|registers[18][1]~q )))))

	.dataa(\mips_core|RF|registers[22][1]~q ),
	.datab(\mips_core|RF|registers[18][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~4 .lut_mask = 16'hFA0C;
defparam \mips_core|RF|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux30~5 (
// Equation(s):
// \mips_core|RF|Mux30~5_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & ((\mips_core|RF|Mux30~4_combout  & (\mips_core|RF|registers[30][1]~q )) # (!\mips_core|RF|Mux30~4_combout  & ((\mips_core|RF|registers[26][1]~q ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|Mux30~4_combout ))))

	.dataa(\mips_core|RF|registers[30][1]~q ),
	.datab(\mips_core|RF|registers[26][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|RF|Mux30~4_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~5 .lut_mask = 16'hAFC0;
defparam \mips_core|RF|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \mips_core|RF|Mux30~6 (
// Equation(s):
// \mips_core|RF|Mux30~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (((\mips_core|RF|registers[24][1]~q ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|RF|registers[16][1]~q  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\mips_core|RF|registers[16][1]~q ),
	.datab(\mips_core|RF|registers[24][1]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~6 .lut_mask = 16'hF0CA;
defparam \mips_core|RF|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux30~7 (
// Equation(s):
// \mips_core|RF|Mux30~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & ((\mips_core|RF|Mux30~6_combout  & ((\mips_core|RF|registers[28][1]~q ))) # (!\mips_core|RF|Mux30~6_combout  & (\mips_core|RF|registers[20][1]~q )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  & (((\mips_core|RF|Mux30~6_combout ))))

	.dataa(\mips_core|RF|registers[20][1]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|RF|registers[28][1]~q ),
	.datad(\mips_core|RF|Mux30~6_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~7 .lut_mask = 16'hF388;
defparam \mips_core|RF|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux30~8 (
// Equation(s):
// \mips_core|RF|Mux30~8_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|RF|Mux30~5_combout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & ((\mips_core|RF|Mux30~7_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|RF|Mux30~5_combout ),
	.datad(\mips_core|RF|Mux30~7_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~8 .lut_mask = 16'hD9C8;
defparam \mips_core|RF|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux30~11 (
// Equation(s):
// \mips_core|RF|Mux30~11_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & ((\mips_core|RF|Mux30~8_combout  & (\mips_core|RF|Mux30~10_combout )) # (!\mips_core|RF|Mux30~8_combout  & ((\mips_core|RF|Mux30~3_combout ))))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & (((\mips_core|RF|Mux30~8_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux30~10_combout ),
	.datac(\mips_core|RF|Mux30~3_combout ),
	.datad(\mips_core|RF|Mux30~8_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~11 .lut_mask = 16'hDDA0;
defparam \mips_core|RF|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux30~16 (
// Equation(s):
// \mips_core|RF|Mux30~16_combout  = (\mips_core|RF|Mux31~10_combout  & ((\mips_core|RF|Mux31~13_combout ) # ((\mips_core|RF|Mux30~11_combout )))) # (!\mips_core|RF|Mux31~10_combout  & (!\mips_core|RF|Mux31~13_combout  & (\mips_core|RF|Mux30~15_combout )))

	.dataa(\mips_core|RF|Mux31~10_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux30~15_combout ),
	.datad(\mips_core|RF|Mux30~11_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~16 .lut_mask = 16'hBA98;
defparam \mips_core|RF|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \mips_core|RF|Mux30~19 (
// Equation(s):
// \mips_core|RF|Mux30~19_combout  = (\mips_core|RF|Mux31~13_combout  & ((\mips_core|RF|Mux30~16_combout  & (\mips_core|RF|Mux30~18_combout )) # (!\mips_core|RF|Mux30~16_combout  & ((\mips_core|RF|Mux30~1_combout ))))) # (!\mips_core|RF|Mux31~13_combout  & 
// (((\mips_core|RF|Mux30~16_combout ))))

	.dataa(\mips_core|RF|Mux30~18_combout ),
	.datab(\mips_core|RF|Mux31~13_combout ),
	.datac(\mips_core|RF|Mux30~1_combout ),
	.datad(\mips_core|RF|Mux30~16_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~19 .lut_mask = 16'hBBC0;
defparam \mips_core|RF|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \mips_core|PC_next[1]~2 (
// Equation(s):
// \mips_core|PC_next[1]~2_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~2_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[1]~2_combout )))))

	.dataa(\mips_core|Add1~2_combout ),
	.datab(\mips_core|PC_add_1[1]~2_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[1]~2 .lut_mask = 16'hFA0C;
defparam \mips_core|PC_next[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \mips_core|PC_next[1]~3 (
// Equation(s):
// \mips_core|PC_next[1]~3_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[1]~2_combout  & (\mips_core|RF|Mux30~19_combout )) # (!\mips_core|PC_next[1]~2_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[1]~2_combout ))))

	.dataa(\mips_core|RF|Mux30~19_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\mips_core|PC_next[1]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[1]~3 .lut_mask = 16'hBBC0;
defparam \mips_core|PC_next[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \mips_core|PC[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[1] .is_wysiwyg = "true";
defparam \mips_core|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \mips_core|PC_next[0]~0 (
// Equation(s):
// \mips_core|PC_next[0]~0_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[0]~0_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[0]~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[0]~0 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \mips_core|PC_next[0]~1 (
// Equation(s):
// \mips_core|PC_next[0]~1_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[0]~0_combout  & ((\mips_core|RF|Mux31~24_combout ))) # (!\mips_core|PC_next[0]~0_combout  & (\mips_core|Add1~0_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[0]~0_combout ))))

	.dataa(\mips_core|Add1~0_combout ),
	.datab(\mips_core|PC[4]~6_combout ),
	.datac(\mips_core|RF|Mux31~24_combout ),
	.datad(\mips_core|PC_next[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[0]~1 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \mips_core|PC[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[0] .is_wysiwyg = "true";
defparam \mips_core|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \mips_core|CU|Jump~0 (
// Equation(s):
// \mips_core|CU|Jump~0_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (!\Reset~input_o  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\Reset~input_o ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\mips_core|CU|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|Jump~0 .lut_mask = 16'h0004;
defparam \mips_core|CU|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \mips_core|CU|MemWrite~0 (
// Equation(s):
// \mips_core|CU|MemWrite~0_combout  = (\mips_core|CU|Jump~0_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips_core|CU|Jump~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|MemWrite~0 .lut_mask = 16'h8000;
defparam \mips_core|CU|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \mips_core|PC_add_1[8]~16 (
// Equation(s):
// \mips_core|PC_add_1[8]~16_combout  = (\mips_core|PC [8] & (\mips_core|PC_add_1[7]~15  $ (GND))) # (!\mips_core|PC [8] & (!\mips_core|PC_add_1[7]~15  & VCC))
// \mips_core|PC_add_1[8]~17  = CARRY((\mips_core|PC [8] & !\mips_core|PC_add_1[7]~15 ))

	.dataa(\mips_core|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[7]~15 ),
	.combout(\mips_core|PC_add_1[8]~16_combout ),
	.cout(\mips_core|PC_add_1[8]~17 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[8]~16 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \mips_core|Add1~16 (
// Equation(s):
// \mips_core|Add1~16_combout  = ((\mips_core|PC_add_1[8]~16_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  $ (!\mips_core|Add1~15 )))) # (GND)
// \mips_core|Add1~17  = CARRY((\mips_core|PC_add_1[8]~16_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ) # (!\mips_core|Add1~15 ))) # (!\mips_core|PC_add_1[8]~16_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  & !\mips_core|Add1~15 )))

	.dataa(\mips_core|PC_add_1[8]~16_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~15 ),
	.combout(\mips_core|Add1~16_combout ),
	.cout(\mips_core|Add1~17 ));
// synopsys translate_off
defparam \mips_core|Add1~16 .lut_mask = 16'h698E;
defparam \mips_core|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \mips_core|PC_next[8]~16 (
// Equation(s):
// \mips_core|PC_next[8]~16_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ) # ((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_add_1[8]~16_combout  & 
// !\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC_add_1[8]~16_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[8]~16 .lut_mask = 16'hCCB8;
defparam \mips_core|PC_next[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \mips_core|PC_next[8]~17 (
// Equation(s):
// \mips_core|PC_next[8]~17_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[8]~16_combout  & (\mips_core|RF|Mux23~19_combout )) # (!\mips_core|PC_next[8]~16_combout  & ((\mips_core|Add1~16_combout ))))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[8]~16_combout ))))

	.dataa(\mips_core|RF|Mux23~19_combout ),
	.datab(\mips_core|PC[4]~6_combout ),
	.datac(\mips_core|Add1~16_combout ),
	.datad(\mips_core|PC_next[8]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[8]~17 .lut_mask = 16'hBBC0;
defparam \mips_core|PC_next[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \mips_core|PC[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[8]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[8] .is_wysiwyg = "true";
defparam \mips_core|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \mips_core|PC_add_1[9]~18 (
// Equation(s):
// \mips_core|PC_add_1[9]~18_combout  = (\mips_core|PC [9] & (!\mips_core|PC_add_1[8]~17 )) # (!\mips_core|PC [9] & ((\mips_core|PC_add_1[8]~17 ) # (GND)))
// \mips_core|PC_add_1[9]~19  = CARRY((!\mips_core|PC_add_1[8]~17 ) # (!\mips_core|PC [9]))

	.dataa(\mips_core|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[8]~17 ),
	.combout(\mips_core|PC_add_1[9]~18_combout ),
	.cout(\mips_core|PC_add_1[9]~19 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[9]~18 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \mips_core|Add1~18 (
// Equation(s):
// \mips_core|Add1~18_combout  = (\mips_core|PC_add_1[9]~18_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & (\mips_core|Add1~17  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & (!\mips_core|Add1~17 
// )))) # (!\mips_core|PC_add_1[9]~18_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & (!\mips_core|Add1~17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & ((\mips_core|Add1~17 ) # (GND)))))
// \mips_core|Add1~19  = CARRY((\mips_core|PC_add_1[9]~18_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & !\mips_core|Add1~17 )) # (!\mips_core|PC_add_1[9]~18_combout  & ((!\mips_core|Add1~17 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\mips_core|PC_add_1[9]~18_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~17 ),
	.combout(\mips_core|Add1~18_combout ),
	.cout(\mips_core|Add1~19 ));
// synopsys translate_off
defparam \mips_core|Add1~18 .lut_mask = 16'h9617;
defparam \mips_core|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \mips_core|PC_next[9]~18 (
// Equation(s):
// \mips_core|PC_next[9]~18_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & ((\mips_core|Add1~18_combout ))) # (!\mips_core|PC[4]~6_combout  & 
// (\mips_core|PC_add_1[9]~18_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|PC_add_1[9]~18_combout ),
	.datac(\mips_core|Add1~18_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[9]~18 .lut_mask = 16'hFA44;
defparam \mips_core|PC_next[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \mips_core|PC_next[9]~19 (
// Equation(s):
// \mips_core|PC_next[9]~19_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[9]~18_combout  & (\mips_core|RF|Mux22~19_combout )) # (!\mips_core|PC_next[9]~18_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[9]~18_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|RF|Mux22~19_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\mips_core|PC_next[9]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[9]~19 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \mips_core|PC[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[9]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[9] .is_wysiwyg = "true";
defparam \mips_core|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \mips_core|PC_add_1[10]~20 (
// Equation(s):
// \mips_core|PC_add_1[10]~20_combout  = (\mips_core|PC [10] & (\mips_core|PC_add_1[9]~19  $ (GND))) # (!\mips_core|PC [10] & (!\mips_core|PC_add_1[9]~19  & VCC))
// \mips_core|PC_add_1[10]~21  = CARRY((\mips_core|PC [10] & !\mips_core|PC_add_1[9]~19 ))

	.dataa(\mips_core|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[9]~19 ),
	.combout(\mips_core|PC_add_1[10]~20_combout ),
	.cout(\mips_core|PC_add_1[10]~21 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[10]~20 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \mips_core|Add1~20 (
// Equation(s):
// \mips_core|Add1~20_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  $ (\mips_core|PC_add_1[10]~20_combout  $ (!\mips_core|Add1~19 )))) # (GND)
// \mips_core|Add1~21  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  & ((\mips_core|PC_add_1[10]~20_combout ) # (!\mips_core|Add1~19 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  & 
// (\mips_core|PC_add_1[10]~20_combout  & !\mips_core|Add1~19 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\mips_core|PC_add_1[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~19 ),
	.combout(\mips_core|Add1~20_combout ),
	.cout(\mips_core|Add1~21 ));
// synopsys translate_off
defparam \mips_core|Add1~20 .lut_mask = 16'h698E;
defparam \mips_core|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \mips_core|PC_next[10]~20 (
// Equation(s):
// \mips_core|PC_next[10]~20_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[10]~20_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[10]~20_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[10]~20 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \mips_core|PC_next[10]~21 (
// Equation(s):
// \mips_core|PC_next[10]~21_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[10]~20_combout  & ((\mips_core|RF|Mux21~19_combout ))) # (!\mips_core|PC_next[10]~20_combout  & (\mips_core|Add1~20_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[10]~20_combout ))))

	.dataa(\mips_core|Add1~20_combout ),
	.datab(\mips_core|RF|Mux21~19_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[10]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[10]~21 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \mips_core|PC[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[10]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[10] .is_wysiwyg = "true";
defparam \mips_core|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \mips_core|PC_add_1[11]~22 (
// Equation(s):
// \mips_core|PC_add_1[11]~22_combout  = (\mips_core|PC [11] & (!\mips_core|PC_add_1[10]~21 )) # (!\mips_core|PC [11] & ((\mips_core|PC_add_1[10]~21 ) # (GND)))
// \mips_core|PC_add_1[11]~23  = CARRY((!\mips_core|PC_add_1[10]~21 ) # (!\mips_core|PC [11]))

	.dataa(\mips_core|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[10]~21 ),
	.combout(\mips_core|PC_add_1[11]~22_combout ),
	.cout(\mips_core|PC_add_1[11]~23 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[11]~22 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \mips_core|Add1~22 (
// Equation(s):
// \mips_core|Add1~22_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & ((\mips_core|PC_add_1[11]~22_combout  & (\mips_core|Add1~21  & VCC)) # (!\mips_core|PC_add_1[11]~22_combout  & (!\mips_core|Add1~21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & ((\mips_core|PC_add_1[11]~22_combout  & (!\mips_core|Add1~21 )) # (!\mips_core|PC_add_1[11]~22_combout  & ((\mips_core|Add1~21 ) # (GND)))))
// \mips_core|Add1~23  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & (!\mips_core|PC_add_1[11]~22_combout  & !\mips_core|Add1~21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & ((!\mips_core|Add1~21 ) # 
// (!\mips_core|PC_add_1[11]~22_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\mips_core|PC_add_1[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~21 ),
	.combout(\mips_core|Add1~22_combout ),
	.cout(\mips_core|Add1~23 ));
// synopsys translate_off
defparam \mips_core|Add1~22 .lut_mask = 16'h9617;
defparam \mips_core|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \mips_core|PC_next[11]~22 (
// Equation(s):
// \mips_core|PC_next[11]~22_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & ((\mips_core|Add1~22_combout ))) # (!\mips_core|PC[4]~6_combout  & 
// (\mips_core|PC_add_1[11]~22_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|PC_add_1[11]~22_combout ),
	.datac(\mips_core|Add1~22_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[11]~22 .lut_mask = 16'hFA44;
defparam \mips_core|PC_next[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \mips_core|PC_next[11]~23 (
// Equation(s):
// \mips_core|PC_next[11]~23_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[11]~22_combout  & (\mips_core|RF|Mux20~19_combout )) # (!\mips_core|PC_next[11]~22_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[11]~22_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|RF|Mux20~19_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\mips_core|PC_next[11]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[11]~23 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \mips_core|PC[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[11]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[11] .is_wysiwyg = "true";
defparam \mips_core|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \mips_core|PC_add_1[12]~24 (
// Equation(s):
// \mips_core|PC_add_1[12]~24_combout  = (\mips_core|PC [12] & (\mips_core|PC_add_1[11]~23  $ (GND))) # (!\mips_core|PC [12] & (!\mips_core|PC_add_1[11]~23  & VCC))
// \mips_core|PC_add_1[12]~25  = CARRY((\mips_core|PC [12] & !\mips_core|PC_add_1[11]~23 ))

	.dataa(gnd),
	.datab(\mips_core|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[11]~23 ),
	.combout(\mips_core|PC_add_1[12]~24_combout ),
	.cout(\mips_core|PC_add_1[12]~25 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[12]~24 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \mips_core|Add1~24 (
// Equation(s):
// \mips_core|Add1~24_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  $ (\mips_core|PC_add_1[12]~24_combout  $ (!\mips_core|Add1~23 )))) # (GND)
// \mips_core|Add1~25  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  & ((\mips_core|PC_add_1[12]~24_combout ) # (!\mips_core|Add1~23 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  & 
// (\mips_core|PC_add_1[12]~24_combout  & !\mips_core|Add1~23 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\mips_core|PC_add_1[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~23 ),
	.combout(\mips_core|Add1~24_combout ),
	.cout(\mips_core|Add1~25 ));
// synopsys translate_off
defparam \mips_core|Add1~24 .lut_mask = 16'h698E;
defparam \mips_core|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \mips_core|PC_next[12]~24 (
// Equation(s):
// \mips_core|PC_next[12]~24_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ) # ((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (((!\mips_core|PC[4]~6_combout  & 
// \mips_core|PC_add_1[12]~24_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_add_1[12]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[12]~24 .lut_mask = 16'hADA8;
defparam \mips_core|PC_next[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \mips_core|PC_next[12]~25 (
// Equation(s):
// \mips_core|PC_next[12]~25_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[12]~24_combout  & (\mips_core|RF|Mux19~19_combout )) # (!\mips_core|PC_next[12]~24_combout  & ((\mips_core|Add1~24_combout ))))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[12]~24_combout ))))

	.dataa(\mips_core|RF|Mux19~19_combout ),
	.datab(\mips_core|Add1~24_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[12]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[12]~25 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \mips_core|PC[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[12] .is_wysiwyg = "true";
defparam \mips_core|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \mips_core|PC_add_1[13]~26 (
// Equation(s):
// \mips_core|PC_add_1[13]~26_combout  = (\mips_core|PC [13] & (!\mips_core|PC_add_1[12]~25 )) # (!\mips_core|PC [13] & ((\mips_core|PC_add_1[12]~25 ) # (GND)))
// \mips_core|PC_add_1[13]~27  = CARRY((!\mips_core|PC_add_1[12]~25 ) # (!\mips_core|PC [13]))

	.dataa(\mips_core|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[12]~25 ),
	.combout(\mips_core|PC_add_1[13]~26_combout ),
	.cout(\mips_core|PC_add_1[13]~27 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[13]~26 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \mips_core|Add1~26 (
// Equation(s):
// \mips_core|Add1~26_combout  = (\mips_core|PC_add_1[13]~26_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & (\mips_core|Add1~25  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & (!\mips_core|Add1~25 
// )))) # (!\mips_core|PC_add_1[13]~26_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & (!\mips_core|Add1~25 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & ((\mips_core|Add1~25 ) # (GND)))))
// \mips_core|Add1~27  = CARRY((\mips_core|PC_add_1[13]~26_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & !\mips_core|Add1~25 )) # (!\mips_core|PC_add_1[13]~26_combout  & ((!\mips_core|Add1~25 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\mips_core|PC_add_1[13]~26_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~25 ),
	.combout(\mips_core|Add1~26_combout ),
	.cout(\mips_core|Add1~27 ));
// synopsys translate_off
defparam \mips_core|Add1~26 .lut_mask = 16'h9617;
defparam \mips_core|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \mips_core|PC_next[13]~26 (
// Equation(s):
// \mips_core|PC_next[13]~26_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~26_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[13]~26_combout )))))

	.dataa(\mips_core|Add1~26_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_add_1[13]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[13]~26 .lut_mask = 16'hE3E0;
defparam \mips_core|PC_next[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \mips_core|PC_next[13]~27 (
// Equation(s):
// \mips_core|PC_next[13]~27_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[13]~26_combout  & (\mips_core|RF|Mux18~19_combout )) # (!\mips_core|PC_next[13]~26_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[13]~26_combout ))))

	.dataa(\mips_core|RF|Mux18~19_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC_next[13]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[13]~27 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \mips_core|PC[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[13]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[13] .is_wysiwyg = "true";
defparam \mips_core|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \mips_core|PC_add_1[14]~28 (
// Equation(s):
// \mips_core|PC_add_1[14]~28_combout  = (\mips_core|PC [14] & (\mips_core|PC_add_1[13]~27  $ (GND))) # (!\mips_core|PC [14] & (!\mips_core|PC_add_1[13]~27  & VCC))
// \mips_core|PC_add_1[14]~29  = CARRY((\mips_core|PC [14] & !\mips_core|PC_add_1[13]~27 ))

	.dataa(gnd),
	.datab(\mips_core|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[13]~27 ),
	.combout(\mips_core|PC_add_1[14]~28_combout ),
	.cout(\mips_core|PC_add_1[14]~29 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[14]~28 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \mips_core|Add1~28 (
// Equation(s):
// \mips_core|Add1~28_combout  = ((\mips_core|PC_add_1[14]~28_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  $ (!\mips_core|Add1~27 )))) # (GND)
// \mips_core|Add1~29  = CARRY((\mips_core|PC_add_1[14]~28_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ) # (!\mips_core|Add1~27 ))) # (!\mips_core|PC_add_1[14]~28_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  & !\mips_core|Add1~27 )))

	.dataa(\mips_core|PC_add_1[14]~28_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~27 ),
	.combout(\mips_core|Add1~28_combout ),
	.cout(\mips_core|Add1~29 ));
// synopsys translate_off
defparam \mips_core|Add1~28 .lut_mask = 16'h698E;
defparam \mips_core|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \mips_core|PC_next[14]~28 (
// Equation(s):
// \mips_core|PC_next[14]~28_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[14]~28_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[14]~28_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[14]~28 .lut_mask = 16'hCCE2;
defparam \mips_core|PC_next[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \mips_core|PC_next[14]~29 (
// Equation(s):
// \mips_core|PC_next[14]~29_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[14]~28_combout  & ((\mips_core|RF|Mux17~19_combout ))) # (!\mips_core|PC_next[14]~28_combout  & (\mips_core|Add1~28_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[14]~28_combout ))))

	.dataa(\mips_core|Add1~28_combout ),
	.datab(\mips_core|PC[4]~6_combout ),
	.datac(\mips_core|RF|Mux17~19_combout ),
	.datad(\mips_core|PC_next[14]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[14]~29 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \mips_core|PC[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[14]~29_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[14] .is_wysiwyg = "true";
defparam \mips_core|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \mips_core|PC_add_1[15]~30 (
// Equation(s):
// \mips_core|PC_add_1[15]~30_combout  = (\mips_core|PC [15] & (!\mips_core|PC_add_1[14]~29 )) # (!\mips_core|PC [15] & ((\mips_core|PC_add_1[14]~29 ) # (GND)))
// \mips_core|PC_add_1[15]~31  = CARRY((!\mips_core|PC_add_1[14]~29 ) # (!\mips_core|PC [15]))

	.dataa(\mips_core|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[14]~29 ),
	.combout(\mips_core|PC_add_1[15]~30_combout ),
	.cout(\mips_core|PC_add_1[15]~31 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[15]~30 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \mips_core|Add1~30 (
// Equation(s):
// \mips_core|Add1~30_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[15]~30_combout  & (\mips_core|Add1~29  & VCC)) # (!\mips_core|PC_add_1[15]~30_combout  & (!\mips_core|Add1~29 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[15]~30_combout  & (!\mips_core|Add1~29 )) # (!\mips_core|PC_add_1[15]~30_combout  & ((\mips_core|Add1~29 ) # (GND)))))
// \mips_core|Add1~31  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[15]~30_combout  & !\mips_core|Add1~29 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~29 ) # 
// (!\mips_core|PC_add_1[15]~30_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~29 ),
	.combout(\mips_core|Add1~30_combout ),
	.cout(\mips_core|Add1~31 ));
// synopsys translate_off
defparam \mips_core|Add1~30 .lut_mask = 16'h9617;
defparam \mips_core|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \mips_core|PC_next[15]~30 (
// Equation(s):
// \mips_core|PC_next[15]~30_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~30_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[15]~30_combout )))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|Add1~30_combout ),
	.datac(\mips_core|PC_add_1[15]~30_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[15]~30 .lut_mask = 16'hEE50;
defparam \mips_core|PC_next[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \mips_core|PC_next[15]~31 (
// Equation(s):
// \mips_core|PC_next[15]~31_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[15]~30_combout  & ((\mips_core|RF|Mux16~19_combout ))) # (!\mips_core|PC_next[15]~30_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[15]~30_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|RF|Mux16~19_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC_next[15]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[15]~31 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \mips_core|PC[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[15]~31_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[15] .is_wysiwyg = "true";
defparam \mips_core|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \mips_core|PC_add_1[16]~32 (
// Equation(s):
// \mips_core|PC_add_1[16]~32_combout  = (\mips_core|PC [16] & (\mips_core|PC_add_1[15]~31  $ (GND))) # (!\mips_core|PC [16] & (!\mips_core|PC_add_1[15]~31  & VCC))
// \mips_core|PC_add_1[16]~33  = CARRY((\mips_core|PC [16] & !\mips_core|PC_add_1[15]~31 ))

	.dataa(\mips_core|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[15]~31 ),
	.combout(\mips_core|PC_add_1[16]~32_combout ),
	.cout(\mips_core|PC_add_1[16]~33 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[16]~32 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \mips_core|Add1~32 (
// Equation(s):
// \mips_core|Add1~32_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[16]~32_combout  $ (!\mips_core|Add1~31 )))) # (GND)
// \mips_core|Add1~33  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[16]~32_combout ) # (!\mips_core|Add1~31 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[16]~32_combout  & !\mips_core|Add1~31 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~31 ),
	.combout(\mips_core|Add1~32_combout ),
	.cout(\mips_core|Add1~33 ));
// synopsys translate_off
defparam \mips_core|Add1~32 .lut_mask = 16'h698E;
defparam \mips_core|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \mips_core|PC_next[16]~32 (
// Equation(s):
// \mips_core|PC_next[16]~32_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout ) # (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[16]~32_combout  & 
// (!\mips_core|PC[4]~6_combout )))

	.dataa(\mips_core|PC_add_1[16]~32_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|PC_next[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[16]~32 .lut_mask = 16'hCEC2;
defparam \mips_core|PC_next[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \mips_core|PC_next[16]~33 (
// Equation(s):
// \mips_core|PC_next[16]~33_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[16]~32_combout  & ((\mips_core|RF|Mux15~19_combout ))) # (!\mips_core|PC_next[16]~32_combout  & (\mips_core|Add1~32_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[16]~32_combout ))))

	.dataa(\mips_core|Add1~32_combout ),
	.datab(\mips_core|RF|Mux15~19_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[16]~32_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[16]~33 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \mips_core|PC[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[16]~33_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[16] .is_wysiwyg = "true";
defparam \mips_core|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \mips_core|PC_add_1[17]~34 (
// Equation(s):
// \mips_core|PC_add_1[17]~34_combout  = (\mips_core|PC [17] & (!\mips_core|PC_add_1[16]~33 )) # (!\mips_core|PC [17] & ((\mips_core|PC_add_1[16]~33 ) # (GND)))
// \mips_core|PC_add_1[17]~35  = CARRY((!\mips_core|PC_add_1[16]~33 ) # (!\mips_core|PC [17]))

	.dataa(gnd),
	.datab(\mips_core|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[16]~33 ),
	.combout(\mips_core|PC_add_1[17]~34_combout ),
	.cout(\mips_core|PC_add_1[17]~35 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[17]~34 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \mips_core|Add1~34 (
// Equation(s):
// \mips_core|Add1~34_combout  = (\mips_core|PC_add_1[17]~34_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~33  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~33 
// )))) # (!\mips_core|PC_add_1[17]~34_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~33 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~33 ) # (GND)))))
// \mips_core|Add1~35  = CARRY((\mips_core|PC_add_1[17]~34_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~33 )) # (!\mips_core|PC_add_1[17]~34_combout  & ((!\mips_core|Add1~33 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[17]~34_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~33 ),
	.combout(\mips_core|Add1~34_combout ),
	.cout(\mips_core|Add1~35 ));
// synopsys translate_off
defparam \mips_core|Add1~34 .lut_mask = 16'h9617;
defparam \mips_core|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \mips_core|PC_next[17]~34 (
// Equation(s):
// \mips_core|PC_next[17]~34_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~34_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[17]~34_combout )))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|Add1~34_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_add_1[17]~34_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[17]~34 .lut_mask = 16'hE5E0;
defparam \mips_core|PC_next[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \mips_core|PC_next[17]~35 (
// Equation(s):
// \mips_core|PC_next[17]~35_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[17]~34_combout  & (\mips_core|RF|Mux14~19_combout )) # (!\mips_core|PC_next[17]~34_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[17]~34_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|RF|Mux14~19_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|PC_next[17]~34_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[17]~35 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \mips_core|PC[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[17]~35_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[17] .is_wysiwyg = "true";
defparam \mips_core|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \mips_core|PC_add_1[18]~36 (
// Equation(s):
// \mips_core|PC_add_1[18]~36_combout  = (\mips_core|PC [18] & (\mips_core|PC_add_1[17]~35  $ (GND))) # (!\mips_core|PC [18] & (!\mips_core|PC_add_1[17]~35  & VCC))
// \mips_core|PC_add_1[18]~37  = CARRY((\mips_core|PC [18] & !\mips_core|PC_add_1[17]~35 ))

	.dataa(gnd),
	.datab(\mips_core|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[17]~35 ),
	.combout(\mips_core|PC_add_1[18]~36_combout ),
	.cout(\mips_core|PC_add_1[18]~37 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[18]~36 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \mips_core|Add1~36 (
// Equation(s):
// \mips_core|Add1~36_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[18]~36_combout  $ (!\mips_core|Add1~35 )))) # (GND)
// \mips_core|Add1~37  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[18]~36_combout ) # (!\mips_core|Add1~35 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[18]~36_combout  & !\mips_core|Add1~35 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~35 ),
	.combout(\mips_core|Add1~36_combout ),
	.cout(\mips_core|Add1~37 ));
// synopsys translate_off
defparam \mips_core|Add1~36 .lut_mask = 16'h698E;
defparam \mips_core|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \mips_core|PC_next[18]~36 (
// Equation(s):
// \mips_core|PC_next[18]~36_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ) # ((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_add_1[18]~36_combout  & 
// !\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|PC_add_1[18]~36_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[18]~36 .lut_mask = 16'hAAD8;
defparam \mips_core|PC_next[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \mips_core|PC_next[18]~37 (
// Equation(s):
// \mips_core|PC_next[18]~37_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[18]~36_combout  & ((\mips_core|RF|Mux13~19_combout ))) # (!\mips_core|PC_next[18]~36_combout  & (\mips_core|Add1~36_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[18]~36_combout ))))

	.dataa(\mips_core|Add1~36_combout ),
	.datab(\mips_core|PC[4]~6_combout ),
	.datac(\mips_core|RF|Mux13~19_combout ),
	.datad(\mips_core|PC_next[18]~36_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[18]~37 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \mips_core|PC[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[18]~37_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[18] .is_wysiwyg = "true";
defparam \mips_core|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \mips_core|PC_add_1[19]~38 (
// Equation(s):
// \mips_core|PC_add_1[19]~38_combout  = (\mips_core|PC [19] & (!\mips_core|PC_add_1[18]~37 )) # (!\mips_core|PC [19] & ((\mips_core|PC_add_1[18]~37 ) # (GND)))
// \mips_core|PC_add_1[19]~39  = CARRY((!\mips_core|PC_add_1[18]~37 ) # (!\mips_core|PC [19]))

	.dataa(gnd),
	.datab(\mips_core|PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[18]~37 ),
	.combout(\mips_core|PC_add_1[19]~38_combout ),
	.cout(\mips_core|PC_add_1[19]~39 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[19]~38 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \mips_core|Add1~38 (
// Equation(s):
// \mips_core|Add1~38_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[19]~38_combout  & (\mips_core|Add1~37  & VCC)) # (!\mips_core|PC_add_1[19]~38_combout  & (!\mips_core|Add1~37 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[19]~38_combout  & (!\mips_core|Add1~37 )) # (!\mips_core|PC_add_1[19]~38_combout  & ((\mips_core|Add1~37 ) # (GND)))))
// \mips_core|Add1~39  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[19]~38_combout  & !\mips_core|Add1~37 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~37 ) # 
// (!\mips_core|PC_add_1[19]~38_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~37 ),
	.combout(\mips_core|Add1~38_combout ),
	.cout(\mips_core|Add1~39 ));
// synopsys translate_off
defparam \mips_core|Add1~38 .lut_mask = 16'h9617;
defparam \mips_core|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \mips_core|PC_next[19]~38 (
// Equation(s):
// \mips_core|PC_next[19]~38_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~38_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[19]~38_combout )))))

	.dataa(\mips_core|Add1~38_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC_add_1[19]~38_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[19]~38 .lut_mask = 16'hEE30;
defparam \mips_core|PC_next[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \mips_core|PC_next[19]~39 (
// Equation(s):
// \mips_core|PC_next[19]~39_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[19]~38_combout  & ((\mips_core|RF|Mux12~19_combout ))) # (!\mips_core|PC_next[19]~38_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[19]~38_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|RF|Mux12~19_combout ),
	.datad(\mips_core|PC_next[19]~38_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[19]~39 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \mips_core|PC[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[19]~39_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[19] .is_wysiwyg = "true";
defparam \mips_core|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \mips_core|PC_add_1[20]~40 (
// Equation(s):
// \mips_core|PC_add_1[20]~40_combout  = (\mips_core|PC [20] & (\mips_core|PC_add_1[19]~39  $ (GND))) # (!\mips_core|PC [20] & (!\mips_core|PC_add_1[19]~39  & VCC))
// \mips_core|PC_add_1[20]~41  = CARRY((\mips_core|PC [20] & !\mips_core|PC_add_1[19]~39 ))

	.dataa(gnd),
	.datab(\mips_core|PC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[19]~39 ),
	.combout(\mips_core|PC_add_1[20]~40_combout ),
	.cout(\mips_core|PC_add_1[20]~41 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[20]~40 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \mips_core|Add1~40 (
// Equation(s):
// \mips_core|Add1~40_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[20]~40_combout  $ (!\mips_core|Add1~39 )))) # (GND)
// \mips_core|Add1~41  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[20]~40_combout ) # (!\mips_core|Add1~39 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[20]~40_combout  & !\mips_core|Add1~39 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~39 ),
	.combout(\mips_core|Add1~40_combout ),
	.cout(\mips_core|Add1~41 ));
// synopsys translate_off
defparam \mips_core|Add1~40 .lut_mask = 16'h698E;
defparam \mips_core|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \mips_core|PC_next[20]~40 (
// Equation(s):
// \mips_core|PC_next[20]~40_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ) # ((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_add_1[20]~40_combout  & 
// !\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\mips_core|PC_add_1[20]~40_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[20]~40 .lut_mask = 16'hF0AC;
defparam \mips_core|PC_next[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \mips_core|PC_next[20]~41 (
// Equation(s):
// \mips_core|PC_next[20]~41_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[20]~40_combout  & ((\mips_core|RF|Mux11~19_combout ))) # (!\mips_core|PC_next[20]~40_combout  & (\mips_core|Add1~40_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[20]~40_combout ))))

	.dataa(\mips_core|Add1~40_combout ),
	.datab(\mips_core|RF|Mux11~19_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[20]~40_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[20]~41 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \mips_core|PC[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[20]~41_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[20] .is_wysiwyg = "true";
defparam \mips_core|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \mips_core|PC_add_1[21]~42 (
// Equation(s):
// \mips_core|PC_add_1[21]~42_combout  = (\mips_core|PC [21] & (!\mips_core|PC_add_1[20]~41 )) # (!\mips_core|PC [21] & ((\mips_core|PC_add_1[20]~41 ) # (GND)))
// \mips_core|PC_add_1[21]~43  = CARRY((!\mips_core|PC_add_1[20]~41 ) # (!\mips_core|PC [21]))

	.dataa(\mips_core|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[20]~41 ),
	.combout(\mips_core|PC_add_1[21]~42_combout ),
	.cout(\mips_core|PC_add_1[21]~43 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[21]~42 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \mips_core|Add1~42 (
// Equation(s):
// \mips_core|Add1~42_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[21]~42_combout  & (\mips_core|Add1~41  & VCC)) # (!\mips_core|PC_add_1[21]~42_combout  & (!\mips_core|Add1~41 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[21]~42_combout  & (!\mips_core|Add1~41 )) # (!\mips_core|PC_add_1[21]~42_combout  & ((\mips_core|Add1~41 ) # (GND)))))
// \mips_core|Add1~43  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[21]~42_combout  & !\mips_core|Add1~41 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~41 ) # 
// (!\mips_core|PC_add_1[21]~42_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~41 ),
	.combout(\mips_core|Add1~42_combout ),
	.cout(\mips_core|Add1~43 ));
// synopsys translate_off
defparam \mips_core|Add1~42 .lut_mask = 16'h9617;
defparam \mips_core|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \mips_core|PC_next[21]~42 (
// Equation(s):
// \mips_core|PC_next[21]~42_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & ((\mips_core|Add1~42_combout ))) # (!\mips_core|PC[4]~6_combout  & 
// (\mips_core|PC_add_1[21]~42_combout ))))

	.dataa(\mips_core|PC_add_1[21]~42_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|Add1~42_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[21]~42 .lut_mask = 16'hFC22;
defparam \mips_core|PC_next[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \mips_core|PC_next[21]~43 (
// Equation(s):
// \mips_core|PC_next[21]~43_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[21]~42_combout  & ((\mips_core|RF|Mux10~19_combout ))) # (!\mips_core|PC_next[21]~42_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[21]~42_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|RF|Mux10~19_combout ),
	.datad(\mips_core|PC_next[21]~42_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[21]~43 .lut_mask = 16'hF388;
defparam \mips_core|PC_next[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \mips_core|PC[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[21]~43_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[21] .is_wysiwyg = "true";
defparam \mips_core|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \mips_core|PC_add_1[22]~44 (
// Equation(s):
// \mips_core|PC_add_1[22]~44_combout  = (\mips_core|PC [22] & (\mips_core|PC_add_1[21]~43  $ (GND))) # (!\mips_core|PC [22] & (!\mips_core|PC_add_1[21]~43  & VCC))
// \mips_core|PC_add_1[22]~45  = CARRY((\mips_core|PC [22] & !\mips_core|PC_add_1[21]~43 ))

	.dataa(gnd),
	.datab(\mips_core|PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[21]~43 ),
	.combout(\mips_core|PC_add_1[22]~44_combout ),
	.cout(\mips_core|PC_add_1[22]~45 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[22]~44 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \mips_core|Add1~44 (
// Equation(s):
// \mips_core|Add1~44_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[22]~44_combout  $ (!\mips_core|Add1~43 )))) # (GND)
// \mips_core|Add1~45  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[22]~44_combout ) # (!\mips_core|Add1~43 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[22]~44_combout  & !\mips_core|Add1~43 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~43 ),
	.combout(\mips_core|Add1~44_combout ),
	.cout(\mips_core|Add1~45 ));
// synopsys translate_off
defparam \mips_core|Add1~44 .lut_mask = 16'h698E;
defparam \mips_core|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \mips_core|PC_next[22]~44 (
// Equation(s):
// \mips_core|PC_next[22]~44_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # (\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (\mips_core|PC_add_1[22]~44_combout  & 
// ((!\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|PC_add_1[22]~44_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[22]~44 .lut_mask = 16'hCCE2;
defparam \mips_core|PC_next[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \mips_core|PC_next[22]~45 (
// Equation(s):
// \mips_core|PC_next[22]~45_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[22]~44_combout  & ((\mips_core|RF|Mux9~19_combout ))) # (!\mips_core|PC_next[22]~44_combout  & (\mips_core|Add1~44_combout )))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[22]~44_combout ))))

	.dataa(\mips_core|Add1~44_combout ),
	.datab(\mips_core|RF|Mux9~19_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[22]~44_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[22]~45 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \mips_core|PC[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[22]~45_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[22] .is_wysiwyg = "true";
defparam \mips_core|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \mips_core|PC_add_1[23]~46 (
// Equation(s):
// \mips_core|PC_add_1[23]~46_combout  = (\mips_core|PC [23] & (!\mips_core|PC_add_1[22]~45 )) # (!\mips_core|PC [23] & ((\mips_core|PC_add_1[22]~45 ) # (GND)))
// \mips_core|PC_add_1[23]~47  = CARRY((!\mips_core|PC_add_1[22]~45 ) # (!\mips_core|PC [23]))

	.dataa(gnd),
	.datab(\mips_core|PC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[22]~45 ),
	.combout(\mips_core|PC_add_1[23]~46_combout ),
	.cout(\mips_core|PC_add_1[23]~47 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[23]~46 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \mips_core|Add1~46 (
// Equation(s):
// \mips_core|Add1~46_combout  = (\mips_core|PC_add_1[23]~46_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~45  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~45 
// )))) # (!\mips_core|PC_add_1[23]~46_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~45 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~45 ) # (GND)))))
// \mips_core|Add1~47  = CARRY((\mips_core|PC_add_1[23]~46_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~45 )) # (!\mips_core|PC_add_1[23]~46_combout  & ((!\mips_core|Add1~45 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[23]~46_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~45 ),
	.combout(\mips_core|Add1~46_combout ),
	.cout(\mips_core|Add1~47 ));
// synopsys translate_off
defparam \mips_core|Add1~46 .lut_mask = 16'h9617;
defparam \mips_core|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \mips_core|PC_next[23]~46 (
// Equation(s):
// \mips_core|PC_next[23]~46_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~46_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[23]~46_combout )))))

	.dataa(\mips_core|Add1~46_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC_add_1[23]~46_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[23]~46 .lut_mask = 16'hEE30;
defparam \mips_core|PC_next[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \mips_core|PC_next[23]~47 (
// Equation(s):
// \mips_core|PC_next[23]~47_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[23]~46_combout  & (\mips_core|RF|Mux8~19_combout )) # (!\mips_core|PC_next[23]~46_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[23]~46_combout ))))

	.dataa(\mips_core|RF|Mux8~19_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mips_core|PC_next[23]~46_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[23]~47 .lut_mask = 16'hBBC0;
defparam \mips_core|PC_next[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \mips_core|PC[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[23]~47_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[23] .is_wysiwyg = "true";
defparam \mips_core|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \mips_core|PC_add_1[24]~48 (
// Equation(s):
// \mips_core|PC_add_1[24]~48_combout  = (\mips_core|PC [24] & (\mips_core|PC_add_1[23]~47  $ (GND))) # (!\mips_core|PC [24] & (!\mips_core|PC_add_1[23]~47  & VCC))
// \mips_core|PC_add_1[24]~49  = CARRY((\mips_core|PC [24] & !\mips_core|PC_add_1[23]~47 ))

	.dataa(gnd),
	.datab(\mips_core|PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[23]~47 ),
	.combout(\mips_core|PC_add_1[24]~48_combout ),
	.cout(\mips_core|PC_add_1[24]~49 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[24]~48 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \mips_core|Add1~48 (
// Equation(s):
// \mips_core|Add1~48_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[24]~48_combout  $ (!\mips_core|Add1~47 )))) # (GND)
// \mips_core|Add1~49  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[24]~48_combout ) # (!\mips_core|Add1~47 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[24]~48_combout  & !\mips_core|Add1~47 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~47 ),
	.combout(\mips_core|Add1~48_combout ),
	.cout(\mips_core|Add1~49 ));
// synopsys translate_off
defparam \mips_core|Add1~48 .lut_mask = 16'h698E;
defparam \mips_core|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \mips_core|PC_next[24]~48 (
// Equation(s):
// \mips_core|PC_next[24]~48_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ) # ((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_add_1[24]~48_combout  & 
// !\mips_core|PC[4]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|PC_add_1[24]~48_combout ),
	.datac(\mips_core|PC[4]~7_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[24]~48 .lut_mask = 16'hF0AC;
defparam \mips_core|PC_next[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \mips_core|PC_next[24]~49 (
// Equation(s):
// \mips_core|PC_next[24]~49_combout  = (\mips_core|PC[4]~6_combout  & ((\mips_core|PC_next[24]~48_combout  & (\mips_core|RF|Mux7~19_combout )) # (!\mips_core|PC_next[24]~48_combout  & ((\mips_core|Add1~48_combout ))))) # (!\mips_core|PC[4]~6_combout  & 
// (((\mips_core|PC_next[24]~48_combout ))))

	.dataa(\mips_core|RF|Mux7~19_combout ),
	.datab(\mips_core|Add1~48_combout ),
	.datac(\mips_core|PC[4]~6_combout ),
	.datad(\mips_core|PC_next[24]~48_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[24]~49 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \mips_core|PC[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[24]~49_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[24] .is_wysiwyg = "true";
defparam \mips_core|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \mips_core|PC_add_1[25]~50 (
// Equation(s):
// \mips_core|PC_add_1[25]~50_combout  = (\mips_core|PC [25] & (!\mips_core|PC_add_1[24]~49 )) # (!\mips_core|PC [25] & ((\mips_core|PC_add_1[24]~49 ) # (GND)))
// \mips_core|PC_add_1[25]~51  = CARRY((!\mips_core|PC_add_1[24]~49 ) # (!\mips_core|PC [25]))

	.dataa(\mips_core|PC [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[24]~49 ),
	.combout(\mips_core|PC_add_1[25]~50_combout ),
	.cout(\mips_core|PC_add_1[25]~51 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[25]~50 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \mips_core|Add1~50 (
// Equation(s):
// \mips_core|Add1~50_combout  = (\mips_core|PC_add_1[25]~50_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~49  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~49 
// )))) # (!\mips_core|PC_add_1[25]~50_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~49 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~49 ) # (GND)))))
// \mips_core|Add1~51  = CARRY((\mips_core|PC_add_1[25]~50_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~49 )) # (!\mips_core|PC_add_1[25]~50_combout  & ((!\mips_core|Add1~49 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[25]~50_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~49 ),
	.combout(\mips_core|Add1~50_combout ),
	.cout(\mips_core|Add1~51 ));
// synopsys translate_off
defparam \mips_core|Add1~50 .lut_mask = 16'h9617;
defparam \mips_core|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \mips_core|PC_next[25]~50 (
// Equation(s):
// \mips_core|PC_next[25]~50_combout  = (\mips_core|PC[4]~7_combout  & (((\mips_core|PC[4]~6_combout )))) # (!\mips_core|PC[4]~7_combout  & ((\mips_core|PC[4]~6_combout  & (\mips_core|Add1~50_combout )) # (!\mips_core|PC[4]~6_combout  & 
// ((\mips_core|PC_add_1[25]~50_combout )))))

	.dataa(\mips_core|Add1~50_combout ),
	.datab(\mips_core|PC[4]~7_combout ),
	.datac(\mips_core|PC_add_1[25]~50_combout ),
	.datad(\mips_core|PC[4]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[25]~50 .lut_mask = 16'hEE30;
defparam \mips_core|PC_next[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \mips_core|PC_next[25]~51 (
// Equation(s):
// \mips_core|PC_next[25]~51_combout  = (\mips_core|PC[4]~7_combout  & ((\mips_core|PC_next[25]~50_combout  & (\mips_core|RF|Mux6~19_combout )) # (!\mips_core|PC_next[25]~50_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ))))) # 
// (!\mips_core|PC[4]~7_combout  & (((\mips_core|PC_next[25]~50_combout ))))

	.dataa(\mips_core|PC[4]~7_combout ),
	.datab(\mips_core|RF|Mux6~19_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|PC_next[25]~50_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[25]~51 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \mips_core|PC[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[25]~51_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[25] .is_wysiwyg = "true";
defparam \mips_core|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \mips_core|PC_add_1[26]~52 (
// Equation(s):
// \mips_core|PC_add_1[26]~52_combout  = (\mips_core|PC [26] & (\mips_core|PC_add_1[25]~51  $ (GND))) # (!\mips_core|PC [26] & (!\mips_core|PC_add_1[25]~51  & VCC))
// \mips_core|PC_add_1[26]~53  = CARRY((\mips_core|PC [26] & !\mips_core|PC_add_1[25]~51 ))

	.dataa(\mips_core|PC [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[25]~51 ),
	.combout(\mips_core|PC_add_1[26]~52_combout ),
	.cout(\mips_core|PC_add_1[26]~53 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[26]~52 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \mips_core|Add1~52 (
// Equation(s):
// \mips_core|Add1~52_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[26]~52_combout  $ (!\mips_core|Add1~51 )))) # (GND)
// \mips_core|Add1~53  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[26]~52_combout ) # (!\mips_core|Add1~51 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[26]~52_combout  & !\mips_core|Add1~51 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~51 ),
	.combout(\mips_core|Add1~52_combout ),
	.cout(\mips_core|Add1~53 ));
// synopsys translate_off
defparam \mips_core|Add1~52 .lut_mask = 16'h698E;
defparam \mips_core|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \mips_core|PC[26]~0 (
// Equation(s):
// \mips_core|PC[26]~0_combout  = (\mips_core|PC_BEQ~12_combout  & ((\mips_core|Add1~52_combout ))) # (!\mips_core|PC_BEQ~12_combout  & (\mips_core|PC_add_1[26]~52_combout ))

	.dataa(\mips_core|PC_add_1[26]~52_combout ),
	.datab(\mips_core|Add1~52_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[26]~0 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \mips_core|PC[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[26]~0_combout ),
	.asdata(\mips_core|RF|Mux5~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[26] .is_wysiwyg = "true";
defparam \mips_core|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \mips_core|PC_add_1[27]~54 (
// Equation(s):
// \mips_core|PC_add_1[27]~54_combout  = (\mips_core|PC [27] & (!\mips_core|PC_add_1[26]~53 )) # (!\mips_core|PC [27] & ((\mips_core|PC_add_1[26]~53 ) # (GND)))
// \mips_core|PC_add_1[27]~55  = CARRY((!\mips_core|PC_add_1[26]~53 ) # (!\mips_core|PC [27]))

	.dataa(\mips_core|PC [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[26]~53 ),
	.combout(\mips_core|PC_add_1[27]~54_combout ),
	.cout(\mips_core|PC_add_1[27]~55 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[27]~54 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \mips_core|Add1~54 (
// Equation(s):
// \mips_core|Add1~54_combout  = (\mips_core|PC_add_1[27]~54_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~53  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~53 
// )))) # (!\mips_core|PC_add_1[27]~54_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~53 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~53 ) # (GND)))))
// \mips_core|Add1~55  = CARRY((\mips_core|PC_add_1[27]~54_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~53 )) # (!\mips_core|PC_add_1[27]~54_combout  & ((!\mips_core|Add1~53 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[27]~54_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~53 ),
	.combout(\mips_core|Add1~54_combout ),
	.cout(\mips_core|Add1~55 ));
// synopsys translate_off
defparam \mips_core|Add1~54 .lut_mask = 16'h9617;
defparam \mips_core|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \mips_core|PC[27]~1 (
// Equation(s):
// \mips_core|PC[27]~1_combout  = (\mips_core|PC_BEQ~12_combout  & ((\mips_core|Add1~54_combout ))) # (!\mips_core|PC_BEQ~12_combout  & (\mips_core|PC_add_1[27]~54_combout ))

	.dataa(\mips_core|PC_add_1[27]~54_combout ),
	.datab(\mips_core|Add1~54_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[27]~1 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \mips_core|PC[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[27]~1_combout ),
	.asdata(\mips_core|RF|Mux4~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[27] .is_wysiwyg = "true";
defparam \mips_core|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \mips_core|PC_add_1[28]~56 (
// Equation(s):
// \mips_core|PC_add_1[28]~56_combout  = (\mips_core|PC [28] & (\mips_core|PC_add_1[27]~55  $ (GND))) # (!\mips_core|PC [28] & (!\mips_core|PC_add_1[27]~55  & VCC))
// \mips_core|PC_add_1[28]~57  = CARRY((\mips_core|PC [28] & !\mips_core|PC_add_1[27]~55 ))

	.dataa(\mips_core|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[27]~55 ),
	.combout(\mips_core|PC_add_1[28]~56_combout ),
	.cout(\mips_core|PC_add_1[28]~57 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[28]~56 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \mips_core|Add1~56 (
// Equation(s):
// \mips_core|Add1~56_combout  = ((\mips_core|PC_add_1[28]~56_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (!\mips_core|Add1~55 )))) # (GND)
// \mips_core|Add1~57  = CARRY((\mips_core|PC_add_1[28]~56_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ) # (!\mips_core|Add1~55 ))) # (!\mips_core|PC_add_1[28]~56_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~55 )))

	.dataa(\mips_core|PC_add_1[28]~56_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~55 ),
	.combout(\mips_core|Add1~56_combout ),
	.cout(\mips_core|Add1~57 ));
// synopsys translate_off
defparam \mips_core|Add1~56 .lut_mask = 16'h698E;
defparam \mips_core|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \mips_core|PC[28]~2 (
// Equation(s):
// \mips_core|PC[28]~2_combout  = (\mips_core|PC_BEQ~12_combout  & ((\mips_core|Add1~56_combout ))) # (!\mips_core|PC_BEQ~12_combout  & (\mips_core|PC_add_1[28]~56_combout ))

	.dataa(\mips_core|PC_add_1[28]~56_combout ),
	.datab(\mips_core|Add1~56_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[28]~2 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \mips_core|PC[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[28]~2_combout ),
	.asdata(\mips_core|RF|Mux3~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[28] .is_wysiwyg = "true";
defparam \mips_core|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \mips_core|PC_add_1[29]~58 (
// Equation(s):
// \mips_core|PC_add_1[29]~58_combout  = (\mips_core|PC [29] & (!\mips_core|PC_add_1[28]~57 )) # (!\mips_core|PC [29] & ((\mips_core|PC_add_1[28]~57 ) # (GND)))
// \mips_core|PC_add_1[29]~59  = CARRY((!\mips_core|PC_add_1[28]~57 ) # (!\mips_core|PC [29]))

	.dataa(\mips_core|PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[28]~57 ),
	.combout(\mips_core|PC_add_1[29]~58_combout ),
	.cout(\mips_core|PC_add_1[29]~59 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[29]~58 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \mips_core|Add1~58 (
// Equation(s):
// \mips_core|Add1~58_combout  = (\mips_core|PC_add_1[29]~58_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~57  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~57 
// )))) # (!\mips_core|PC_add_1[29]~58_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~57 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~57 ) # (GND)))))
// \mips_core|Add1~59  = CARRY((\mips_core|PC_add_1[29]~58_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~57 )) # (!\mips_core|PC_add_1[29]~58_combout  & ((!\mips_core|Add1~57 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[29]~58_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~57 ),
	.combout(\mips_core|Add1~58_combout ),
	.cout(\mips_core|Add1~59 ));
// synopsys translate_off
defparam \mips_core|Add1~58 .lut_mask = 16'h9617;
defparam \mips_core|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \mips_core|PC[29]~3 (
// Equation(s):
// \mips_core|PC[29]~3_combout  = (\mips_core|PC_BEQ~12_combout  & (\mips_core|Add1~58_combout )) # (!\mips_core|PC_BEQ~12_combout  & ((\mips_core|PC_add_1[29]~58_combout )))

	.dataa(\mips_core|Add1~58_combout ),
	.datab(\mips_core|PC_add_1[29]~58_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[29]~3 .lut_mask = 16'hAACC;
defparam \mips_core|PC[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \mips_core|PC[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[29]~3_combout ),
	.asdata(\mips_core|RF|Mux2~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[29] .is_wysiwyg = "true";
defparam \mips_core|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \mips_core|PC_add_1[30]~60 (
// Equation(s):
// \mips_core|PC_add_1[30]~60_combout  = (\mips_core|PC [30] & (\mips_core|PC_add_1[29]~59  $ (GND))) # (!\mips_core|PC [30] & (!\mips_core|PC_add_1[29]~59  & VCC))
// \mips_core|PC_add_1[30]~61  = CARRY((\mips_core|PC [30] & !\mips_core|PC_add_1[29]~59 ))

	.dataa(gnd),
	.datab(\mips_core|PC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[29]~59 ),
	.combout(\mips_core|PC_add_1[30]~60_combout ),
	.cout(\mips_core|PC_add_1[30]~61 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[30]~60 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \mips_core|Add1~60 (
// Equation(s):
// \mips_core|Add1~60_combout  = ((\mips_core|PC_add_1[30]~60_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (!\mips_core|Add1~59 )))) # (GND)
// \mips_core|Add1~61  = CARRY((\mips_core|PC_add_1[30]~60_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ) # (!\mips_core|Add1~59 ))) # (!\mips_core|PC_add_1[30]~60_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~59 )))

	.dataa(\mips_core|PC_add_1[30]~60_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~59 ),
	.combout(\mips_core|Add1~60_combout ),
	.cout(\mips_core|Add1~61 ));
// synopsys translate_off
defparam \mips_core|Add1~60 .lut_mask = 16'h698E;
defparam \mips_core|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \mips_core|PC[30]~4 (
// Equation(s):
// \mips_core|PC[30]~4_combout  = (\mips_core|PC_BEQ~12_combout  & ((\mips_core|Add1~60_combout ))) # (!\mips_core|PC_BEQ~12_combout  & (\mips_core|PC_add_1[30]~60_combout ))

	.dataa(\mips_core|PC_add_1[30]~60_combout ),
	.datab(\mips_core|Add1~60_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[30]~4 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \mips_core|PC[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[30]~4_combout ),
	.asdata(\mips_core|RF|Mux1~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[30] .is_wysiwyg = "true";
defparam \mips_core|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \mips_core|PC_add_1[31]~62 (
// Equation(s):
// \mips_core|PC_add_1[31]~62_combout  = \mips_core|PC_add_1[30]~61  $ (\mips_core|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|PC [31]),
	.cin(\mips_core|PC_add_1[30]~61 ),
	.combout(\mips_core|PC_add_1[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_add_1[31]~62 .lut_mask = 16'h0FF0;
defparam \mips_core|PC_add_1[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \mips_core|Add1~62 (
// Equation(s):
// \mips_core|Add1~62_combout  = \mips_core|PC_add_1[31]~62_combout  $ (\mips_core|Add1~61  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\mips_core|PC_add_1[31]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(\mips_core|Add1~61 ),
	.combout(\mips_core|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|Add1~62 .lut_mask = 16'hA55A;
defparam \mips_core|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \mips_core|PC[31]~5 (
// Equation(s):
// \mips_core|PC[31]~5_combout  = (\mips_core|PC_BEQ~12_combout  & ((\mips_core|Add1~62_combout ))) # (!\mips_core|PC_BEQ~12_combout  & (\mips_core|PC_add_1[31]~62_combout ))

	.dataa(\mips_core|PC_add_1[31]~62_combout ),
	.datab(\mips_core|Add1~62_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[31]~5 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \mips_core|PC[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[31]~5_combout ),
	.asdata(\mips_core|RF|Mux0~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[31] .is_wysiwyg = "true";
defparam \mips_core|PC[31] .power_up = "low";
// synopsys translate_on

assign ReadData_DataMem[0] = \ReadData_DataMem[0]~output_o ;

assign ReadData_DataMem[1] = \ReadData_DataMem[1]~output_o ;

assign ReadData_DataMem[2] = \ReadData_DataMem[2]~output_o ;

assign ReadData_DataMem[3] = \ReadData_DataMem[3]~output_o ;

assign ReadData_DataMem[4] = \ReadData_DataMem[4]~output_o ;

assign ReadData_DataMem[5] = \ReadData_DataMem[5]~output_o ;

assign ReadData_DataMem[6] = \ReadData_DataMem[6]~output_o ;

assign ReadData_DataMem[7] = \ReadData_DataMem[7]~output_o ;

assign ReadData_DataMem[8] = \ReadData_DataMem[8]~output_o ;

assign ReadData_DataMem[9] = \ReadData_DataMem[9]~output_o ;

assign ReadData_DataMem[10] = \ReadData_DataMem[10]~output_o ;

assign ReadData_DataMem[11] = \ReadData_DataMem[11]~output_o ;

assign ReadData_DataMem[12] = \ReadData_DataMem[12]~output_o ;

assign ReadData_DataMem[13] = \ReadData_DataMem[13]~output_o ;

assign ReadData_DataMem[14] = \ReadData_DataMem[14]~output_o ;

assign ReadData_DataMem[15] = \ReadData_DataMem[15]~output_o ;

assign ReadData_DataMem[16] = \ReadData_DataMem[16]~output_o ;

assign ReadData_DataMem[17] = \ReadData_DataMem[17]~output_o ;

assign ReadData_DataMem[18] = \ReadData_DataMem[18]~output_o ;

assign ReadData_DataMem[19] = \ReadData_DataMem[19]~output_o ;

assign ReadData_DataMem[20] = \ReadData_DataMem[20]~output_o ;

assign ReadData_DataMem[21] = \ReadData_DataMem[21]~output_o ;

assign ReadData_DataMem[22] = \ReadData_DataMem[22]~output_o ;

assign ReadData_DataMem[23] = \ReadData_DataMem[23]~output_o ;

assign ReadData_DataMem[24] = \ReadData_DataMem[24]~output_o ;

assign ReadData_DataMem[25] = \ReadData_DataMem[25]~output_o ;

assign ReadData_DataMem[26] = \ReadData_DataMem[26]~output_o ;

assign ReadData_DataMem[27] = \ReadData_DataMem[27]~output_o ;

assign ReadData_DataMem[28] = \ReadData_DataMem[28]~output_o ;

assign ReadData_DataMem[29] = \ReadData_DataMem[29]~output_o ;

assign ReadData_DataMem[30] = \ReadData_DataMem[30]~output_o ;

assign ReadData_DataMem[31] = \ReadData_DataMem[31]~output_o ;

assign Address_DataMem[0] = \Address_DataMem[0]~output_o ;

assign Address_DataMem[1] = \Address_DataMem[1]~output_o ;

assign Address_DataMem[2] = \Address_DataMem[2]~output_o ;

assign Address_DataMem[3] = \Address_DataMem[3]~output_o ;

assign Address_DataMem[4] = \Address_DataMem[4]~output_o ;

assign Address_DataMem[5] = \Address_DataMem[5]~output_o ;

assign Address_DataMem[6] = \Address_DataMem[6]~output_o ;

assign Address_DataMem[7] = \Address_DataMem[7]~output_o ;

assign Address_DataMem[8] = \Address_DataMem[8]~output_o ;

assign Address_DataMem[9] = \Address_DataMem[9]~output_o ;

assign Address_DataMem[10] = \Address_DataMem[10]~output_o ;

assign Address_DataMem[11] = \Address_DataMem[11]~output_o ;

assign Address_DataMem[12] = \Address_DataMem[12]~output_o ;

assign Address_DataMem[13] = \Address_DataMem[13]~output_o ;

assign Address_DataMem[14] = \Address_DataMem[14]~output_o ;

assign Address_DataMem[15] = \Address_DataMem[15]~output_o ;

assign Address_DataMem[16] = \Address_DataMem[16]~output_o ;

assign Address_DataMem[17] = \Address_DataMem[17]~output_o ;

assign Address_DataMem[18] = \Address_DataMem[18]~output_o ;

assign Address_DataMem[19] = \Address_DataMem[19]~output_o ;

assign Address_DataMem[20] = \Address_DataMem[20]~output_o ;

assign Address_DataMem[21] = \Address_DataMem[21]~output_o ;

assign Address_DataMem[22] = \Address_DataMem[22]~output_o ;

assign Address_DataMem[23] = \Address_DataMem[23]~output_o ;

assign Address_DataMem[24] = \Address_DataMem[24]~output_o ;

assign Address_DataMem[25] = \Address_DataMem[25]~output_o ;

assign Address_DataMem[26] = \Address_DataMem[26]~output_o ;

assign Address_DataMem[27] = \Address_DataMem[27]~output_o ;

assign Address_DataMem[28] = \Address_DataMem[28]~output_o ;

assign Address_DataMem[29] = \Address_DataMem[29]~output_o ;

assign Address_DataMem[30] = \Address_DataMem[30]~output_o ;

assign Address_DataMem[31] = \Address_DataMem[31]~output_o ;

assign WriteData_DataMem[0] = \WriteData_DataMem[0]~output_o ;

assign WriteData_DataMem[1] = \WriteData_DataMem[1]~output_o ;

assign WriteData_DataMem[2] = \WriteData_DataMem[2]~output_o ;

assign WriteData_DataMem[3] = \WriteData_DataMem[3]~output_o ;

assign WriteData_DataMem[4] = \WriteData_DataMem[4]~output_o ;

assign WriteData_DataMem[5] = \WriteData_DataMem[5]~output_o ;

assign WriteData_DataMem[6] = \WriteData_DataMem[6]~output_o ;

assign WriteData_DataMem[7] = \WriteData_DataMem[7]~output_o ;

assign WriteData_DataMem[8] = \WriteData_DataMem[8]~output_o ;

assign WriteData_DataMem[9] = \WriteData_DataMem[9]~output_o ;

assign WriteData_DataMem[10] = \WriteData_DataMem[10]~output_o ;

assign WriteData_DataMem[11] = \WriteData_DataMem[11]~output_o ;

assign WriteData_DataMem[12] = \WriteData_DataMem[12]~output_o ;

assign WriteData_DataMem[13] = \WriteData_DataMem[13]~output_o ;

assign WriteData_DataMem[14] = \WriteData_DataMem[14]~output_o ;

assign WriteData_DataMem[15] = \WriteData_DataMem[15]~output_o ;

assign WriteData_DataMem[16] = \WriteData_DataMem[16]~output_o ;

assign WriteData_DataMem[17] = \WriteData_DataMem[17]~output_o ;

assign WriteData_DataMem[18] = \WriteData_DataMem[18]~output_o ;

assign WriteData_DataMem[19] = \WriteData_DataMem[19]~output_o ;

assign WriteData_DataMem[20] = \WriteData_DataMem[20]~output_o ;

assign WriteData_DataMem[21] = \WriteData_DataMem[21]~output_o ;

assign WriteData_DataMem[22] = \WriteData_DataMem[22]~output_o ;

assign WriteData_DataMem[23] = \WriteData_DataMem[23]~output_o ;

assign WriteData_DataMem[24] = \WriteData_DataMem[24]~output_o ;

assign WriteData_DataMem[25] = \WriteData_DataMem[25]~output_o ;

assign WriteData_DataMem[26] = \WriteData_DataMem[26]~output_o ;

assign WriteData_DataMem[27] = \WriteData_DataMem[27]~output_o ;

assign WriteData_DataMem[28] = \WriteData_DataMem[28]~output_o ;

assign WriteData_DataMem[29] = \WriteData_DataMem[29]~output_o ;

assign WriteData_DataMem[30] = \WriteData_DataMem[30]~output_o ;

assign WriteData_DataMem[31] = \WriteData_DataMem[31]~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign MemRead = \MemRead~output_o ;

assign RegDst = \RegDst~output_o ;

assign Jump = \Jump~output_o ;

assign Branch = \Branch~output_o ;

assign MemToReg = \MemToReg~output_o ;

assign ALUSrc = \ALUSrc~output_o ;

assign RegWrite = \RegWrite~output_o ;

assign JR = \JR~output_o ;

assign ALUOp[0] = \ALUOp[0]~output_o ;

assign ALUOp[1] = \ALUOp[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
