{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651802790643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651802790689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 11:06:30 2022 " "Processing started: Fri May 06 11:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651802790689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802790689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802790689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651802792074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651802792074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/szcvjudge16/szcvjudge16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/szcvjudge16/szcvjudge16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCVJudge16 " "Found entity 1: SZCVJudge16" {  } { { "../SZCVJudge16/SZCVJudge16.v" "" { Text "C:/Users/admin/2022-simple-team02/SZCVJudge16/SZCVJudge16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/szcvcontrol/szcvcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/szcvcontrol/szcvcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCVControl " "Found entity 1: SZCVControl" {  } { { "../SZCVControl/SZCVControl.v" "" { Text "C:/Users/admin/2022-simple-team02/SZCVControl/SZCVControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/externaloutput/externaloutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/externaloutput/externaloutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 externalOutput " "Found entity 1: externalOutput" {  } { { "../externalOutput/externalOutput.v" "" { Text "C:/Users/admin/2022-simple-team02/externalOutput/externalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend/signExtend.v" "" { Text "C:/Users/admin/2022-simple-team02/signExtend/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../shifter/shifter.v" "" { Text "C:/Users/admin/2022-simple-team02/shifter/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651802809687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/shifter/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/shifter/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter/shifter.v" "" { Text "C:/Users/admin/2022-simple-team02/shifter/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/register16/register16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/register16/register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "../register16/register16.v" "" { Text "C:/Users/admin/2022-simple-team02/register16/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/register4/register4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/register4/register4.v" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "../register4/register4.v" "" { Text "C:/Users/admin/2022-simple-team02/register4/register4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "C:/Users/admin/2022-simple-team02/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/multiplexer4/multiplexer4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/multiplexer4/multiplexer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4 " "Found entity 1: multiplexer4" {  } { { "../multiplexer4/multiplexer4.v" "" { Text "C:/Users/admin/2022-simple-team02/multiplexer4/multiplexer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/multiplexer16/multiplexer16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/multiplexer16/multiplexer16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer16 " "Found entity 1: multiplexer16" {  } { { "../multiplexer16/multiplexer16.v" "" { Text "C:/Users/admin/2022-simple-team02/multiplexer16/multiplexer16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/multiplexer3/multiplexer3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/multiplexer3/multiplexer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer3 " "Found entity 1: multiplexer3" {  } { { "../multiplexer3/multiplexer3.v" "" { Text "C:/Users/admin/2022-simple-team02/multiplexer3/multiplexer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR/IR.v" "" { Text "C:/Users/admin/2022-simple-team02/IR/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT alu.v(3) " "Verilog HDL Declaration information at alu.v(3): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../alu/alu.v" "" { Text "C:/Users/admin/2022-simple-team02/alu/alu.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651802809781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/admin/2022-simple-team02/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/phasecounter/phasecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/phasecounter/phasecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phaseCounter " "Found entity 1: phaseCounter" {  } { { "../phaseCounter/phaseCounter.v" "" { Text "C:/Users/admin/2022-simple-team02/phaseCounter/phaseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team02/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "C:/Users/admin/2022-simple-team02/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.v" "" { Text "C:/Users/admin/2022-simple-team02/processor/incrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor/mainMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802809859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802809859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651802809976 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "signExtend signExtendD " "Block or symbol \"signExtend\" of instance \"signExtendD\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 192 264 424 272 "signExtendD" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1651802809976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalOutput externalOutput:exOUT " "Elaborating entity \"externalOutput\" for hierarchy \"externalOutput:exOUT\"" {  } { { "processor.bdf" "exOUT" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { -16 1896 2104 192 "exOUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 externalOutput.v(185) " "Verilog HDL assignment warning at externalOutput.v(185): truncated value with size 32 to match size of target (5)" {  } { { "../externalOutput/externalOutput.v" "" { Text "C:/Users/admin/2022-simple-team02/externalOutput/externalOutput.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651802810023 "|processor|externalOutput:exOUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "processor.bdf" "control_inst" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { -72 104 328 200 "control_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C control.v(68) " "Verilog HDL or VHDL warning at control.v(68): object \"C\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651802810166 "|processor|control:control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond control.v(71) " "Verilog HDL or VHDL warning at control.v(71): object \"cond\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651802810166 "|processor|control:control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op control.v(74) " "Verilog HDL or VHDL warning at control.v(74): object \"op\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651802810166 "|processor|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phaseCounter phaseCounter:inst10 " "Elaborating entity \"phaseCounter\" for hierarchy \"phaseCounter:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { -8 -200 -24 136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_reset phaseCounter.v(12) " "Verilog HDL or VHDL warning at phaseCounter.v(12): object \"not_reset\" assigned a value but never read" {  } { { "../phaseCounter/phaseCounter.v" "" { Text "C:/Users/admin/2022-simple-team02/phaseCounter/phaseCounter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651802810182 "|processor|phaseCounter:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR " "Elaborating entity \"IR\" for hierarchy \"IR:IR\"" {  } { { "processor.bdf" "IR" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 248 -160 24 360 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:memory " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:memory\"" {  } { { "processor.bdf" "memory" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { -152 1056 1272 -24 "memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainMemory:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\"" {  } { { "mainMemory.v" "altsyncram_component" { Text "C:/Users/admin/2022-simple-team02/processor/mainMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainMemory:memory\|altsyncram:altsyncram_component\"" {  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor/mainMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainMemory:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BubbleSort.mif " "Parameter \"init_file\" = \"BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802810497 ""}  } { { "mainMemory.v" "" { Text "C:/Users/admin/2022-simple-team02/processor/mainMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651802810497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qk1 " "Found entity 1: altsyncram_3qk1" {  } { { "db/altsyncram_3qk1.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/altsyncram_3qk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802810594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802810594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qk1 mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated " "Elaborating entity \"altsyncram_3qk1\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14b2 " "Found entity 1: altsyncram_14b2" {  } { { "db/altsyncram_14b2.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/altsyncram_14b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802810739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802810739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14b2 mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|altsyncram_14b2:altsyncram1 " "Elaborating entity \"altsyncram_14b2\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|altsyncram_14b2:altsyncram1\"" {  } { { "db/altsyncram_3qk1.tdf" "altsyncram1" { Text "C:/Users/admin/2022-simple-team02/processor/db/altsyncram_3qk1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802810739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3qk1.tdf" "mgl_prim2" { Text "C:/Users/admin/2022-simple-team02/processor/db/altsyncram_3qk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802811804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3qk1.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/altsyncram_3qk1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802811835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651802811835 ""}  } { { "db/altsyncram_3qk1.tdf" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/altsyncram_3qk1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651802811835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"mainMemory:memory\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer16 multiplexer16:multiplexer_addressSrc " "Elaborating entity \"multiplexer16\" for hierarchy \"multiplexer16:multiplexer_addressSrc\"" {  } { { "processor.bdf" "multiplexer_addressSrc" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { -40 608 776 72 "multiplexer_addressSrc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "processor.bdf" "PC" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 480 -752 -568 592 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:inst18 " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:inst18\"" {  } { { "processor.bdf" "inst18" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 480 -512 -304 560 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:DR " "Elaborating entity \"register16\" for hierarchy \"register16:DR\"" {  } { { "processor.bdf" "DR" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 312 1888 2072 424 "DR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst19 " "Elaborating entity \"alu\" for hierarchy \"alu:inst19\"" {  } { { "processor.bdf" "inst19" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 384 1296 1480 496 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst13 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 272 264 480 448 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r registerFile.v(15) " "Verilog HDL or VHDL warning at registerFile.v(15): object \"r\" assigned a value but never read" {  } { { "../registerFile/registerFile.v" "" { Text "C:/Users/admin/2022-simple-team02/registerFile/registerFile.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651802812707 "|processor|registerFile:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer3 multiplexer3:multiplexer_regDst " "Elaborating entity \"multiplexer3\" for hierarchy \"multiplexer3:multiplexer_regDst\"" {  } { { "processor.bdf" "multiplexer_regDst" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 1200 -200 -40 1312 "multiplexer_regDst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:signExtendD " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:signExtendD\"" {  } { { "processor.bdf" "signExtendD" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 192 264 424 272 "signExtendD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst21 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 184 1296 1480 296 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:inst7 " "Elaborating entity \"register4\" for hierarchy \"register4:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 616 3000 3184 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4 multiplexer4:inst6 " "Elaborating entity \"multiplexer4\" for hierarchy \"multiplexer4:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 616 2696 2856 728 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCVControl SZCVControl:inst " "Elaborating entity \"SZCVControl\" for hierarchy \"SZCVControl:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 848 2560 2784 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCVJudge16 SZCVJudge16:inst2 " "Elaborating entity \"SZCVJudge16\" for hierarchy \"SZCVJudge16:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 680 2152 2344 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802812879 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651802813236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.06.11:07:01 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2022.05.06.11:07:01 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802821371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802826356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802826638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802830842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802831001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802831144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802831335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802831335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802831335 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651802832150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802832541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802832541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802832666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802832666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802832681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802832681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802832775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802832775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802832916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802832916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802832916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651802833025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802833025 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[0\] GND " "Pin \"SEG_A\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 8 2104 2280 24 "SEG_A\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[0\] GND " "Pin \"SEG_B\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 24 2104 2280 40 "SEG_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_C\[0\] GND " "Pin \"SEG_C\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 40 2104 2280 56 "SEG_C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D\[0\] VCC " "Pin \"SEG_D\[0\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 56 2104 2280 72 "SEG_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_E\[0\] GND " "Pin \"SEG_E\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 72 2104 2280 88 "SEG_E\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_E[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_F\[0\] GND " "Pin \"SEG_F\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 88 2104 2280 104 "SEG_F\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_F[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_G\[0\] GND " "Pin \"SEG_G\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 104 2104 2280 120 "SEG_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_H\[0\] VCC " "Pin \"SEG_H\[0\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/admin/2022-simple-team02/processor/processor.bdf" { { 120 2104 2280 136 "SEG_H\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651802837925 "|processor|SEG_H[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651802837925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802838081 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651802840649 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651802840649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802840807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/2022-simple-team02/processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/admin/2022-simple-team02/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802841639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651802842978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651802842978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2379 " "Implemented 2379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651802843278 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651802843278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2267 " "Implemented 2267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651802843278 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651802843278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651802843278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651802843325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 11:07:23 2022 " "Processing ended: Fri May 06 11:07:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651802843325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651802843325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651802843325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651802843325 ""}
