--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" 
TS_fpga_clk /         0.903157895 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 210 paths analyzed, 50 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.735ns.
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_4 (SLICE_X38Y149.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_4 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.DQ     Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X39Y148.D1     net (fanout=3)        0.683   Inst_PWM/cnt<3>
    SLICE_X39Y148.D      Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X39Y149.C5     net (fanout=2)        0.324   N3
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.066ns logic, 1.524ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_4 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.582ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.433   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X39Y148.D2     net (fanout=3)        0.675   Inst_PWM/cnt<4>
    SLICE_X39Y148.D      Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X39Y149.C5     net (fanout=2)        0.324   N3
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (1.066ns logic, 1.516ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_9 (FF)
  Destination:          Inst_PWM/cnt_4 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.268ns (1.133 - 1.401)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_9 to Inst_PWM/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y150.BQ     Tcko                  0.433   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_9
    SLICE_X39Y149.C1     net (fanout=3)        0.799   Inst_PWM/cnt<9>
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.961ns logic, 1.316ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_5 (SLICE_X38Y149.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_5 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.DQ     Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X39Y148.D1     net (fanout=3)        0.683   Inst_PWM/cnt<3>
    SLICE_X39Y148.D      Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X39Y149.C5     net (fanout=2)        0.324   N3
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.066ns logic, 1.524ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_5 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.582ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.433   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X39Y148.D2     net (fanout=3)        0.675   Inst_PWM/cnt<4>
    SLICE_X39Y148.D      Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X39Y149.C5     net (fanout=2)        0.324   N3
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (1.066ns logic, 1.516ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_9 (FF)
  Destination:          Inst_PWM/cnt_5 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.268ns (1.133 - 1.401)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_9 to Inst_PWM/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y150.BQ     Tcko                  0.433   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_9
    SLICE_X39Y149.C1     net (fanout=3)        0.799   Inst_PWM/cnt<9>
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.961ns logic, 1.316ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_6 (SLICE_X38Y149.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_6 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.DQ     Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X39Y148.D1     net (fanout=3)        0.683   Inst_PWM/cnt<3>
    SLICE_X39Y148.D      Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X39Y149.C5     net (fanout=2)        0.324   N3
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.066ns logic, 1.524ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_6 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.582ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.433   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X39Y148.D2     net (fanout=3)        0.675   Inst_PWM/cnt<4>
    SLICE_X39Y148.D      Tilo                  0.105   Inst_PWM/PWMout
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>_SW0
    SLICE_X39Y149.C5     net (fanout=2)        0.324   N3
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (1.066ns logic, 1.516ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_9 (FF)
  Destination:          Inst_PWM/cnt_6 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.268ns (1.133 - 1.401)
  Source Clock:         PWMclock rising at 0.000ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_9 to Inst_PWM/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y150.BQ     Tcko                  0.433   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_9
    SLICE_X39Y149.C1     net (fanout=3)        0.799   Inst_PWM/cnt<9>
    SLICE_X39Y149.C      Tilo                  0.105   Inst_PWM/cnt<0>
                                                       Inst_PWM/PWR_10_o_cnt[10]_equal_1_o<10>
    SLICE_X38Y149.SR     net (fanout=4)        0.517   Inst_PWM/PWR_10_o_cnt[10]_equal_1_o
    SLICE_X38Y149.CLK    Tsrck                 0.423   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.961ns logic, 1.316ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_8 (SLICE_X38Y150.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.DQ     Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X38Y149.D3     net (fanout=3)        0.160   Inst_PWM/cnt<7>
    SLICE_X38Y149.COUT   Topcyd                0.154   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<7>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.081   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.237ns logic, 0.161ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 3)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.DQ     Tcko                  0.164   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X38Y148.D3     net (fanout=3)        0.148   Inst_PWM/cnt<3>
    SLICE_X38Y148.COUT   Topcyd                0.154   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt<3>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X38Y149.CIN    net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X38Y149.COUT   Tbyp                  0.040   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.081   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.277ns logic, 0.149ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X38Y149.A3     net (fanout=3)        0.174   Inst_PWM/cnt<4>
    SLICE_X38Y149.COUT   Topcya                0.190   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<4>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.081   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.273ns logic, 0.175ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_10 (SLICE_X38Y150.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.DQ     Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X38Y149.D3     net (fanout=3)        0.160   Inst_PWM/cnt<7>
    SLICE_X38Y149.COUT   Topcyd                0.154   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<7>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.068   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.250ns logic, 0.161ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.DQ     Tcko                  0.164   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X38Y148.D3     net (fanout=3)        0.148   Inst_PWM/cnt<3>
    SLICE_X38Y148.COUT   Topcyd                0.154   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt<3>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X38Y149.CIN    net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X38Y149.COUT   Tbyp                  0.040   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.068   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.290ns logic, 0.149ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X38Y149.A3     net (fanout=3)        0.174   Inst_PWM/cnt<4>
    SLICE_X38Y149.COUT   Topcya                0.190   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<4>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.068   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.286ns logic, 0.175ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_9 (SLICE_X38Y150.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_7 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_7 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.DQ     Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_7
    SLICE_X38Y149.D3     net (fanout=3)        0.160   Inst_PWM/cnt<7>
    SLICE_X38Y149.COUT   Topcyd                0.154   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<7>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.045   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.273ns logic, 0.161ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 3)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.DQ     Tcko                  0.164   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X38Y148.D3     net (fanout=3)        0.148   Inst_PWM/cnt<3>
    SLICE_X38Y148.COUT   Topcyd                0.154   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt<3>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X38Y149.CIN    net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X38Y149.COUT   Tbyp                  0.040   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.045   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.313ns logic, 0.149ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 2)
  Clock Path Skew:      0.353ns (0.866 - 0.513)
  Source Clock:         PWMclock rising at 11.072ns
  Destination Clock:    PWMclock rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_4 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X38Y149.A3     net (fanout=3)        0.174   Inst_PWM/cnt<4>
    SLICE_X38Y149.COUT   Topcya                0.190   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt<4>_rt
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CIN    net (fanout=1)        0.001   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X38Y150.CLK    Tckcin      (-Th)     0.045   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.309ns logic, 0.175ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.480ns (period - min period limit)
  Period: 11.072ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: DMCinst/clkout1_buf/I0
  Logical resource: DMCinst/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: DMCinst/clkout0
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.072ns
  Low pulse: 5.536ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_1/CK
  Location pin: SLICE_X38Y148.CLK
  Clock network: PWMclock
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.072ns
  High pulse: 5.536ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_1/CK
  Location pin: SLICE_X38Y148.CLK
  Clock network: PWMclock
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     10.000ns|      4.000ns|      2.470ns|            0|            0|            0|          210|
| TS_DMCinst_clkout0            |     11.072ns|      2.735ns|          N/A|            0|            0|          210|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.735|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 210 paths, 0 nets, and 58 connections

Design statistics:
   Minimum period:   4.000ns{1}   (Maximum frequency: 250.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 13 09:42:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



