INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sources_1/new/ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/Test_ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sources_1/new/ALU_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sources_1/new/RegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/TestRegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestRegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/TestRegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestRegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/TestRegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestRegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/TestRegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestRegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/TestRegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestRegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/RISK_processor/RISK_processor.srcs/sim_1/new/TestRegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestRegBank_unit
