
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _659_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _659_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _663_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _663_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.388951    4.293516    2.463033    6.463033 ^ rst_n (in)
                                                         rst_n (net)
                      4.293516    0.000000    6.463033 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.463033   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.530404   18.219597   library recovery time
                                             18.219597   data required time
---------------------------------------------------------------------------------------------
                                             18.219597   data required time
                                             -6.463033   data arrival time
---------------------------------------------------------------------------------------------
                                             11.756564   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _659_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.591563    0.105883    4.188268 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _188_ (net)
                      0.591563    0.000000    4.188268 v _432_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003038    0.413241    0.229015    4.417282 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _056_ (net)
                      0.413241    0.000000    4.417282 ^ _659_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.417282   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.224945   19.525057   library setup time
                                             19.525057   data required time
---------------------------------------------------------------------------------------------
                                             19.525057   data required time
                                             -4.417282   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107773   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.208516    0.000000    4.238500 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.142074    0.129160    4.367660 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.142074    0.000000    4.367660 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.367660   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180926   19.569077   library setup time
                                             19.569077   data required time
---------------------------------------------------------------------------------------------
                                             19.569077   data required time
                                             -4.367660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.201416   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.208516    0.000000    4.238500 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.142074    0.129160    4.367660 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.142074    0.000000    4.367660 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.367660   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180926   19.569077   library setup time
                                             19.569077   data required time
---------------------------------------------------------------------------------------------
                                             19.569077   data required time
                                             -4.367660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.201416   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.208516    0.000000    4.238500 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.142074    0.129160    4.367660 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.142074    0.000000    4.367660 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.367660   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180926   19.569077   library setup time
                                             19.569077   data required time
---------------------------------------------------------------------------------------------
                                             19.569077   data required time
                                             -4.367660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.201416   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _663_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.208516    0.000000    4.238500 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.145281    0.125219    4.363719 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.145281    0.000000    4.363719 ^ _663_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.363719   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.181601   19.568401   library setup time
                                             19.568401   data required time
---------------------------------------------------------------------------------------------
                                             19.568401   data required time
                                             -4.363719   data arrival time
---------------------------------------------------------------------------------------------
                                             15.204682   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003038    0.108385    0.267423    4.349807 ^ _379_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.108385    0.000000    4.349807 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.349807   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.173837   19.576164   library setup time
                                             19.576164   data required time
---------------------------------------------------------------------------------------------
                                             19.576164   data required time
                                             -4.349807   data arrival time
---------------------------------------------------------------------------------------------
                                             15.226356   slack (MET)



