<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Hex27Seg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Hex27Seg_sch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Hex27Seg_sch.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Hex27Seg_sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Hex27Seg_sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hex27Seg_sch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Hex27Seg_sch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Hex27Seg_sch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Hex27Seg_sch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Hex27Seg_sch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Hex27Seg_sch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Hex27Seg_sch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex27Seg_sch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Hex27Seg_sch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex27Seg_sch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Hex27Seg_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Hex27Seg_sch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Hex27Seg_sch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Hex27Seg_sch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Hex27Seg_sch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Hex27Seg_sch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Hex27Seg_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Hex27Seg_sch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Hex27Seg_sch.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Hex27Seg_sch_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hex27Seg_sch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Hex27Seg_sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Hex27Seg_sch_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hex27Seg_sch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hex27Seg_sch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hex27Seg_sch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Hex27Seg_sch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex27Seg_sch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex27Seg_sch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Hex27Seg_sch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Hex27Seg_sch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex27Seg_sch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hex27Seg_sch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Hex27Seg_sch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Hex27Seg_sch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex27Seg_sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MC14495.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MC14495_MC14495_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MC14495_MC14495_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MC14495_MC14495_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MC14495_MC14495_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MC14495_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hex27seg_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="hex27seg_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="hex27seg_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478502795" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478502795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478507292" xil_pn:in_ck="2764141674104874531" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478507292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MC14495_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1478507294" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8735227113014649617" xil_pn:start_ts="1478507294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479120759" xil_pn:in_ck="-7932715844681568263" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6474515249432942371" xil_pn:start_ts="1479120758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.vf"/>
      <outfile xil_pn:name="MC14495.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478502796" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1590498445532083987" xil_pn:start_ts="1478502796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479120759" xil_pn:in_ck="-3867060473900967464" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479120759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.vf"/>
      <outfile xil_pn:name="MC14495.vf"/>
      <outfile xil_pn:name="MC14495_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1479120760" xil_pn:in_ck="-3867060473900967464" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1350244575788255137" xil_pn:start_ts="1479120759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MC14495_MC14495_sch_tb_beh.prj"/>
      <outfile xil_pn:name="MC14495_MC14495_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479120760" xil_pn:in_ck="-8323035361161982483" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3863166281938335074" xil_pn:start_ts="1479120760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MC14495_MC14495_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1478502196" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478502196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478668638" xil_pn:in_ck="-7932715844681568263" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4631524644282279890" xil_pn:start_ts="1478668636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.vf"/>
      <outfile xil_pn:name="MC14495.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478502197" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1590498445532083987" xil_pn:start_ts="1478502197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502197" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478502197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502197" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-21898640225966022" xil_pn:start_ts="1478502197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502197" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1478502197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502197" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5182855263899441911" xil_pn:start_ts="1478502197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478668647" xil_pn:in_ck="-6492481584995907179" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5354686906748987218" xil_pn:start_ts="1478668638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex27Seg_sch.jhd"/>
      <outfile xil_pn:name="Hex27Seg_sch.lso"/>
      <outfile xil_pn:name="Hex27Seg_sch.ngc"/>
      <outfile xil_pn:name="Hex27Seg_sch.ngr"/>
      <outfile xil_pn:name="Hex27Seg_sch.prj"/>
      <outfile xil_pn:name="Hex27Seg_sch.stx"/>
      <outfile xil_pn:name="Hex27Seg_sch.syr"/>
      <outfile xil_pn:name="Hex27Seg_sch.xst"/>
      <outfile xil_pn:name="Hex27Seg_sch_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478502210" xil_pn:in_ck="3798574305107166984" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9135840589484853964" xil_pn:start_ts="1478502210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478671459" xil_pn:in_ck="5908440019951896408" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1960302960175855287" xil_pn:start_ts="1478671452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.bld"/>
      <outfile xil_pn:name="Hex27Seg_sch.ngd"/>
      <outfile xil_pn:name="Hex27Seg_sch_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478671490" xil_pn:in_ck="5908440019951896409" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1478671459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.pcf"/>
      <outfile xil_pn:name="Hex27Seg_sch_map.map"/>
      <outfile xil_pn:name="Hex27Seg_sch_map.mrp"/>
      <outfile xil_pn:name="Hex27Seg_sch_map.ncd"/>
      <outfile xil_pn:name="Hex27Seg_sch_map.ngm"/>
      <outfile xil_pn:name="Hex27Seg_sch_map.xrpt"/>
      <outfile xil_pn:name="Hex27Seg_sch_summary.xml"/>
      <outfile xil_pn:name="Hex27Seg_sch_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478671540" xil_pn:in_ck="2700737107682007794" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1478671490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.ncd"/>
      <outfile xil_pn:name="Hex27Seg_sch.pad"/>
      <outfile xil_pn:name="Hex27Seg_sch.par"/>
      <outfile xil_pn:name="Hex27Seg_sch.ptwx"/>
      <outfile xil_pn:name="Hex27Seg_sch.unroutes"/>
      <outfile xil_pn:name="Hex27Seg_sch.xpi"/>
      <outfile xil_pn:name="Hex27Seg_sch_pad.csv"/>
      <outfile xil_pn:name="Hex27Seg_sch_pad.txt"/>
      <outfile xil_pn:name="Hex27Seg_sch_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478502531" xil_pn:in_ck="-1642705103022755891" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1478502478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex27Seg_sch.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="hex27seg_sch.bgn"/>
      <outfile xil_pn:name="hex27seg_sch.bit"/>
      <outfile xil_pn:name="hex27seg_sch.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1478671540" xil_pn:in_ck="5908440019951896277" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1478671521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex27Seg_sch.twr"/>
      <outfile xil_pn:name="Hex27Seg_sch.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
