
AVRASM ver. 2.2.7  main.asm Sat Jul 08 00:55:30 2023

[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(313): Including file 'div16u.asm'
div16u.asm(22): warning: Register r16 already defined by the .DEF directive
main.asm(313): 'div16u.asm' included form here
div16u.asm(23): warning: Register r17 already defined by the .DEF directive
main.asm(313): 'div16u.asm' included form here
div16u.asm(24): warning: Register r16 already defined by the .DEF directive
main.asm(313): 'div16u.asm' included form here
div16u.asm(25): warning: Register r17 already defined by the .DEF directive
main.asm(313): 'div16u.asm' included form here
div16u.asm(27): warning: Register r19 already defined by the .DEF directive
main.asm(313): 'div16u.asm' included form here
div16u.asm(28): warning: Register r20 already defined by the .DEF directive
main.asm(313): 'div16u.asm' included form here
main.asm(314): Including file 'div8u.asm'
div8u.asm(18): warning: Register r15 already defined by the .DEF directive
main.asm(314): 'div8u.asm' included form here
div8u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(314): 'div8u.asm' included form here
div8u.asm(20): warning: Register r16 already defined by the .DEF directive
main.asm(314): 'div8u.asm' included form here
div8u.asm(21): warning: Register r17 already defined by the .DEF directive
main.asm(314): 'div8u.asm' included form here
div8u.asm(22): warning: Register r18 already defined by the .DEF directive
main.asm(314): 'div8u.asm' included form here
main.asm(315): Including file 'mpy16u.asm'
mpy16u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(20): warning: Register r17 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(21): warning: Register r18 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(22): warning: Register r19 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(23): warning: Register r18 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(24): warning: Register r19 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(25): warning: Register r20 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
mpy16u.asm(26): warning: Register r21 already defined by the .DEF directive
main.asm(315): 'mpy16u.asm' included form here
main.asm(511): warning: Register r16 already defined by the .DEF directive
main.asm(512): warning: Register r17 already defined by the .DEF directive
[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(313): Including file 'div16u.asm'
main.asm(314): Including file 'div8u.asm'
main.asm(315): Including file 'mpy16u.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Project name: thermostat
                                 ; Description: Electronic thermostat on AVR Microcontroller
                                 ; Source code: https://github.com/sergeyyarkov/attiny2313a_thermostat
                                 ; Device: ATtiny2313A
                                 ; Device Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/doc8246.pdf
                                 ; Assembler: AVR macro assembler 2.2.7
                                 ; Clock frequency: 8 MHz External Crystal Oscillator
                                 ; Fuses: lfuse: 0xCF, hfuse: 0xDF, efuse: 0xFF, lock: 0xFF
                                 ;
                                 ; Written by Sergey Yarkov 01.07.2023
                                 
                                 .LIST
                                 
                                 .INCLUDE "definitions.asm"
                                 
                                  
                                 .DEF TEMP_REG_A                 = r16
                                 .DEF TEMP_REG_B                 = r17
                                 .DEF DELAY_16_r			= r19
                                 .DEF DELAY_8_r			= r20
                                 .DEF DELAY_24_r			= r21
                                 .DEF DISP_NUM_L                 = r24		; LSB     
                                 .DEF DISP_NUM_H                 = r25		; MSB     
                                 .DEF EEP_A_r			= r3
                                 .DEF EEP_D_r			= r4
                                 .DEF REPROGRAM_STEP_r		= r6
                                 
                                 .EQU DIGIT_1_PIN                = PD2		;    1
                                 .EQU DIGIT_2_PIN                = PD3		;    2
                                 .EQU DIGIT_3_PIN                = PD4		;    3
                                 .EQU DIGIT_4_PIN                = PD5		;    4
                                 
                                 .EQU LED_PGM_PIN		= PD6		;     ,      
                                 .EQU LED_PGM_PORT		= PORTD
                                     
                                 .EQU OW_LINE			= PB1		;   1-Wire
                                 .EQU OW_DDR			= DDRB
                                 .EQU OW_PIN			= PINB
                                 .DEF OW_CMD_r			= r8
                                 .DEF OWFR			= r23		;    1-Wire 
                                 .EQU OWPRF                      = 0		; 1-Wire  
                                 .EQU OWSB                       = 1		;    
                                 
                                 ; ****   *****************************************
                                 .EQU DS18B20_CMD_CONVERTTEMP    = 0x44
                                 .EQU DS18B20_CMD_RSCRATCHPAD    = 0xbe
                                 .EQU DS18B20_CMD_WSCRATCHPAD    = 0x4e
                                 .EQU DS18B20_CMD_CPYSCRATCHPAD  = 0x48
                                 .EQU DS18B20_CMD_RECEEPROM      = 0xb8
                                 .EQU DS18B20_CMD_RPWRSUPPLY     = 0xb4
                                 .EQU DS18B20_CMD_SEARCHROM      = 0xf0
                                 .EQU DS18B20_CMD_READROM        = 0x33
                                 .EQU DS18B20_CMD_MATCHROM       = 0x55
                                 .EQU DS18B20_CMD_SKIPROM        = 0xcc
                                 .EQU DS18B20_CMD_ALARMSEARCH    = 0xec
                                 
                                 .EQU USI_LATCH_PIN              = PB0		; ST_CP  74HC595
                                 .EQU USI_DO_PIN                 = PB6		; DS  74HC595
                                 .EQU USI_CLK_PIN                = PB7		; SH_CP  74HC595
                                 
                                 .EQU SW_PORT                    = PORTB
                                 .EQU SW_PIN                     = PINB
                                 .EQU SW_PLUS_PIN                = PB2		;  ""
                                 .EQU SW_MINUS_PIN               = PB3		;  ""
                                 .EQU SW_SET_PIN                 = PB4		;  ""
                                     
                                 .EQU BUZZER_PIN			= PB5		; 
                                 .EQU BUZZER_PORT		= PORTB
                                  
                                 .EQU RELAY_PIN			= PD0		; 
                                 .EQU RELAY_PORT			= PORTD
                                     
                                 .EQU UART_TX_PIN		= PD1
                                     
                                 
                                 .EQU MCU_STATE_DEFAULT          = 0x00		;        
                                 .EQU MCU_STATE_PROGRAM          = 0x01		;     EEPROM
                                 .EQU MCU_STATE_ERROR            = 0x02		;  ,     
                                     
                                 .EQU MIN_HYST			= 1		;      - 0.1
                                 .EQU MAX_HYST			= 200		;      - 20
                                     
                                 .EQU MIN_TEMP_H			= 0xfe
                                 .EQU MIN_TEMP_L			= 0x0c		;  -50  
                                 .EQU MAX_TEMP_H			= 0x04		;  120  
                                 .EQU MAX_TEMP_L			= 0xb0		
                                     
                                 ; ****   ***********************************
                                 
                                 .EQU DEFAULT_TEMP		= 300			    ; 30 
                                 .EQU DEFAULT_HYST		= 5			    ; 0.5  
                                     
                                 .EQU HEAT_MODE			= 1
                                 .EQU COOLING_MODE		= 0
                                 .EQU DEFAULT_MODE		= HEAT_MODE
                                 
                                     
                                 .EQU DEFAULT_SETTING_TEMP_L	= LOW(DEFAULT_TEMP)	
                                 .EQU DEFAULT_SETTING_TEMP_H	= HIGH(DEFAULT_TEMP)
                                 .EQU DEFAULT_SETTING_HYST	= DEFAULT_HYST
                                 .EQU DEFAULT_SETTING_MODE	= DEFAULT_MODE
                                     
                                 .EQU EEP_SETTING_TEMP_H		= 0x00
                                 .EQU EEP_SETTING_TEMP_L		= 0x01
                                 .EQU EEP_SETTING_HYST		= 0x02
                                 .EQU EEP_SETTING_MODE		= 0x03
                                 .INCLUDE "macros.asm"
                                 
                                     ldi     @0, @2
                                     out     @1, @0
                                 .ENDMACRO
                                 
                                 .MACRO display_load
                                 
                                     ldi	    DISP_NUM_L,    LOW(@0)
                                     ldi	    DISP_NUM_H,    HIGH(@0)
                                 .ENDMACRO
                                 
                                 .MACRO ow_pull
                                     sbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                 
                                 .MACRO ow_release
                                     cbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                     
                                 .MACRO relay_on
                                     sbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                     
                                 .MACRO relay_off
                                     cbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                     
                                 ; @0 -  
                                 ; @1 -  
                                 .MACRO com16
                                     com	    @0
                                     com	    @1
                                     subi    @0, low(-1)
                                     sbci    @1, high(-1)
                                 .ENDMACRO
                                         
                                 .MACRO DELAY16
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/4-2)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/4-2)
                                     rcall  DELAY_LOOP_16
                                 .ENDMACRO
                                     
                                 .MACRO DELAY24
                                     ldi    DELAY_24_r, BYTE3(@0*F_CPU/5-3)
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/5-3)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/5-3)
                                     rcall  DELAY_LOOP_24
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   ********************************************
                                 .DSEG
                                 .ORG SRAM_START
                                 
000060                           MCU_STATE:      .BYTE 1                     ;   
000061                           SRAM_TEMP_1:    .BYTE 2                     ;   16-   
000063                           DIGITS:         .BYTE 4                     ; ,   ,    
000067                           CURRENT_DIGIT:  .BYTE 1                     ;   ,   
000068                           TEMP_L:		.BYTE 1			    ;   
000069                           TEMP_H:		.BYTE 1			    ;   
00006a                           TEMP_F:		.BYTE 1			    ;  
00006b                           SETTING_TEMP_H:	.BYTE 1			    ;   ( )
00006c                           SETTING_TEMP_L:	.BYTE 1			    ;   ( )
00006d                           SETTING_HYST:	.BYTE 1			    ; :   
00006e                           SETTING_MODE:	.BYTE 1			    ;  : '1' - ; '0' - ''
00006f                           DEVICE_FAMILY_CODE: .BYTE 1		    ;   0x10  DS18B20
000070                           PROGRAM_STEPS:	.BYTE 1			    ;  ""   (0 - ; 1 -  T; 2 - )
000071                           SW_DATA:	.BYTE 1
                                 ;//</editor-fold>
                                 
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 .CSEG
                                 
                                 //<editor-fold defaultstate="collapsed" desc="">
                                 .ORG 0x00     
000000 c071                          rjmp 	RESET_vect
                                  
                                 .ORG 0x04
000004 9518                          reti
                                     
                                 .ORG 0x000B
00000b c002                          rjmp	PCINT0_vect
                                 
                                 .ORG 0x000D   
00000d c012                          rjmp	TIMER0_COMPA_vect
                                   
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 PCINT0_vect:
00000e 930f                          push    r16
00000f 931f                          push    r17
000010 b70f                          in	    r16, SREG
000011 b316                          in	    r17, SW_PIN
                                     
                                     ;         
000012 701c                          andi    r17, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN)
000013 f441                          brne    _PCINT0_vect_end
                                     
000014 9110 0060                     lds	    r17, MCU_STATE
000016 3010                          cpi	    r17, MCU_STATE_DEFAULT
000017 f009                          breq    _INTO_PROGRAM_STATE
000018 c003                          rjmp    _PCINT0_vect_end
                                 _INTO_PROGRAM_STATE:
000019 e011                          ldi	    r17, MCU_STATE_PROGRAM
00001a 9310 0060                     sts	    MCU_STATE, r17
                                     
                                 _PCINT0_vect_end:
00001c bf0f                          out	    SREG, r16
00001d 911f                          pop	    r17
00001e 910f                          pop	    r16
00001f 9518                          reti
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 ; ****   ************************************
                                 TIMER0_COMPA_vect:
000020 930f                          push    r16
000021 931f                          push    r17
000022 932f                          push    r18
000023 933f                          push    r19
000024 934f                          push    r20
000025 935f                          push    r21
000026 b75f                          in r21, SREG
                                     
000027 9140 0067                     lds       r20,  CURRENT_DIGIT
000029 3045                          cpi       r20,  5
00002a f40c                          brge      _CLR_CURRENT_DIGIT          ;     >= 5
00002b c003                          rjmp      _indicate_1
                                 
                                 _CLR_CURRENT_DIGIT:                   ;      
00002c 2744                          clr     r20
00002d 9340 0067                     sts     CURRENT_DIGIT, r20
                                 
                                 _indicate_1:
00002f 3040                          cpi       r20, 0
000030 f481                          brne      _indicate_2
                                 
000031 9a93                          sbi       PORTD, DIGIT_2_PIN
000032 9a94                          sbi       PORTD, DIGIT_3_PIN
000033 9a95                          sbi       PORTD, DIGIT_4_PIN
000034 f00e                          brts      PC+2
000035 c002                          rjmp      PC+3
000036 e00b                          ldi	      TEMP_REG_A, 11 ; // -
000037 c002                          rjmp      PC+3
000038 9100 0065                     lds	      TEMP_REG_A, DIGITS+2
00003a 2300                          tst	      TEMP_REG_A
00003b f011                          breq      PC+3
00003c 9892                          cbi       PORTD, DIGIT_1_PIN
00003d c001                          rjmp      PC+2
00003e 9a92                          sbi       PORTD, DIGIT_1_PIN
00003f d36e                          rcall     DISPLAY_DECODER
000040 d21a                          rcall     USI_TRANSMIT
                                 
                                 _indicate_2:
000041 3041                          cpi       r20, 1
000042 f481                          brne      _indicate_3
                                 
000043 9a92                          sbi       PORTD, DIGIT_1_PIN
000044 9a94                          sbi       PORTD, DIGIT_3_PIN
000045 9a95                          sbi       PORTD, DIGIT_4_PIN
000046 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000048 9130 0065                     lds	      r19, DIGITS+2
00004a 2b03                          or	      TEMP_REG_A, r19
00004b f011                          breq      PC+3
00004c 9893                          cbi	      PORTD, DIGIT_2_PIN
00004d c001                          rjmp      PC+2
00004e 9a93                          sbi       PORTD, DIGIT_2_PIN
00004f 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000051 d35c                          rcall     DISPLAY_DECODER
000052 d208                          rcall     USI_TRANSMIT
                                     
                                 _indicate_3:
000053 3042                          cpi       r20, 2
000054 f441                          brne      _indicate_4
                                     
000055 9a92                          sbi       PORTD, DIGIT_1_PIN
000056 9a93                          sbi       PORTD, DIGIT_2_PIN
000057 9a95                          sbi       PORTD, DIGIT_4_PIN
000058 9894                          cbi       PORTD, DIGIT_3_PIN
000059 9100 0063                     lds       TEMP_REG_A, DIGITS
00005b d352                          rcall     DISPLAY_DECODER
00005c d1fe                          rcall     USI_TRANSMIT
                                 
                                 _indicate_4:
00005d 3043                          cpi       r20, 3
00005e f441                          brne      _indicate_exit
                                 
00005f 9a92                          sbi       PORTD, DIGIT_1_PIN
000060 9a93                          sbi       PORTD, DIGIT_2_PIN
000061 9a94                          sbi       PORTD, DIGIT_3_PIN
000062 9895                          cbi       PORTD, DIGIT_4_PIN
000063 9100 0066                     lds       TEMP_REG_A, DIGITS+3
000065 d348                          rcall     DISPLAY_DECODER
000066 d1f4                          rcall     USI_TRANSMIT
                                 
                                 _indicate_exit:
000067 9543                          inc       r20
000068 9340 0067                     sts       CURRENT_DIGIT, r20
                                     
00006a bf5f                          out SREG, r21
                                     
00006b 915f                          pop	r21
00006c 914f                          pop r20
00006d 913f                          pop r19
00006e 912f                          pop r18
00006f 911f                          pop r17
000070 910f                          pop r16
000071 9518                          reti
                                 ;//</editor-fold>
                                 
                                 ; ****   *******************************************
                                 RESET_vect:
000072 ed0f                          ldi       TEMP_REG_A, LOW(RAMEND)
000073 bf0d                          out       SPL, TEMP_REG_A
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  (   )">
                                 ; ****    **********************************
                                 MCU_INIT:
                                     ; ****   *************************************
000074 e70f
000075 bb01                          outi      r16, DDRD, (1<<LED_PGM_PIN) | (1<<DIGIT_1_PIN) | (1<<DIGIT_2_PIN) | (1<<DIGIT_3_PIN) | (1<<DIGIT_4_PIN) | (1<<UART_TX_PIN) | (1<<RELAY_PIN)
000076 ee01
000077 bb07                          outi      r16, DDRB, (1<<USI_CLK_PIN) | (1<<USI_DO_PIN) | (1<<USI_LATCH_PIN) | (0<<SW_PLUS_PIN) | (0<<SW_MINUS_PIN) | (0<<SW_SET_PIN) | (1<<BUZZER_PIN)
000078 e10c
000079 bb08                          outi      r16, PORTB, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN) | (1<<SW_SET_PIN)
00007a e30c
00007b bb02                          outi      r16, PORTD, (1<<DIGIT_1_PIN) | (1<<DIGIT_2_PIN) | (1<<DIGIT_3_PIN) | (1<<DIGIT_4_PIN)
                                 
                                     ; ****   0 (8 ) *************************
00007c e002
00007d bf00                          outi      r16, TCCR0A, (1<<WGM01)             ;  CTC Compare A
00007e e005
00007f bf03                          outi      r16, TCCR0B, (1<<CS02) | (1<<CS00)  ; 1024 
000080 e203
000081 bf06                          outi      r16, OCR0A, 35                     ;   . (~60Hz)
                                     
                                     ; ****      ******************
000082 e200
000083 bf0b                          outi      r16, GIMSK, (1<<PCIE0)
000084 e10c
000085 bd00                          outi      r16, PCMSK0, (1<<PCINT2) | (1<<PCINT3) | (1<<PCINT4)          ;  
                                   
                                     ; ****  USART **************************************
000086 e303
000087 b909                          outi      r16, UBRRL, LOW(51)		    ; 9600 
000088 e000
000089 b902                          outi      r16, UBRRH, HIGH(51)		    ; 9600 
00008a e008
00008b b90a                          outi      r16, UCSRB, (1<<TXEN)		    ;  
00008c e006
00008d b903                          outi      r16, UCSRC, (1<<UCSZ1) | (1<<UCSZ0)   ;  , 8  , 1  
                                     
                                     ; ****     ******************************
00008e 2411                          clr     r1
00008f 9210 0067                     sts     CURRENT_DIGIT,  r1
                                 
000091 e000                          ldi     r16, 0x00
000092 9300 0060                     sts     MCU_STATE,      r16	    ;       
                                     
                                     ;     
000094 e004                          ldi	    r16, EEP_FIRST_TIME_RUN
000095 2e30                          mov	    EEP_A_r, r16
000096 d100                          rcall   EEP_RD_BYTE
000097 2d04                          mov	    r16, EEP_D_r
000098 3100                          cpi	    r16, 0x10				; 0x10 -           
000099 f011                          breq    _INIT_PARAMS
                                 _FIRST_TIME_RUN:				;        EEPROM    
00009a d0b2                          rcall   INIT_DEFAULT_PARAMS
00009b c014                          rjmp    _CONTINUE_INIT 
                                 _INIT_PARAMS:					;    EEPROM     
00009c e000                          ldi	    r16, EEP_SETTING_TEMP_H
00009d 2e30                          mov	    EEP_A_r, r16
00009e d0f8                          rcall   EEP_RD_BYTE
00009f 9240 006b                     sts	    SETTING_TEMP_H, EEP_D_r
                                     
0000a1 e001                          ldi	    r16, EEP_SETTING_TEMP_L
0000a2 2e30                          mov	    EEP_A_r, r16
0000a3 d0f3                          rcall   EEP_RD_BYTE
0000a4 9240 006c                     sts	    SETTING_TEMP_L, EEP_D_r
                                     
0000a6 e002                          ldi	    r16, EEP_SETTING_HYST
0000a7 2e30                          mov	    EEP_A_r, r16
0000a8 d0ee                          rcall   EEP_RD_BYTE
0000a9 9240 006d                     sts	    SETTING_HYST, EEP_D_r
                                     
0000ab e003                          ldi	    r16, EEP_SETTING_MODE
0000ac 2e30                          mov	    EEP_A_r, r16
0000ad d0e9                          rcall   EEP_RD_BYTE
0000ae 9240 006e                     sts	    SETTING_MODE, EEP_D_r
                                     
                                 _CONTINUE_INIT:
0000b0 2700                          clr	    r16
0000b1 9300 0068                     sts	    TEMP_L, r16
0000b3 9300 0069                     sts	    TEMP_H, r16
0000b5 ef00                          ldi	    r16, 0xf0
0000b6 9300 006a                     sts	    TEMP_F, r16
                                     
0000b8 ef0f                          ser	    r16
0000b9 9300 0071                     sts	    SW_DATA, r16
                                         
0000bb 2466                          clr	    REPROGRAM_STEP_r
                                     
                                     ; ****  ************************************************
                                     
0000bc d13e                          rcall   RD_F_CODE		;      
                                     
0000bd 9100 006f                     lds	    r16, DEVICE_FAMILY_CODE
0000bf 3208                          cpi	    r16, 0x28		;    DS18B20 = 0x28
0000c0 f409                          brne    ERR_FAMILY_CODE
0000c1 c005                          rjmp    START_PROGRAM
                                     
                                 ERR_FAMILY_CODE:
0000c2 e012                          ldi	    r17, MCU_STATE_ERROR
0000c3 9310 0060                     sts	    MCU_STATE, r17
0000c5 d30f                          rcall   BEEP_LONG
0000c6 c001                          rjmp    PC+2
                                 START_PROGRAM:
0000c7 d306                          rcall   BEEP_SHORT
0000c8 e080
0000c9 e090                          display_load 0
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 LOOP:
0000ca 9100 0060                     lds         r16, MCU_STATE		    ;    
                                 _STATE_DEFAULT:
0000cc 3000                          cpi		r16, MCU_STATE_DEFAULT
0000cd f451                          brne	_STATE_PROGRAM
                                   
0000ce 9120 006a                     lds		r18, TEMP_F
0000d0 9320 0066                     sts		DIGITS+3, r18
                                     
0000d2 d119                          rcall	TEMP_UPD		    ;    
0000d3 d2c0                          rcall       DISPLAY_UPD_DIGITS
0000d4 d0ca                          rcall	TEMP_COMPARSION		    ;  
0000d5 e011
0000d6 bf19                          outi	r17, TIMSK, (1<<OCIE0A)	    ; . 
0000d7 d041                          rcall	TEMP_SEND_UART		    ;    UART
                                 _STATE_PROGRAM:
0000d8 3001                          cpi		r16, MCU_STATE_PROGRAM
0000d9 f409                          brne	_STATE_ERROR
0000da d1bc                          rcall	REPROGRAM_SETTINGS
                                 _STATE_ERROR:
0000db 3002                          cpi		r16, MCU_STATE_ERROR
0000dc f769                          brne	LOOP
0000dd e01b                          ldi		r17, 11
0000de 9310 0063                     sts		DIGITS, r17
0000e0 9310 0064                     sts		DIGITS+1, r17
0000e2 9310 0065                     sts		DIGITS+2, r17
0000e4 9310 0066                     sts		DIGITS+3, r17
0000e6 e011
0000e7 bf19                          outi	r17, TIMSK, (1<<OCIE0A)
0000e8 cfe1                          rjmp      LOOP
                                 //</editor-fold>
                                 
                                 ; ****  **********************************************
                                 .INCLUDE "div16u.asm"
                                 
                                 ;*
                                 ;* "div16u" - 16/16 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two 16-bit numbers 
                                 ;* "dd8uH:dd8uL" (dividend) and "dv16uH:dv16uL" (divisor). 
                                 ;* The result is placed in "dres16uH:dres16uL" and the remainder in
                                 ;* "drem16uH:drem16uL".
                                 ;*  
                                 ;* Number of words	:19
                                 ;* Number of cycles	:235/251 (Min/Max)
                                 ;* Low registers used	:2 (drem16uL,drem16uH)
                                 ;* High registers used  :5 (dres16uL/dd16uL,dres16uH/dd16uH,dv16uL,dv16uH,
                                 ;*			    dcnt16u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem16uL=r14
                                 .def	drem16uH=r15
                                 .def	dres16uL=r16
                                 .def	dres16uH=r17
                                 .def	dd16uL	=r16
                                 .def	dd16uH	=r17
                                 .def	dv16uL	=r18
                                 .def	dv16uH	=r19
                                 .def	dcnt16u	=r20
                                 
                                 ;***** Code
                                 
                                 div16u:
0000e9 24ee                          clr			drem16uL								; clear remainder Low byte
0000ea 18ff                          sub			drem16uH,drem16uH				; clear remainder High byte and carry
0000eb e141                          ldi			dcnt16u,17							; init loop counter
                                 d16u_1:	
0000ec 1f00                          rol			dd16uL									; shift left dividend
0000ed 1f11                          rol			dd16uH
0000ee 954a                          dec			dcnt16u									; decrement counter
0000ef f409                          brne		d16u_2									; if done
0000f0 9508                          ret															; return
                                 d16u_2:	
0000f1 1cee                          rol			drem16uL								; shift dividend into remainder
0000f2 1cff                          rol			drem16uH
0000f3 1ae2                          sub			drem16uL,dv16uL					; remainder = remainder - divisor
0000f4 0af3                          sbc			drem16uH,dv16uH
0000f5 f420                          brcc		d16u_3									; if result negative
0000f6 0ee2                          add			drem16uL,dv16uL					; restore remainder
0000f7 1ef3                          adc			drem16uH,dv16uH
0000f8 9488                          clc															; clear carry to be shifted into result
0000f9 cff2                          rjmp		d16u_1									; else
                                 d16u_3:	
0000fa 9408                          sec															; set carry to be shifted into result
                                 .INCLUDE "div8u.asm"
0000fb cff0                      
                                 ;*
                                 ;* "div8u" - 8/8 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two register variables "dd8u" (dividend) and 
                                 ;* "dv8u" (divisor). The result is placed in "dres8u" and the remainder in
                                 ;* "drem8u".
                                 ;*  
                                 ;* Number of words	:14
                                 ;* Number of cycles	:97
                                 ;* Low registers used	:1 (drem8u)
                                 ;* High registers used  :3 (dres8u/dd8u,dv8u,dcnt8u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem8u	=r15		;remainder
                                 .def	dres8u	=r16		;result
                                 .def	dd8u	=r16		;dividend
                                 .def	dv8u	=r17		;divisor
                                 .def	dcnt8u	=r18		;loop counter
                                 
                                 ;***** Code
                                 
0000fc 18ff                      div8u:	sub	drem8u,drem8u	;clear remainder and carry
0000fd e029                      	ldi	dcnt8u,9	;init loop counter
0000fe 1f00                      d8u_1:	rol	dd8u		;shift left dividend
0000ff 952a                      	dec	dcnt8u		;decrement counter
000100 f409                      	brne	d8u_2		;if done
000101 9508                      	ret			;    return
000102 1cff                      d8u_2:	rol	drem8u		;shift dividend into remainder
000103 1af1                      	sub	drem8u,dv8u	;remainder = remainder - divisor
000104 f418                      	brcc	d8u_3		;if result negative
000105 0ef1                      	add	drem8u,dv8u	;    restore remainder
000106 9488                      	clc			;    clear carry to be shifted into result
000107 cff6                      	rjmp	d8u_1		;else
000108 9408                      d8u_3:	sec			;    set carry to be shifted into result
                                 .INCLUDE "mpy16u.asm"
000109 cff4                      
                                 ;*
                                 ;* "mpy16u" - 16x16 Bit Unsigned Multiplication
                                 ;*
                                 ;* This subroutine multiplies the two 16-bit register variables 
                                 ;* mp16uH:mp16uL and mc16uH:mc16uL.
                                 ;* The result is placed in m16u3:m16u2:m16u1:m16u0.
                                 ;*  
                                 ;* Number of words	:14 + return
                                 ;* Number of cycles	:153 + return
                                 ;* Low registers used	:None
                                 ;* High registers used  :7 (mp16uL,mp16uH,mc16uL/m16u0,mc16uH/m16u1,m16u2,
                                 ;*                          m16u3,mcnt16u)	
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	mc16uL	=r16		;multiplicand low byte
                                 .def	mc16uH	=r17		;multiplicand high byte
                                 .def	mp16uL	=r18		;multiplier low byte
                                 .def	mp16uH	=r19		;multiplier high byte
                                 .def	m16u0	=r18		;result byte 0 (LSB)
                                 .def	m16u1	=r19		;result byte 1
                                 .def	m16u2	=r20		;result byte 2
                                 .def	m16u3	=r21		;result byte 3 (MSB)
                                 .def	mcnt16u	=r22		;loop counter
                                 
                                 ;***** Code
                                 
00010a 2755                      mpy16u:	clr	m16u3		;clear 2 highest bytes of result
00010b 2744                      	clr	m16u2
00010c e160                      	ldi	mcnt16u,16	;init loop counter
00010d 9536                      	lsr	mp16uH
00010e 9527                      	ror	mp16uL
                                 
00010f f410                      m16u_1:	brcc	noad8		;if bit 0 of multiplier set
000110 0f40                      	add	m16u2,mc16uL	;add multiplicand Low to byte 2 of res
000111 1f51                      	adc	m16u3,mc16uH	;add multiplicand high to byte 3 of res
000112 9557                      noad8:	ror	m16u3		;shift right result byte 3
000113 9547                      	ror	m16u2		;rotate right result byte 2
000114 9537                      	ror	m16u1		;rotate result byte 1 and multiplier High
000115 9527                      	ror	m16u0		;rotate result byte 0 and multiplier Low
000116 956a                      	dec	mcnt16u		;decrement loop counter
000117 f7b9                      	brne	m16u_1		;if not done, loop more
000118 9508                          
                                 //<editor-fold defaultstate="collapsed" desc=":    UART">
                                 TEMP_SEND_UART:
000119 930f                          push    r16
00011a 931f                          push    r17
                                     
                                     ;  
00011b 9100 0068                     lds	    r16, TEMP_L
00011d 2e50                          mov	    r5, r16
00011e d02a                          rcall   UART_WR_BYTE
                                     
                                     ;  
00011f 9100 006a                     lds	    r16, TEMP_F
000121 2e50                          mov	    r5, r16
000122 d026                          rcall   UART_WR_BYTE
                                     
                                     ;  
000123 b300                          in	    r16, PIND
000124 7001                          andi    r16, (1<<RELAY_PIN)
000125 2e50                          mov	    r5, r16
000126 d022                          rcall   UART_WR_BYTE
                                     
                                     ; 
000127 9100 006d                     lds	    r16, SETTING_HYST
000129 2e50                          mov	    r5, r16
00012a d01e                          rcall   UART_WR_BYTE
                                     
                                     ;  HIGH
00012b 9100 006b                     lds	    r16, SETTING_TEMP_H
00012d 2e50                          mov	    r5, r16
00012e d01a                          rcall   UART_WR_BYTE
                                     
                                     ;  LOW
00012f 9100 006c                     lds	    r16, SETTING_TEMP_L
000131 2e50                          mov	    r5, r16
000132 d016                          rcall   UART_WR_BYTE
                                     
                                     ;  
000133 9100 006e                     lds	    r16, SETTING_MODE
000135 2e50                          mov	    r5, r16
000136 d012                          rcall   UART_WR_BYTE
                                     
                                     ;  
000137 9100 0060                     lds	    r16, MCU_STATE
000139 2e50                          mov	    r5, r16
00013a d00e                          rcall   UART_WR_BYTE
                                     
                                     ;   
00013b b65f                          in	    r5, SREG
00013c d00c                          rcall   UART_WR_BYTE
                                     
00013d e004                          ldi	    r16, 0x04 ; EOT (End Of Transmission)
00013e 2e50                          mov	    r5, r16
00013f d009                          rcall   UART_WR_BYTE
                                     
000140 2700                          clr	    r16
000141 2e50                          mov	    r5, r16
000142 e016                          ldi	    r17, 6
                                 _TEMP_SEND_UART_L:
000143 d005                          rcall   UART_WR_BYTE
000144 951a                          dec	    r17
000145 f7e9                          brne    _TEMP_SEND_UART_L
                                     
000146 911f                          pop	    r17
000147 910f                          pop	    r16
000148 9508                          ret
                                 //</editor-fold>
                                  
                                 //<editor-fold defaultstate="collapsed" desc=":    UART   r5">
                                 UART_WR_BYTE:
000149 9b5d                          sbis    UCSRA, UDRE
00014a cffe                          rjmp    UART_WR_BYTE
00014b b85c                          out	    UDR, r5
00014c 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 INIT_DEFAULT_PARAMS:
00014d e001                          ldi	    r16, DEFAULT_SETTING_TEMP_H
00014e 9300 006b                     sts	    SETTING_TEMP_H, r16			;  HIGH
000150 2e40                          mov	    EEP_D_r, r16
000151 e000                          ldi	    r16, EEP_SETTING_TEMP_H
000152 2e30                          mov	    EEP_A_r, r16
000153 d036                          rcall   EEP_WR_BYTE
                                     
000154 e20c                          ldi	    r16, DEFAULT_SETTING_TEMP_L
000155 9300 006c                     sts	    SETTING_TEMP_L, r16			;  LOW
000157 2e40                          mov	    EEP_D_r, r16
000158 e001                          ldi	    r16, EEP_SETTING_TEMP_L
000159 2e30                          mov	    EEP_A_r, r16
00015a d02f                          rcall   EEP_WR_BYTE
                                 
00015b e005                          ldi	    r16, DEFAULT_SETTING_HYST
00015c 9300 006d                     sts	    SETTING_HYST, r16			; 
00015e 2e40                          mov	    EEP_D_r, r16
00015f e002                          ldi	    r16, EEP_SETTING_HYST
000160 2e30                          mov	    EEP_A_r, r16
000161 d028                          rcall   EEP_WR_BYTE
                                 
000162 e001                          ldi	    r16, DEFAULT_SETTING_MODE
000163 9300 006e                     sts	    SETTING_MODE, r16			; 
000165 2e40                          mov	    EEP_D_r, r16
000166 e003                          ldi	    r16, EEP_SETTING_MODE
000167 2e30                          mov	    EEP_A_r, r16
000168 d021                          rcall   EEP_WR_BYTE
                                     
000169 e100                          ldi	    r16, 0x10
00016a 2e40                          mov	    EEP_D_r, r16
00016b e004                          ldi	    r16, EEP_FIRST_TIME_RUN
00016c 2e30                          mov	    EEP_A_r, r16
00016d d01c                          rcall   EEP_WR_BYTE
00016e 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":      EEPROM">
                                 WRITE_PARAMS_TO_EEP:
00016f 930f                          push    r16
000170 9100 006b                     lds	    r16, SETTING_TEMP_H			;  HIGH
000172 2e40                          mov	    EEP_D_r, r16
000173 e000                          ldi	    r16, EEP_SETTING_TEMP_H
000174 2e30                          mov	    EEP_A_r, r16
000175 d014                          rcall   EEP_WR_BYTE
                                     
000176 9100 006c                     lds	    r16, SETTING_TEMP_L			;  LOW
000178 2e40                          mov	    EEP_D_r, r16
000179 e001                          ldi	    r16, EEP_SETTING_TEMP_L
00017a 2e30                          mov	    EEP_A_r, r16
00017b d00e                          rcall   EEP_WR_BYTE
                                     
00017c 9100 006d                     lds	    r16, SETTING_HYST			; 
00017e 2e40                          mov	    EEP_D_r, r16
00017f e002                          ldi	    r16, EEP_SETTING_HYST
000180 2e30                          mov	    EEP_A_r, r16
000181 d008                          rcall   EEP_WR_BYTE
                                     
000182 9100 006e                     lds	    r16, SETTING_MODE			; 
000184 2e40                          mov	    EEP_D_r, r16
000185 e003                          ldi	    r16, EEP_SETTING_MODE
000186 2e30                          mov	    EEP_A_r, r16
000187 d002                          rcall   EEP_WR_BYTE
000188 910f                          pop	    r16
000189 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":      EEPROM">
                                 EEP_WR_BYTE:
00018a 94f8                          cli
00018b 930f                          push    r16
                                 _EEP_WR_BYTE_LP:
                                     ;    
00018c 99e1                          sbic    EECR, EEPE
00018d cffe                          rjmp    _EEP_WR_BYTE_LP
                                     
                                     ;   - 
00018e e000                          ldi	    r16, (0<<EEPM1) | (0<<EEPM0)
00018f bb0c                          out	    EECR, r16
                                     
                                     ;    
000190 ba3e                          out	    EEARL, EEP_A_r
                                     
                                     ;  
000191 ba4d                          out	    EEDR, EEP_D_r
                                     
                                     ; 
000192 9ae2                          sbi	    EECR, EEMPE
000193 9ae1                          sbi	    EECR, EEPE
000194 910f                          pop	    r16
000195 9478                          sei
000196 9508                          ret
                                  
                                 EEP_RD_BYTE:
000197 94f8                          cli
                                 _EEP_RD_BYTE_LP:
                                     ;    
000198 99e1                          sbic    EECR, EEPE
000199 cffe                          rjmp    _EEP_RD_BYTE_LP
                                     
                                     ;    
00019a ba3e                          out	    EEARL, EEP_A_r
                                     
                                     ; 
00019b 9ae0                          sbi	    EECR, EERE
00019c b24d                          in	    EEP_D_r, EEDR
00019d 9478                          sei
00019e 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_COMPARSION:
00019f 930f                          push    r16
0001a0 931f                          push    r17
0001a1 932f                          push    r18
0001a2 933f                          push    r19
0001a3 934f                          push    r20
0001a4 935f                          push    r21
0001a5 937f                          push    r23
                                  
                                     .DEF    temp_r_l = r16
                                     .DEF    temp_r_h = r17
                                     
                                     .DEF    min_r_trhd_l = r11
                                     .DEF    min_r_trhd_h = r10
                                     
                                     .DEF    max_r_trhd_l = r13
                                     .DEF    max_r_trhd_h = r12
                                     ;    10
0001a6 9100 0068                     lds	    mc16uL, TEMP_L		    // r16
0001a8 9110 0069                     lds	    mc16uH, TEMP_H		    // r17
0001aa e02a                          ldi	    mp16uL, LOW(10)
0001ab e030                          ldi	    mp16uH, HIGH(10)
0001ac df5d                          rcall   mpy16u
0001ad 2f02                          mov	    temp_r_l, m16u0			    ; L
0001ae 2f13                          mov	    temp_r_h, m16u1			    ; H
                                     ;   
0001af 9120 006a                     lds	    r18, TEMP_F
0001b1 2733                          clr	    r19
0001b2 0f02                          add	    temp_r_l, r18
0001b3 1f13                          adc	    temp_r_h, r19
                                     
                                     ;     
0001b4 9140 006c                     lds	    r20, SETTING_TEMP_L
0001b6 9150 006b                     lds	    r21, SETTING_TEMP_H
0001b8 9160 006d                     lds	    r22, SETTING_HYST
0001ba 934f                          push    r20
0001bb 935f                          push    r21
0001bc 2777                          clr	    r23
0001bd 1b46                          sub	    r20, r22
0001be 0b57                          sbc	    r21, r23
0001bf 2eb4                          mov	    min_r_trhd_l, r20
0001c0 2ea5                          mov	    min_r_trhd_h, r21
0001c1 915f                          pop	    r21
0001c2 914f                          pop	    r20
0001c3 2777                          clr	    r23
0001c4 0f46                          add	    r20, r22
0001c5 1f57                          adc	    r21, r23
0001c6 2ed4                          mov	    max_r_trhd_l, r20
0001c7 2ec5                          mov	    max_r_trhd_h, r21
                                     
                                     ;   
0001c8 f00e                          brts    _NEGATE_TEMP
0001c9 c004                          rjmp    _COMPARE
                                 
                                 _NEGATE_TEMP:
0001ca 9500                          com	    temp_r_l
0001cb 9510                          com	    temp_r_h
0001cc 5f0f                          subi    temp_r_l, low(-1)
0001cd 4f1f                          sbci    temp_r_h, high(-1)
                                     
                                 _COMPARE:
                                     ;   
0001ce 16b0                          cp	    min_r_trhd_l, temp_r_l
0001cf 06a1                          cpc	    min_r_trhd_h, temp_r_h
0001d0 f424                          brge    _MIN_THRESHOLD		    ; TEMP <= MIN
                                     ;   
0001d1 150d                          cp	    temp_r_l, max_r_trhd_l
0001d2 051c                          cpc	    temp_r_h, max_r_trhd_h
0001d3 f44c                          brge    _MAX_THRESHOLD		    ; TEMP >= TOP
0001d4 c00f                          rjmp    _COMPARSION_EXIT
                                 _MIN_THRESHOLD:
                                     ;   
0001d5 9140 006e                     lds	    r20, SETTING_MODE
0001d7 2344                          tst	    r20
0001d8 f411                          brne    PC+3
0001d9 9890                          relay_off
0001da c001                          rjmp    PC+2
0001db 9a90                          relay_on
0001dc c007                          rjmp    _COMPARSION_EXIT
                                 _MAX_THRESHOLD:
0001dd 9140 006e                     lds	    r20, SETTING_MODE
0001df 2344                          tst	    r20
0001e0 f411                          brne    PC+3
0001e1 9a90                          relay_on
0001e2 c001                          rjmp    PC+2
0001e3 9890                          relay_off
                                 _COMPARSION_EXIT:
0001e4 917f                          pop	    r23
0001e5 915f                          pop	    r21
0001e6 914f                          pop	    r20
0001e7 913f                          pop	    r19
0001e8 912f                          pop	    r18
0001e9 911f                          pop	    r17
0001ea 910f                          pop	    r16
0001eb 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_UPD:
0001ec 931f                          push    r17
0001ed d061                          rcall   TEMP_CONV
0001ee e152
0001ef e535
0001f0 eb4d
0001f1 d1fe                          DELAY24 751000
0001f2 d012                          rcall   TEMP_RD
                                     
                                     ;    
0001f3 9110 0068                     lds	    r17, TEMP_L
0001f5 2f81                          mov	    DISP_NUM_L, r17
0001f6 9110 0069                     lds	    r17, TEMP_H
0001f8 2f91                          mov	    DISP_NUM_H, r17
0001f9 911f                          pop	    r17
0001fa 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 RD_F_CODE:
0001fb 930f                          push	r16
                                     
0001fc d149                          rcall	OW_PRESENCE
0001fd e303                          ldi		r16, DS18B20_CMD_READROM
0001fe 2e80                          mov		OW_CMD_r, r16
0001ff d15b                          rcall	OW_SEND_BYTE
                                         
000200 e6af                          ldi		XL, LOW(DEVICE_FAMILY_CODE)
000201 e0b0                          ldi		XH, HIGH(DEVICE_FAMILY_CODE)
000202 d177                          rcall	OW_RD_BYTE
                                     
000203 910f                          pop		r16
000204 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_RD:
000205 930f                          push	r16
000206 931f                          push	r17
000207 932f                          push	r18
000208 933f                          push	r19
000209 934f                          push	r20
                                     
00020a d13b                          rcall	OW_PRESENCE
00020b ff70                          sbrs	OWFR, OWPRF
00020c c03c                          rjmp	_TEMP_RD_EXIT
                                     
00020d ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
00020e 2e80                          mov		OW_CMD_r, r16
00020f d14b                          rcall	OW_SEND_BYTE
                                     
000210 eb0e                          ldi		r16, DS18B20_CMD_RSCRATCHPAD
000211 2e80                          mov		OW_CMD_r, r16
000212 d148                          rcall	OW_SEND_BYTE
                                     
000213 e6a8                          ldi		XL, LOW(TEMP_L)
000214 e0b0                          ldi		XH, HIGH(TEMP_L)
000215 d164                          rcall	OW_RD_BYTE
                                     
000216 e6a9                          ldi		XL, LOW(TEMP_H)
000217 e0b0                          ldi		XH, HIGH(TEMP_H)
000218 d161                          rcall	OW_RD_BYTE
                                     
000219 9110 0068                     lds		r17, TEMP_L
00021b 9120 0069                     lds		r18, TEMP_H
                                     
00021d 932f                          push	r18
00021e 7f28                          cbr		r18, (1<<0) | (1<<1) | (1<<2)	;      (    TEMP_H)
00021f 3f28                          cpi		r18, 0xf8			;     
000220 f011                          breq	_TEMP_RD_TO_UNSIGNED		;       
000221 94e8                          clt
000222 c007                          rjmp	_TEMP_RD_CONTINUE		;         (  16)
                                 
                                 _TEMP_RD_TO_UNSIGNED:
000223 912f                          pop	    r18
000224 9468                          set
000225 9510                          com	    r17
000226 9520                          com	    r18
000227 5f1f                          subi    r17, low(-1)
000228 4f2f                          sbci    r18, high(-1)
                                 ;    ldi	    r19, 1
                                 ;    add	    r17, r19
                                 ;    ldi	    r19, 0
                                 ;    adc	    r18, r19
000229 c001                          rjmp    PC+2
                                     
                                 _TEMP_RD_CONTINUE:			    ;  =    / 16 (  4)
00022a 912f                          pop		r18
00022b 9526                          lsr r18
00022c 9517                          ror r17
00022d 9526                          lsr r18
00022e 9517                          ror r17
00022f 9526                          lsr r18
000230 9517                          ror r17
000231 9526                          lsr r18
000232 9517                          ror r17
                                 _TEMP_RD_END: 
000233 9130 0068                     lds	    r19, TEMP_L
000235 f40e                          brtc    PC+2
000236 9531                          neg	    r19				    ;      
                                     
                                     ;       : 
                                     ; ((n<<3) + (n<<1))>>4  (n*10)/16
000237 2f43                          mov	    r20, r19
000238 703f                          andi    r19, 0x0f
000239 2f43                          mov	    r20, r19
00023a 0f33                          lsl	    r19
00023b 0f33                          lsl	    r19
00023c 0f33                          lsl	    r19
                                     
00023d 0f44                          lsl	    r20
                                     
00023e 0f34                          add	    r19, r20
                                     
00023f 9536                          lsr	    r19
000240 9536                          lsr	    r19
000241 9536                          lsr	    r19
000242 9536                          lsr	    r19
                                     
                                     ;  
000243 9310 0068                     sts		TEMP_L, r17
000245 9320 0069                     sts		TEMP_H, r18
000247 9330 006a                     sts		TEMP_F, r19
                                     
                                 _TEMP_RD_EXIT:
000249 914f                          pop		r20
00024a 913f                          pop		r19
00024b 912f                          pop		r18
00024c 911f                          pop		r17
00024d 910f                          pop		r16
00024e 9508                          ret
                                 ;    
                                 TEMP_CONV:
00024f 930f                          push	r16
                                     
000250 d0f5                          rcall	OW_PRESENCE
000251 ff70                          sbrs	OWFR, OWPRF
000252 c006                          rjmp	_TEMP_CONV_EXIT
                                     
000253 ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
000254 2e80                          mov		OW_CMD_r, r16
000255 d105                          rcall	OW_SEND_BYTE
                                     
000256 e404                          ldi		r16, DS18B20_CMD_CONVERTTEMP
000257 2e80                          mov		OW_CMD_r, r16
000258 d102                          rcall	OW_SEND_BYTE
                                     
                                 _TEMP_CONV_EXIT:
000259 910f                          pop		r16
00025a 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":     ">
                                 ; ****      *************************
                                 USI_TRANSMIT:
00025b 930f                          push      r16
00025c 920f                          push      r0
00025d b80f                          out       USIDR, r0            ;        r0.     USIDR.
                                 
                                   ; Enable USI Overflow Interrupt Flag (will be 0 if transfer is not compeleted)
00025e e400                          ldi       TEMP_REG_A, (1<<USIOIF)      
00025f b90e                          out       USISR, TEMP_REG_A
                                   
                                   ; Load settings of USI into temp register
                                   ; This will setup USI to Three-wire mode, Software clock strobe (USITC) 
                                   ; with External, positive edge and toggle USCK
                                   ;
                                   ; USIWM0 <--------------> USI Wire Mode
                                   ; USICS1 <--------------> USI Clock Source Select
                                   ; USICLK <--------------> USI Clock Strobe
                                   ; USITC  <--------------> USI Toggle Clock (Enable clock generation)      
000260 e10b                          ldi       TEMP_REG_A, (1<<USIWM0) | (1<<USICS1) | (1<<USICLK) | (1<<USITC)
                                   
                                 _USI_TRANSMIT_LOOP:             ; Execute loop when USIOIF is 0
000261 b90d                          out       USICR, TEMP_REG_A   ; Load settings from temp register into USI Control Register
000262 9b76                          sbis      USISR, USIOIF       ; If transfer is comleted then move out of loop
000263 cffd                          rjmp      _USI_TRANSMIT_LOOP
                                 
                                   ; Send pulse into LATCH pin. 
                                   ; This will copy byte from 74hc595 shift register into 74hc595 storage register
000264 9ac0                          sbi      PORTB, USI_LATCH_PIN
000265 98c0                          cbi      PORTB, USI_LATCH_PIN
000266 900f                          pop	     r0
000267 910f                          pop      r16
000268 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    SET">
                                 BUTTON_PROCESS:
000269 930f                          push    r16
                                 _SW_CHECK_ON_0:
00026a 9bb4                          sbis    SW_PIN, SW_SET_PIN
00026b c001                          rjmp    _SW_SET_0
00026c c01c                          rjmp    _SW_CHECK_ON_1
                                 _SW_SET_0:
00026d 9100 0071                     lds	    r16, SW_DATA
00026f 2300                          tst	    r16
000270 f409                          brne    _SW_SET_FROM_0_TO_1
000271 c017                          rjmp    _SW_CHECK_ON_1
                                 _SW_SET_FROM_0_TO_1:
000272 2700                          clr	    r16
000273 9300 0071                     sts	    SW_DATA, r16
000275 d166                          rcall   DEBOUNCE_SW
000276 9463                          inc	    REPROGRAM_STEP_r
000277 2d16                          mov	    r17, REPROGRAM_STEP_r
000278 3014                          cpi	    r17, 4
000279 f414                          brge    _SAVE_SETTINGS
00027a d153                          rcall   BEEP_SHORT
00027b c00d                          rjmp    _SW_CHECK_ON_1
                                 _SAVE_SETTINGS:
00027c e010
00027d bf19                          outi    r17, TIMSK, (0<<OCIE0A)
00027e 9a92                          sbi     PORTD, DIGIT_1_PIN
00027f 9a93                          sbi     PORTD, DIGIT_2_PIN
000280 9a94                          sbi     PORTD, DIGIT_3_PIN
000281 9a95                          sbi     PORTD, DIGIT_4_PIN
000282 2466                          clr	    REPROGRAM_STEP_r
000283 deeb                          rcall   WRITE_PARAMS_TO_EEP
000284 d150                          rcall   BEEP_LONG
000285 9896                          cbi	    PORTD, LED_PGM_PIN
000286 e010                          ldi	    r17, MCU_STATE_DEFAULT
000287 9310 0060                     sts	    MCU_STATE, r17
                                 _SW_CHECK_ON_1:
000289 99b4                          sbic    SW_PIN, SW_SET_PIN
00028a c001                          rjmp    _SW_SET_1
00028b c009                          rjmp    _BUTTON_PROCESS_END
                                 _SW_SET_1:
00028c 9100 0071                     lds	    r16, SW_DATA
00028e 2300                          tst	    r16
00028f f009                          breq    _SW_SET_FROM_1_TO_0
000290 c004                          rjmp    _BUTTON_PROCESS_END
                                 _SW_SET_FROM_1_TO_0:
000291 ef0f                          ser	    r16
000292 9300 0071                     sts	    SW_DATA, r16
000294 d147                          rcall   DEBOUNCE_SW
                                 _BUTTON_PROCESS_END: 
000295 910f                          pop	    r16
000296 9508                          ret//</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 REPROGRAM_SETTINGS:
000297 930f                          push    r16
000298 931f                          push    r17
000299 932f                          push    r18
00029a 933f                          push    r19
00029b 934f                          push    r20
                                     
00029c 2d06                          mov	    r16, REPROGRAM_STEP_r
00029d 2300                          tst	    r16
00029e f009                          breq    _INTO
00029f c004                          rjmp    _REPROGRAM_SETTINGS_LOOP
                                 _INTO:
0002a0 9890                          relay_off
0002a1 9a96                          sbi	    PORTD, LED_PGM_PIN
0002a2 d12b                          rcall   BEEP_SHORT
0002a3 9463                          inc	    REPROGRAM_STEP_r
                                 _REPROGRAM_SETTINGS_LOOP:
0002a4 dfc4                          rcall   BUTTON_PROCESS
                                 _CHECK_STEP:
0002a5 3001                          cpi	    r16, 1
0002a6 f029                          breq    _STEP_1
0002a7 3002                          cpi	    r16, 2
0002a8 f151                          breq    _STEP_2
0002a9 3003                          cpi	    r16, 3
0002aa f139                          breq    _S3_JMP
0002ab c094                          rjmp    _REPROGRAM_SETTINGS_END
                                       
                                 //<editor-fold defaultstate="collapsed" desc=":  1">
                                 _STEP_1:				    ;     
0002ac d0e7                          rcall       DISPLAY_UPD_DIGITS
                                 _S1_CHECK_PLUS:
0002ad 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
0002ae c004                          rjmp    _INCREASE_HYST
0002af c000                          rjmp    _S1_CHECK_MINUS
                                 _S1_CHECK_MINUS:
0002b0 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
0002b1 c00a                          rjmp    _DECREASE_HYST
0002b2 c011                          rjmp    _SHOW_HYST
                                 _INCREASE_HYST:
0002b3 d128                          rcall   DEBOUNCE_SW
0002b4 9110 006d                     lds	    r17, SETTING_HYST
0002b6 3c18                          cpi	    r17, MAX_HYST
0002b7 f009                          breq    PC+2
0002b8 9513                          inc	    r17
0002b9 9310 006d                     sts	    SETTING_HYST, r17
0002bb c008                          rjmp    _SHOW_HYST
                                 _DECREASE_HYST:
0002bc d11f                          rcall   DEBOUNCE_SW
0002bd 9110 006d                     lds	    r17, SETTING_HYST
0002bf 3011                          cpi	    r17, MIN_HYST
0002c0 f009                          breq    PC+2
0002c1 951a                          dec	    r17
0002c2 9310 006d                     sts	    SETTING_HYST, r17
                                 _SHOW_HYST:
0002c4 94e8                          clt
0002c5 930f                          push    dd8u
0002c6 931f                          push    dv8u
0002c7 9100 006d                     lds	    dd8u, SETTING_HYST
0002c9 e01a                          ldi	    dv8u, 10
0002ca de31                          rcall   div8u
0002cb 2f80                          mov	    DISP_NUM_L, dres8u
0002cc 2799                          clr	    DISP_NUM_H			    ;  8        
0002cd 92f0 0066                     sts	    DIGITS+3,	drem8u
0002cf 911f                          pop	    dv8u
0002d0 910f                          pop	    dd8u
0002d1 c06e                          rjmp    _REPROGRAM_SETTINGS_END
                                 //</editor-fold>
                                    
                                 _S3_JMP:			    ;    _STEP_3
0002d2 c047                          rjmp    _STEP_3
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  2">
                                 _STEP_2:
0002d3 d0c0                          rcall       DISPLAY_UPD_DIGITS
                                 _S2_CHECK_PLUS:
0002d4 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
0002d5 c004                          rjmp    _INCREASE_TEMP
0002d6 c000                          rjmp    _S2_CHECK_MINUS
                                 _S2_CHECK_MINUS:
0002d7 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
0002d8 c013                          rjmp    _DECREASE_TEMP
0002d9 c021                          rjmp    _SHOW_TEMP
                                 _INCREASE_TEMP:
0002da d101                          rcall   DEBOUNCE_SW
0002db 9110 006c                     lds	    r17, SETTING_TEMP_L
0002dd 9120 006b                     lds	    r18, SETTING_TEMP_H
0002df 3b10                          cpi	    r17, MAX_TEMP_L
0002e0 e034                          ldi	    r19, MAX_TEMP_H
0002e1 0723                          cpc	    r18, r19
0002e2 f031                          breq    PC+7
0002e3 e03a                          ldi	    r19, 10
0002e4 0f13                          add	    r17, r19
0002e5 2733                          clr	    r19
0002e6 1f23                          adc	    r18, r19
0002e7 9310 006c                     sts	    SETTING_TEMP_L, r17
0002e9 9320 006b                     sts	    SETTING_TEMP_H, r18
0002eb c00f                          rjmp    _SHOW_TEMP
                                 _DECREASE_TEMP:
0002ec d0ef                          rcall   DEBOUNCE_SW
0002ed 9110 006c                     lds	    r17, SETTING_TEMP_L
0002ef 9120 006b                     lds	    r18, SETTING_TEMP_H
0002f1 301c                          cpi	    r17, MIN_TEMP_L
0002f2 ef3e                          ldi	    r19, MIN_TEMP_H
0002f3 0723                          cpc	    r18, r19
0002f4 f011                          breq    PC+3
                                 __DECREASE:
0002f5 501a                          subi    r17, 10
0002f6 4020                          sbci    r18, 0
0002f7 9310 006c                     sts	    SETTING_TEMP_L, r17
0002f9 9320 006b                     sts	    SETTING_TEMP_H, r18
                                 _SHOW_TEMP:
0002fb 930f                          push    dd16uL
0002fc 931f                          push    dd16uH
0002fd 932f                          push    dv16uL
0002fe 933f                          push    dv16uH
                                     
0002ff 9100 006c                     lds	    dd16uL, SETTING_TEMP_L
000301 9110 006b                     lds	    dd16uH, SETTING_TEMP_H
000303 2f21                          mov	    r18, dd16uH
000304 7820                          andi    r18, (1<<7)
000305 f411                          brne    _NEGATE_SET_TEMP
000306 94e8                          clt
000307 c005                          rjmp    _DIVIDE_SET_TEMP
                                 _NEGATE_SET_TEMP:
000308 9468                          set
000309 9500
00030a 9510
00030b 5f0f
00030c 4f1f                          com16   dd16uL, dd16uH
                                     
                                 _DIVIDE_SET_TEMP:
00030d e02a                          ldi	    dv16uL, LOW(10)
00030e e030                          ldi	    dv16uH, HIGH(10)
00030f ddd9                          rcall   div16u
000310 2f80                          mov	    DISP_NUM_L, dres16uL
000311 2f91                          mov	    DISP_NUM_H, dres16uH
                                     
000312 e00a                          ldi	    r16, 10
000313 9300 0066                     sts	    DIGITS+3, r16		;  
                                     
000315 913f                          pop	    dv16uH
000316 912f                          pop	    dv16uL
000317 911f                          pop	    dd16uH
000318 910f                          pop	    dd16uL
000319 c026                          rjmp    _REPROGRAM_SETTINGS_END
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  3">
                                 _STEP_3:
00031a 94e8                          clt
                                 _S3_CHECK_PLUS:
00031b 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
00031c c004                          rjmp    _SET_HEAT_MODE
00031d c000                          rjmp    _S3_CHECK_MINUS
                                 _S3_CHECK_MINUS:
00031e 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
00031f c006                          rjmp    _SET_COOLING_MODE
000320 c009                          rjmp    _SHOW_MODE
                                 _SET_HEAT_MODE:
000321 d0ba                          rcall   DEBOUNCE_SW
000322 e011                          ldi	    r17, HEAT_MODE
000323 9310 006e                     sts	    SETTING_MODE, r17
000325 c004                          rjmp    _SHOW_MODE
                                 _SET_COOLING_MODE:
000326 d0b5                          rcall   DEBOUNCE_SW
000327 e010                          ldi	    r17, COOLING_MODE
000328 9310 006e                     sts	    SETTING_MODE, r17
                                 _SHOW_MODE:
00032a 2711                          clr	    r17
00032b 2f81                          mov	    DISP_NUM_L, r17
00032c 2f91                          mov	    DISP_NUM_H, r17
00032d e01e                          ldi	    r17, 14
00032e 9310 0063                     sts	    DIGITS, r17
000330 9310 0064                     sts	    DIGITS+1, r17
000332 9310 0065                     sts	    DIGITS+2, r17
000334 9120 006e                     lds	    r18, SETTING_MODE
000336 2322                          tst	    r18
000337 f009                          breq    _SHOW_COOLING
000338 c004                          rjmp    _SHOW_HEATING
                                 
                                 _SHOW_COOLING:
000339 e01c                          ldi	    r17, 12
00033a 9310 0066                     sts	    DIGITS+3, r17
00033c c003                          rjmp    _REPROGRAM_SETTINGS_END
                                 _SHOW_HEATING:
00033d e01d                          ldi	    r17, 13
00033e 9310 0066                     sts	    DIGITS+3, r17
                                 //</editor-fold>
                                 
                                 _REPROGRAM_SETTINGS_END:
000340 914f                          pop	    r20
000341 913f                          pop	    r19
000342 912f                          pop	    r18
000343 911f                          pop	    r17
000344 910f                          pop	    r16
000345 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc="  1-Wire">
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 ; ****    ******************************
                                 OW_PRESENCE:
000346 94f8                          cli
000347 9ab9                          ow_pull
000348 e033
000349 eb4e
00034a d0a1                          DELAY16	480
00034b 98b9                          ow_release
00034c e030
00034d e84a
00034e d09d                          DELAY16	70
00034f d005                          rcall	OW_CHECK_PRESENCE
000350 e033
000351 e342
000352 d099                          DELAY16	410
000353 9478                          sei
000354 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:   ">
                                 ; ****    *******************************
                                 ;     ,    OWPRF     
                                 ;
                                 OW_CHECK_PRESENCE:
000355 9bb1                          sbis    OW_PIN, OW_LINE
000356 6071                          sbr	    OWFR, (1<<OWPRF)
000357 c002                          rjmp    _EXIT
000358 99b1                          sbic    OW_PIN, OW_LINE
000359 7f7e                          cbr	    OWFR, (1<<OWPRF)
                                 _EXIT:
00035a 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_SEND_BYTE:
00035b 94f8                          cli
00035c 930f                          push    r16
00035d 931f                          push    r17    
00035e 2d08                          mov	    r16, OW_CMD_r
00035f e018                          ldi	    r17, 8
                                 _OW_SEND_BYTE_LOOP:
000360 9506                          lsr	    r16
000361 f408                          brcc    _OW_SEND_0
000362 f048                          brcs    _OW_SEND_1
                                 _OW_SEND_0:
000363 9ab9                          ow_pull
000364 e030
000365 e746
000366 d085                          DELAY16 60
000367 98b9                          ow_release
000368 e030
000369 e142
00036a d081                          DELAY16 10
00036b c008                          rjmp    _OW_SEND_BYTE_END
                                 _OW_SEND_1:
00036c 9ab9                          ow_pull
00036d e030
00036e e04a
00036f d07c                          DELAY16 6
000370 98b9                          ow_release
000371 e030
000372 e74e
000373 d078                          DELAY16 64
                                 _OW_SEND_BYTE_END:
000374 951a                          dec	    r17
000375 f751                          brne    _OW_SEND_BYTE_LOOP
000376 911f                          pop	    r17
000377 910f                          pop	    r16
000378 9478                          sei
000379 9508                          ret
                                 //</editor-fold>
                                         
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_RD_BYTE:
00037a 94f8                          cli
00037b 930f                          push    r16
00037c 931f                          push    r17
00037d 2700                          clr	    r16
00037e e018                          ldi	    r17, 8
                                 _OW_RD_BYTE_LP:
00037f 9506                          lsr	    r16
000380 9ab9                          ow_pull
000381 e030
000382 e04a
000383 d068                          DELAY16	6
000384 98b9                          ow_release
000385 e030
000386 e140
000387 d064                          DELAY16	9
000388 99b1                          sbic    OW_PIN, OW_LINE
000389 6800                          sbr	    r16, (1<<7)
00038a e030
00038b e64c
00038c d05f                          DELAY16	55
00038d 951a                          dec	    r17
00038e f781                          brne    _OW_RD_BYTE_LP
00038f 930c                          st	    X, r16
000390 911f                          pop	    r17
000391 910f                          pop	    r16
000392 9478                          sei
000393 9508                          ret
                                 //</editor-fold>
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    SRAM  ">
                                 ; ****    16-   *********************
                                 ; :         SRAM
                                 ;                
                                 DISPLAY_UPD_DIGITS:
000394 930f                          push  r16
000395 935f                          push  r21 
000396 e053                          ldi   r21,    3                     
                                     
                                   ;   (     )
000397 e6a3                          ldi   XL, LOW(DIGITS)
000398 e0b0                          ldi   XH, HIGH(DIGITS)
                                 
                                     .equ  dividend      = SRAM_TEMP_1   ;    
                                     .equ  divisor       = 10            ;   
                                 
                                   ;        SRAM 
000399 9380 0061                     sts   dividend,     DISP_NUM_L
00039b 9390 0062                     sts   dividend+1,   DISP_NUM_H
                                 
                                   ;       
                                 DIV_LOOP:
                                     ;   
00039d 9100 0061                     lds   dd16uL, dividend
00039f 9110 0062                     lds   dd16uH, dividend+1
0003a1 e02a                          ldi   dv16uL, LOW(divisor)
0003a2 e030                          ldi   dv16uH, HIGH(divisor)
                                     
0003a3 dd45                          rcall div16u                      ; 
                                 
0003a4 92ed                          st   X+,    drem16uL              ;         
                                 
                                     ;  
0003a5 9300 0061                     sts  dividend,   dres16uL
0003a7 9310 0062                     sts  dividend+1, dres16uH
                                 
0003a9 955a                          dec   r21                         ;   
0003aa f791                          brne  DIV_LOOP                    ;      0
0003ab 915f                          pop   r21
0003ac 910f                          pop	  r16
0003ad 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 ; ****      R0 ***********************
                                 DISPLAY_DECODER:
0003ae 930f                          push     r16
0003af 931f                          push     r17
                                     
0003b0 eeea                          ldi	     ZL, LOW(2*DISPLAY_SYMBOLS)
0003b1 e0f7                          ldi	     ZH, HIGH(2*DISPLAY_SYMBOLS)
                                 
0003b2 2711                          clr      TEMP_REG_B
0003b3 0fe0                          add      ZL, TEMP_REG_A
0003b4 1ff1                          adc      ZH, TEMP_REG_B
                                 
0003b5 9004                          lpm      r0, Z
                                     
0003b6 9100 0067                     lds	      r16, CURRENT_DIGIT
0003b8 3002                          cpi	      r16, 2
0003b9 f009                          breq      _DOT_ON
0003ba c010                          rjmp      _DISPLAY_DECODER_EXIT
                                 _DOT_ON:
0003bb 2d00                          mov	      r16, r0
0003bc 770f                          cbr	      r16, (1<<7)
0003bd 2e00                          mov	      r0, r16
                                     
0003be 2d06                          mov	      r16, REPROGRAM_STEP_r
0003bf 3002                          cpi	      r16, 2
0003c0 f42c                          brge      _DOT_OFF
0003c1 9100 0060                     lds	      r16, MCU_STATE
0003c3 3002                          cpi	      r16, MCU_STATE_ERROR
0003c4 f029                          breq      _ERR_DOT_OFF
0003c5 c005                          rjmp      _DISPLAY_DECODER_EXIT
                                 _DOT_OFF:
0003c6 2d00                          mov	      r16, r0
0003c7 6800                          sbr	      r16, (1<<7)
0003c8 2e00                          mov	      r0, r16
0003c9 c001                          rjmp      _DISPLAY_DECODER_EXIT
                                     
                                 _ERR_DOT_OFF:
0003ca cffb                          rjmp      _DOT_OFF
                                     
                                 _DISPLAY_DECODER_EXIT:
0003cb 911f                          pop      r17
0003cc 910f                          pop      r16
0003cd 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_SHORT:
0003ce 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
0003cf e053
0003d0 ea39
0003d1 e74d
0003d2 d01d                          DELAY24 150000
0003d3 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
0003d4 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_LONG:
0003d5 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
0003d6 e05c
0003d7 e334
0003d8 ef4d
0003d9 d016                          DELAY24 500000
0003da 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
0003db 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 DEBOUNCE_SW:
0003dc 930f                          push    r16
0003dd 931f                          push    r17
0003de 932f                          push    r18
                                 
0003df e02a                          ldi	    r18, 10
                                 _loop_2:
0003e0 ef1f                          ldi     r17, 255
                                 _loop_0:
0003e1 ef0f                          ldi     r16, 255
                                 _dec_0:
0003e2 950a                          dec     r16
0003e3 f7f1                          brne    _dec_0
                                 _loop_1:
0003e4 951a                          dec     r17
0003e5 f7d9                          brne    _loop_0
                                 _loop_3:
0003e6 952a                          dec	    r18
0003e7 f7c1                          brne    _loop_2
                                 
0003e8 912f                          pop	    r18
0003e9 911f                          pop	    r17
0003ea 910f                          pop	    r16
0003eb 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  (16  )">
                                 DELAY_LOOP_16:
0003ec 5041                          subi DELAY_8_r, 1
0003ed 4030                          sbci DELAY_16_r, 0
0003ee f7e8                          brcc DELAY_LOOP_16
0003ef 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  (24  )">
                                 DELAY_LOOP_24:
0003f0 5041                          subi DELAY_8_r, 1
0003f1 4030                          sbci DELAY_16_r, 0
0003f2 4050                          sbci DELAY_24_r, 0
0003f3 f7e0                          brcc DELAY_LOOP_24
0003f4 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  ">
                                 DISPLAY_SYMBOLS:
                                       ; HGFEDCBA    HGFEDCBA
0003f5 f9c0                          .DB 0b11000000, 0b11111001          ; 0, 1
0003f6 b0a4                          .DB 0b10100100, 0b10110000          ; 2, 3
0003f7 9299                          .DB 0b10011001, 0b10010010          ; 4, 5
0003f8 f882                          .DB 0b10000010, 0b11111000          ; 6, 7
0003f9 9080                          .DB 0b10000000, 0b10010000          ; 8, 9
0003fa bf9c                          .DB 0b10011100, 0b10111111          ; , -
0003fb 89c6                          .DB 0b11000110, 0b10001001		; C, H
                                 //</editor-fold>
                                 
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" EEPROM">
                                 ; ****  EEPROM ********************************************
                                 .ESEG
                                  
                                 .ORG 0x30
000030 41
000031 56
000032 52
000033 20
000034 54
000035 68
000036 65
000037 72
000038 6d
000039 6f
00003a 73
00003b 74
00003c 61
00003d 74
00003e 2e
00003f 20
000040 57
000041 72
000042 69
000043 74
000044 74
000045 65
000046 6e
000047 20
000048 62
000049 79
00004a 20
00004b 53
00004c 65
00004d 72
00004e 67
00004f 65
000050 79
000051 20
000052 59
000053 61
000054 72
000055 6b
000056 6f
000057 76                        INFO:       .DB "AVR Thermostat. Written by Sergey Yarkov"
                                 ;</editor-fold>


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   2 y  :   0 z  :   1 r0 :   8 r1 :   2 r2 :   0 r3 :  16 r4 :  16 
r5 :  12 r6 :   7 r7 :   0 r8 :   6 r9 :   0 r10:   2 r11:   2 r12:   2 
r13:   2 r14:   5 r15:  11 r16: 234 r17: 121 r18:  53 r19:  59 r20:  53 
r21:  24 r22:   5 r23:  10 r24:   6 r25:   6 r26:   4 r27:   4 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 29 out of 35 (82.9%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :   8 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   6 brcs  :   1 break :   0 breq  :  17 brge  :   5 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  23 brpl  :   0 brsh  :   0 brtc  :   1 brts  :   2 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :  15 cbr   :   3 clc   :   2 
clh   :   0 cli   :   5 cln   :   0 clr   :  18 cls   :   0 clt   :   4 
clv   :   0 clz   :   0 com   :   6 cp    :   2 cpc   :   4 cpi   :  23 
cpse  :   0 dec   :  11 eor   :   0 icall :   0 ijmp  :   0 in    :   6 
inc   :   4 ld    :   0 ldd   :   0 ldi   : 119 lds   :  51 lpm   :   2 
lsl   :   4 lsr   :  11 mov   :  63 movw  :   0 neg   :   1 nop   :   0 
or    :   1 ori   :   0 out   :  27 pop   :  56 push  :  55 rcall :  88 
ret   :  28 reti  :   3 rjmp  :  66 rol   :   6 ror   :   9 sbc   :   2 
sbci  :   7 sbi   :  31 sbic  :   5 sbis  :  10 sbiw  :   0 sbr   :   3 
sbrc  :   0 sbrs  :   2 sec   :   2 seh   :   0 sei   :   5 sen   :   0 
ser   :   2 ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   2 std   :   0 sts   :  48 sub   :   5 subi  :   6 
swap  :   0 tst   :   7 wdr   :   0 
Instructions used: 56 out of 105 (53.3%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007f8   2006     14   2020    2048  98.6%
[.dseg] 0x000060 0x000072      0     18     18     128  14.1%
[.eseg] 0x000030 0x000058      0     40     40     128  31.3%

Assembly complete, 0 errors, 21 warnings
