module FSM (clk, resetn, done_draw, done_wait, done_update, go_draw, go_wait, go_update, go_erase);
	input clk;
	input	resetn;
	input done_draw;
	input	done_wait;
	input done_update;
	output reg go_draw;
	output reg go_wait;
	output reg go_update;
	output reg go_erase;

	//declare four states
	localparam reset_state= 4'b0000, draw_state = 4'b0001, wait_state = 4'b0010, update_state = 4'b0011, erase_state = 4'b0100;

	reg [3:0] current_state = reset_state, next_state;
	
	//state transition
	always@(*)
		begin: state_table
			case (current_state)
				reset_state:   next_state = draw_state;
				draw_state:		next_state = done_draw ? wait_state : draw_state;
				wait_state:		next_state = done_wait ? update_state : wait_state;
				update_state:	next_state = done_update ? erase_state : update_state;
				erase_state:	next_state = done_draw ? draw_state : erase_state;
			endcase
		end 

	//signal changes in each state
	always @(*) 
		begin: enable_signals
			go_draw=0;
			go_wait=0;
			go_update=0;
			go_erase=0;
			case (current_state)
				reset_state: 
					begin
						go_draw=0;
						go_wait=0;
						go_update=0;
						go_erase=0;
					end	
				draw_state:	
					begin
						go_draw=1;
						go_wait=0;
						go_update=0;
						go_erase=0;
					end	
				wait_state:	
					begin
						go_draw=0;
						go_wait=1;
						go_update=0;
						go_erase=0;
					end		
				update_state:	
					begin
						go_draw=0;
						go_wait=0;
						go_update=1;
						go_erase=0;
					end
				erase_state:
					begin
						go_draw=1;
						go_wait=0;
						go_update=0;
						go_erase=1;
					end			
			endcase
		end
	
	//the actual state changes according to the clock edge
	always @(posedge clk)
    begin: state_FFs
         if(resetn == 0)
					current_state <= reset_state;
			else
					current_state <= next_state;
    end 
endmodule
