{
  "processor": "AMD Am29C101",
  "manufacturer": "AMD",
  "year": 1982,
  "schema_version": "1.0",
  "source": "Am29C101 16-Bit CMOS Microprocessor Slice datasheet, AMD 1982",
  "base_architecture": "am2901",
  "base_timing_reference": "models/amd/am2901/timing/am2901_timing.json",
  "timing_notes": "Integrates four Am2901 ALU slices into a single 16-bit CMOS chip. Same ALU function codes as Am2901 but operates on 16-bit data. Internal cascade between the four 4-bit slices adds propagation delay but cycle count remains the same at the microinstruction level. CMOS process runs at 20 MHz vs Am2901 bipolar at 10 MHz.",
  "clock_mhz": 20.0,
  "instruction_count": 16,
  "notes": "16-bit integrated CMOS version of the Am2901 bit-slice family. All ALU function codes are identical to the Am2901 but operate on full 16-bit words. The internal carry-lookahead between the four integrated slices allows single-cycle operation for all 16-bit ALU functions. Source operand and destination selections follow Am2901 microinstruction format.",
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x0", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,OVR,F=0,F3", "notes": "16-bit R plus S. ALU function code I5-I3=000. Internal carry-lookahead across four slices"},
    {"mnemonic": "SUBR", "opcode": "0x1", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,OVR,F=0,F3", "notes": "16-bit S minus R. ALU function code I5-I3=001"},
    {"mnemonic": "SUBS", "opcode": "0x2", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,OVR,F=0,F3", "notes": "16-bit R minus S. ALU function code I5-I3=010"},
    {"mnemonic": "OR", "opcode": "0x3", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "F=0,F3", "notes": "16-bit R OR S. ALU function code I5-I3=011"},
    {"mnemonic": "AND", "opcode": "0x4", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "F=0,F3", "notes": "16-bit R AND S. ALU function code I5-I3=100"},
    {"mnemonic": "NOTRS", "opcode": "0x5", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "F=0,F3", "notes": "16-bit NOT(R) AND S. ALU function code I5-I3=101"},
    {"mnemonic": "EXOR", "opcode": "0x6", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "F=0,F3", "notes": "16-bit R XOR S. ALU function code I5-I3=110"},
    {"mnemonic": "EXNOR", "opcode": "0x7", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "F=0,F3", "notes": "16-bit R XNOR S. ALU function code I5-I3=111"},
    {"mnemonic": "SRC_AQ", "opcode": "0x0_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=000: R=A, S=Q. 16-bit register file"},
    {"mnemonic": "SRC_AB", "opcode": "0x1_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=001: R=A, S=B"},
    {"mnemonic": "SRC_ZQ", "opcode": "0x2_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=010: R=0, S=Q"},
    {"mnemonic": "SRC_ZB", "opcode": "0x3_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=011: R=0, S=B"},
    {"mnemonic": "SRC_ZA", "opcode": "0x4_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=100: R=0, S=A"},
    {"mnemonic": "SRC_DA", "opcode": "0x5_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=101: R=D, S=A. 16-bit external data input"},
    {"mnemonic": "SRC_DQ", "opcode": "0x6_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=110: R=D, S=Q"},
    {"mnemonic": "SRC_D0", "opcode": "0x7_src", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Source select I2-I0=111: R=D, S=0"}
  ]
}
