//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARSATA_AUX_H_INC_
#define ___ARSATA_AUX_H_INC_
#define NV_MOBILE_ARSATA_AUX_H_UNIT_OF_OFFSET 1B


// Register SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0                      _MK_ADDR_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SECURE                       0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_DUAL                         0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SCR                  0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_WORD_COUNT                   0x1
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_RANGE                  31:0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_DEFAULT                        _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_INIT_ENUM                      -65536


// Register SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0                      _MK_ADDR_CONST(0x4)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SECURE                       0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_DUAL                         0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SCR                  0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_WORD_COUNT                   0x1
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_RANGE                  31:0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_DEFAULT                        _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_INIT_ENUM                      -65536


// Register SATA_AUX_MISC_CNTL_1_0
#define SATA_AUX_MISC_CNTL_1_0                  _MK_ADDR_CONST(0x8)
#define SATA_AUX_MISC_CNTL_1_0_SECURE                   0x0
#define SATA_AUX_MISC_CNTL_1_0_DUAL                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SCR                      0
#define SATA_AUX_MISC_CNTL_1_0_WORD_COUNT                       0x1
#define SATA_AUX_MISC_CNTL_1_0_RESET_VAL                        _MK_MASK_CONST(0x16000)
#define SATA_AUX_MISC_CNTL_1_0_RESET_MASK                       _MK_MASK_CONST(0x7ffff)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_READ_MASK                        _MK_MASK_CONST(0x7ffff)
#define SATA_AUX_MISC_CNTL_1_0_WRITE_MASK                       _MK_MASK_CONST(0x7f19f)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_RANGE                   0:0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_ENABLE                  _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DISABLE                 _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT                      _MK_SHIFT_CONST(1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_RANGE                      1:1
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_WOFFSET                    0x0
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DISABLE                    _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_ENABLE                     _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_RANGE                   2:2
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_SATA                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_APB_MISC                   _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT                   _MK_SHIFT_CONST(3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_RANGE                   4:3
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT                   _MK_SHIFT_CONST(5)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_RANGE                   6:5
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_RANGE                        7:7
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_NO                   _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_YES                  _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_RANGE                    8:8
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_NO                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_YES                      _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT                       _MK_SHIFT_CONST(9)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_FIELD                       _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_RANGE                       10:9
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SHIFT                   _MK_SHIFT_CONST(11)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_RANGE                   11:11
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SHIFT                  _MK_SHIFT_CONST(12)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_RANGE                  12:12
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_WOFFSET                        0x0
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SHIFT                        _MK_SHIFT_CONST(13)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_RANGE                        13:13
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SHIFT                       _MK_SHIFT_CONST(14)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_RANGE                       14:14
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_RANGE                       15:15
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SHIFT                        _MK_SHIFT_CONST(16)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_RANGE                        16:16
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(17)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_RANGE                    17:17
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SHIFT                    _MK_SHIFT_CONST(18)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_RANGE                    18:18
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register SATA_AUX_RX_STAT_INT_0
#define SATA_AUX_RX_STAT_INT_0                  _MK_ADDR_CONST(0xc)
#define SATA_AUX_RX_STAT_INT_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_INT_0_DUAL                     0x0
#define SATA_AUX_RX_STAT_INT_0_SCR                      0
#define SATA_AUX_RX_STAT_INT_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_INT_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define SATA_AUX_RX_STAT_INT_0_RESET_MASK                       _MK_MASK_CONST(0x1ef)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define SATA_AUX_RX_STAT_INT_0_WRITE_MASK                       _MK_MASK_CONST(0x124)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_RANGE                    0:0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_NONE                     _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_PENDING                  _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_RANGE                       1:1
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_NO                  _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_YES                 _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_RANGE                   2:2
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_WOFFSET                 0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SHIFT                  _MK_SHIFT_CONST(3)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_RANGE                  3:3
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_WOFFSET                        0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SHIFT                      _MK_SHIFT_CONST(4)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_RANGE                      4:4
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_WOFFSET                    0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SHIFT                 _MK_SHIFT_CONST(5)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_FIELD                 _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_RANGE                 5:5
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_WOFFSET                       0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(6)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_RANGE                     6:6
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_RANGE                        7:7
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_RANGE                    8:8
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register SATA_AUX_RX_STAT_SET_0
#define SATA_AUX_RX_STAT_SET_0                  _MK_ADDR_CONST(0x10)
#define SATA_AUX_RX_STAT_SET_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_SET_0_DUAL                     0x0
#define SATA_AUX_RX_STAT_SET_0_SCR                      0
#define SATA_AUX_RX_STAT_SET_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_RANGE                       0:0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_RANGE                     1:1
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_RANGE                        2:2
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register SATA_AUX_RX_STAT_CLR_0
#define SATA_AUX_RX_STAT_CLR_0                  _MK_ADDR_CONST(0x14)
#define SATA_AUX_RX_STAT_CLR_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_CLR_0_DUAL                     0x0
#define SATA_AUX_RX_STAT_CLR_0_SCR                      0
#define SATA_AUX_RX_STAT_CLR_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_RANGE                       0:0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_RANGE                     1:1
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_RANGE                        2:2
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register SATA_AUX_SPARE_CFG0_0
#define SATA_AUX_SPARE_CFG0_0                   _MK_ADDR_CONST(0x18)
#define SATA_AUX_SPARE_CFG0_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG0_0_DUAL                      0x0
#define SATA_AUX_SPARE_CFG0_0_SCR                       0
#define SATA_AUX_SPARE_CFG0_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7f3f)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7f3f)
#define SATA_AUX_SPARE_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7f00)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_FIELD                        _MK_FIELD_CONST(0x3f, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_RANGE                        5:0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_WOFFSET                      0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SHIFT                 _MK_SHIFT_CONST(8)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_FIELD                 _MK_FIELD_CONST(0x3f, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_RANGE                 13:8
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_WOFFSET                       0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SHIFT                   _MK_SHIFT_CONST(14)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_RANGE                   14:14
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_WOFFSET                 0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register SATA_AUX_SPARE_CFG1_0
#define SATA_AUX_SPARE_CFG1_0                   _MK_ADDR_CONST(0x1c)
#define SATA_AUX_SPARE_CFG1_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG1_0_DUAL                      0x0
#define SATA_AUX_SPARE_CFG1_0_SCR                       0
#define SATA_AUX_SPARE_CFG1_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SATA_AUX_SPARE_CFG1_0_SPARE_SHIFT)
#define SATA_AUX_SPARE_CFG1_0_SPARE_RANGE                       31:0
#define SATA_AUX_SPARE_CFG1_0_SPARE_WOFFSET                     0x0
#define SATA_AUX_SPARE_CFG1_0_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG1_0_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define SATA_AUX_SPARE_CFG1_0_SPARE_INIT_ENUM                   -65536


// Register SATA_AUX_PAD_PLL_CTRL_0_0
#define SATA_AUX_PAD_PLL_CTRL_0_0                       _MK_ADDR_CONST(0x20)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_DUAL                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_0_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_0_0_RESET_VAL                     _MK_MASK_CONST(0x30310000)
#define SATA_AUX_PAD_PLL_CTRL_0_0_RESET_MASK                    _MK_MASK_CONST(0x3939fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_READ_MASK                     _MK_MASK_CONST(0x3939fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_WRITE_MASK                    _MK_MASK_CONST(0x3131fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_RANGE                     0:0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_LOW                       _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_HIGH                      _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_RANGE                     1:1
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SHIFT                      _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_RANGE                      2:2
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_ASSERT                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEASSERT                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SHIFT                     _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_RANGE                     3:3
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SHIFT                  _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_RANGE                  4:4
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SHIFT                  _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_RANGE                  5:5
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SHIFT                  _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_RANGE                  6:6
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SHIFT                  _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_RANGE                  7:7
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_RANGE                   8:8
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SHIFT                        _MK_SHIFT_CONST(9)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_RANGE                        9:9
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SHIFT                  _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_RANGE                  11:11
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_FIELD                      _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_RANGE                      15:12
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_INT_CML                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_INT_CMOS                   _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_EXT                        _MK_ENUM_CONST(2)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SHIFT                       _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_RANGE                       16:16
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SHIFT                    _MK_SHIFT_CONST(19)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_RANGE                    19:19
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_NOT_LOCKED                       _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_LOCKED                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SHIFT                        _MK_SHIFT_CONST(20)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_FIELD                        _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_RANGE                        21:20
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_DEFAULT                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_RANGE                       24:24
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SHIFT                    _MK_SHIFT_CONST(27)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_RANGE                    27:27
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SHIFT                        _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_FIELD                        _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_RANGE                        29:28
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_DEFAULT                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register SATA_AUX_PAD_PLL_CTRL_1_0
#define SATA_AUX_PAD_PLL_CTRL_1_0                       _MK_ADDR_CONST(0x24)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_DUAL                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_1_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_1_0_RESET_VAL                     _MK_MASK_CONST(0x441020)
#define SATA_AUX_PAD_PLL_CTRL_1_0_RESET_MASK                    _MK_MASK_CONST(0xffffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_READ_MASK                     _MK_MASK_CONST(0xffffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_FIELD                     _MK_FIELD_CONST(0x7, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_RANGE                     2:0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_RANGE                      3:3
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SHIFT                    _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_RANGE                    4:4
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SHIFT                     _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_RANGE                     5:5
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SHIFT                    _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_RANGE                    6:6
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SHIFT                   _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_RANGE                   7:7
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_FIELD                     _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_RANGE                     11:8
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_RANGE                      12:12
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SHIFT                        _MK_SHIFT_CONST(13)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_RANGE                        13:13
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SHIFT                   _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_RANGE                   15:15
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SHIFT                    _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_FIELD                    _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_RANGE                    19:16
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_DEFAULT                  _MK_MASK_CONST(0x4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SHIFT                    _MK_SHIFT_CONST(20)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_FIELD                    _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_RANGE                    23:20
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_DEFAULT                  _MK_MASK_CONST(0x4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SHIFT                    _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_FIELD                    _MK_FIELD_CONST(0xff, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_RANGE                    31:24
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register SATA_AUX_PAD_PLL_CTRL_2_0
#define SATA_AUX_PAD_PLL_CTRL_2_0                       _MK_ADDR_CONST(0x28)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_DUAL                  0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_2_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_2_0_RESET_VAL                     _MK_MASK_CONST(0x8080)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RESET_MASK                    _MK_MASK_CONST(0xf0ffdf9f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_READ_MASK                     _MK_MASK_CONST(0xf0ffdf9f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_WRITE_MASK                    _MK_MASK_CONST(0xf0ff409f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_FIELD                       _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_RANGE                       4:0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SHIFT                     _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_RANGE                     7:7
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SHIFT                        _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_FIELD                        _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_RANGE                        12:8
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SHIFT                      _MK_SHIFT_CONST(14)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_RANGE                      14:14
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_RANGE                       15:15
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_RANGE                   17:16
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SHIFT                     _MK_SHIFT_CONST(18)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_FIELD                     _MK_FIELD_CONST(0x3f, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_RANGE                     23:18
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SHIFT                   _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_FIELD                   _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_RANGE                   31:28
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register SATA_AUX_PAD_PLL_CTRL_3_0
#define SATA_AUX_PAD_PLL_CTRL_3_0                       _MK_ADDR_CONST(0x2c)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_DUAL                  0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_3_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_FIELD                   _MK_FIELD_CONST(0xfff, SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_RANGE                   11:0
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register SATA_AUX_PAD_L0_AUX_CTRL_0_0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0                    _MK_ADDR_CONST(0x30)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SECURE                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_DUAL                       0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SCR                        0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_WORD_COUNT                         0x1
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_RESET_VAL                  _MK_MASK_CONST(0x208)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_WRITE_MASK                         _MK_MASK_CONST(0x8ff)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_RANGE                       0:0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_RANGE                       1:1
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_RANGE                       2:2
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_RANGE                       3:3
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SHIFT                     _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_FIELD                     _MK_FIELD_CONST(0x3, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_RANGE                     5:4
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_WOFFSET                   0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SHIFT                  _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_RANGE                  6:6
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_WOFFSET                        0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SHIFT                     _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_RANGE                     7:7
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_WOFFSET                   0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_RANGE                   8:8
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SHIFT                   _MK_SHIFT_CONST(9)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_RANGE                   10:9
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SHIFT                   _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_RANGE                   11:11
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register SATA_AUX_SATA_AUX_CTRL_0_0
#define SATA_AUX_SATA_AUX_CTRL_0_0                      _MK_ADDR_CONST(0x34)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SECURE                       0x1
#define SATA_AUX_SATA_AUX_CTRL_0_0_DUAL                         0x0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SCR                  0
#define SATA_AUX_SATA_AUX_CTRL_0_0_WORD_COUNT                   0x1
#define SATA_AUX_SATA_AUX_CTRL_0_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_0_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_RANGE                        0:0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_WOFFSET                      0x0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_FIELD                     _MK_FIELD_CONST(0x7fffffff, SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_RANGE                     31:1
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_WOFFSET                   0x0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_DEFAULT_MASK                      _MK_MASK_CONST(0x7fffffff)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register SATA_AUX_SATA_AUX_CTRL_1_0
#define SATA_AUX_SATA_AUX_CTRL_1_0                      _MK_ADDR_CONST(0x38)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SECURE                       0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_DUAL                         0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SCR                  0
#define SATA_AUX_SATA_AUX_CTRL_1_0_WORD_COUNT                   0x1
#define SATA_AUX_SATA_AUX_CTRL_1_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define SATA_AUX_SATA_AUX_CTRL_1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_FIELD                       _MK_FIELD_CONST(0xf, SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_RANGE                       3:0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_WOFFSET                     0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_DEFAULT                     _MK_MASK_CONST(0x3)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SHIFT                       _MK_SHIFT_CONST(4)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_FIELD                       _MK_FIELD_CONST(0xf, SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_RANGE                       7:4
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_WOFFSET                     0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_FIELD                     _MK_FIELD_CONST(0xffffff, SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_RANGE                     31:8
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_WOFFSET                   0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


//
// REGISTER LIST
//
#define LIST_ARSATA_AUX_REGS(_op_) \
_op_(SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0) \
_op_(SATA_AUX_MISC_CNTL_1_0) \
_op_(SATA_AUX_RX_STAT_INT_0) \
_op_(SATA_AUX_RX_STAT_SET_0) \
_op_(SATA_AUX_RX_STAT_CLR_0) \
_op_(SATA_AUX_SPARE_CFG0_0) \
_op_(SATA_AUX_SPARE_CFG1_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_0_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_1_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_2_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_3_0) \
_op_(SATA_AUX_PAD_L0_AUX_CTRL_0_0) \
_op_(SATA_AUX_SATA_AUX_CTRL_0_0) \
_op_(SATA_AUX_SATA_AUX_CTRL_1_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_SATA_AUX   0x00000000

//
// ARSATA_AUX REGISTER BANKS
//

#define SATA_AUX0_FIRST_REG 0x0000 // SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0
#define SATA_AUX0_LAST_REG 0x0038 // SATA_AUX_SATA_AUX_CTRL_1_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARSATA_AUX_H_INC_
