Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jun 25 13:40:38 2024
| Host         : LAPTOP-OPG22R0F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LSTM_net_control_sets_placed.rpt
| Design       : LSTM_net
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |              48 |           26 |
| No           | Yes                   | No                     |             871 |          315 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             799 |          309 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal            |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | u0/f1/gen_ff[24].dff/LSTM_do         | u0/f1/gen_ff[24].dff/q_reg_0                          |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG |                                      |                                                       |                7 |             10 |         1.43 |
|  clock_IBUF_BUFG |                                      | u0/u0/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1_n_0    |                3 |             11 |         3.67 |
|  clock_IBUF_BUFG |                                      | u0/u1/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1__0_n_0 |                3 |             11 |         3.67 |
|  clock_IBUF_BUFG |                                      | u0/u2/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1__1_n_0 |                3 |             11 |         3.67 |
|  clock_IBUF_BUFG |                                      | u1/u0/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1__2_n_0 |                3 |             11 |         3.67 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[8].dff/q_reg_2[0]       | reset_IBUF                                            |               16 |             31 |         1.94 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[13].dff/q_reg_2[0]      | reset_IBUF                                            |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[16].dff/q_reg_2[0]      | reset_IBUF                                            |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[19].dff/q_reg_0[0]      | reset_IBUF                                            |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[24].dff/q_reg_4[0]      | reset_IBUF                                            |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[24].dff/q_reg_5[0]      | reset_IBUF                                            |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[24].dff/q_reg_rep__0[0] | reset_IBUF                                            |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[5].dff/E[0]             | reset_IBUF                                            |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[8].dff/q_reg_0[0]       | reset_IBUF                                            |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[11].dff/q_reg_0[0]      | reset_IBUF                                            |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[24].dff/E[0]            | reset_IBUF                                            |               25 |             64 |         2.56 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[14].dff/q_reg_0[0]      | reset_IBUF                                            |               30 |             64 |         2.13 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[24].dff/q_reg_0         | reset_IBUF                                            |              113 |            352 |         3.12 |
|  clock_IBUF_BUFG |                                      | reset_IBUF                                            |              329 |            875 |         2.66 |
+------------------+--------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


