library verilog;
use verilog.vl_types.all;
entity Add is
    port(
        src0_i          : in     vl_logic_vector(31 downto 0);
        src1_i          : in     vl_logic_vector(31 downto 0);
        outcome_o       : out    vl_logic_vector(31 downto 0)
    );
end Add;
