FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 9577.1.0 72780e03abb8 */
/* bench 9577.1.1 f190ed38fd6f */
/* bench 9577.1.2 cecb79a57f94 */
/* bench 9577.1.3 afdf251b12b2 */
/* bench 9577.1.4 d6ccdf346e14 */
/* bench 9577.1.5 d25624b4ee44 */
/* bench 9577.1.6 d351201021e3 */
/* bench 9577.1.7 dafdbf8afe6d */
 * Copyright 2008 Simtec Electronics
 *      http://armlinux.simtec.co.uk/
 *      Ben Dooks <ben@simtec.co.uk>
 *
 * S3C64XX - modem block registers
 */

/* bench 29223.1.0 637842c768d0 */
/* bench 29223.1.1 a8675ef0ec47 */
/* bench 29223.1.2 62c8b33bfd5c */
/* bench 29223.1.3 18f8f5e35dbe */
/* bench 29223.1.4 e771c064b1bc */
/* bench 29223.1.5 a0c3cc638891 */
/* bench 29223.1.6 ff447b7cbc58 */
/* bench 29223.1.7 0cbd93a71b1b */
/* bench 29223.1.8 2c1b14fc22fd */
/* bench 29223.1.9 c192b80cbc8c */
/* bench 29223.1.10 2bf82860589f */
/* bench 29223.1.11 4d37d75d15fa */
/* bench 29223.1.12 711e6dd9a909 */
/* bench 29223.1.13 e1bab28c068b */
/* bench 29223.1.14 91847f626924 */
/* bench 29223.1.15 4aa2831d0882 */

#define S3C64XX_MODEMREG(x)			(S3C64XX_VA_MODEM + (x))

#define S3C64XX_MODEM_INT2AP			S3C64XX_MODEMREG(0x0)
#define S3C64XX_MODEM_INT2MODEM			S3C64XX_MODEMREG(0x4)
#define S3C64XX_MODEM_MIFCON			S3C64XX_MODEMREG(0x8)
#define S3C64XX_MODEM_MIFPCON			S3C64XX_MODEMREG(0xC)
#define S3C64XX_MODEM_INTCLR			S3C64XX_MODEMREG(0x10)
#define S3C64XX_MODEM_DMA_TXADDR		S3C64XX_MODEMREG(0x14)
#define S3C64XX_MODEM_DMA_RXADDR		S3C64XX_MODEMREG(0x18)

#define MIFPCON_INT2M_LEVEL			(1 << 4)
#define MIFPCON_LCD_BYPASS			(1 << 3)

#endif /* __MACH_S3C64XX_REGS_MODEM_H */
