<stg><name>scaleVector.13_Pipeline_scale_vector</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_weight_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_weight_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %weight_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %weight

]]></Node>
<StgValue><ssdm name="weight_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:8 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln160 = br void %VITIS_LOOP_164_1.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_164_1.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.i:2 %zext_ln154 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_164_1.i:3 %icmp_ln160 = icmp_slt  i32 %zext_ln154, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_164_1.i:4 %br_ln160 = br i1 %icmp_ln160, void %scaleVector.13.exit.exitStub, void %VITIS_LOOP_164_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_164_1.split.i:0 %add_ln160 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.split.i:56 %muxLogicData_to_store_ln160 = muxlogic i31 %add_ln160

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln160"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.split.i:57 %muxLogicAddr_to_store_ln160 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln160"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:58 %store_ln160 = store i31 %add_ln160, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:3 %muxLogicCE_to_dualInfeasLbRay_fifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasLbRay_fifo_i_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_164_1.split.i:4 %dualInfeasLbRay_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasLbRay_fifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasLbRay_fifo_i_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:5 %trunc_ln162 = trunc i512 %dualInfeasLbRay_fifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:6 %trunc_ln162_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln162_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:7 %trunc_ln162_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln162_5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:8 %trunc_ln162_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln162_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:9 %trunc_ln162_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln162_7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:10 %trunc_ln162_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln162_8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:11 %trunc_ln162_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln162_9"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:12 %trunc_ln162_10 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_fifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln162_10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:13 %bitcast_ln162 = bitcast i64 %trunc_ln162

]]></Node>
<StgValue><ssdm name="bitcast_ln162"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:14 %bitcast_ln162_8 = bitcast i64 %trunc_ln162_4

]]></Node>
<StgValue><ssdm name="bitcast_ln162_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:15 %bitcast_ln162_9 = bitcast i64 %trunc_ln162_5

]]></Node>
<StgValue><ssdm name="bitcast_ln162_9"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:16 %bitcast_ln162_10 = bitcast i64 %trunc_ln162_6

]]></Node>
<StgValue><ssdm name="bitcast_ln162_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:17 %bitcast_ln162_11 = bitcast i64 %trunc_ln162_7

]]></Node>
<StgValue><ssdm name="bitcast_ln162_11"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:18 %bitcast_ln162_12 = bitcast i64 %trunc_ln162_8

]]></Node>
<StgValue><ssdm name="bitcast_ln162_12"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:19 %bitcast_ln162_13 = bitcast i64 %trunc_ln162_9

]]></Node>
<StgValue><ssdm name="bitcast_ln162_13"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:20 %bitcast_ln162_14 = bitcast i64 %trunc_ln162_10

]]></Node>
<StgValue><ssdm name="bitcast_ln162_14"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:21 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln162

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:22 %muxLogicI1_to_mul_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:24 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln162_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:25 %muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:27 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln162_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:28 %muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:30 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln162_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:31 %muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:33 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln162_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:34 %muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:36 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln162_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:37 %muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:39 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln162_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:40 %muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:42 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln162_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:43 %muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="64" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:21 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln162

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:22 %muxLogicI1_to_mul_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:24 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln162_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:25 %muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_8, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:27 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln162_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:28 %muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_9, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:30 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln162_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:31 %muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_10, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:33 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln162_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:34 %muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_11, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:36 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln162_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:37 %muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_12, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:39 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln162_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:40 %muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_13, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:42 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln162_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:43 %muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_14, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_8, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_9, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_10, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_11, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_12, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_13, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_14, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_8, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_9, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_10, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_11, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_12, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_13, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_14, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="104" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_8, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_9, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_10, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_11, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_12, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_13, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_14, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
scaleVector.13.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:1 %specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln161"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:2 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_8, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_9, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_10, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_11, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_12, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_13, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_14, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:45 %bitcast_ln168 = bitcast i64 %mul_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:46 %bitcast_ln168_8 = bitcast i64 %mul_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_8"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:47 %bitcast_ln168_9 = bitcast i64 %mul_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_9"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:48 %bitcast_ln168_10 = bitcast i64 %mul_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_10"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:49 %bitcast_ln168_11 = bitcast i64 %mul_4_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_11"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:50 %bitcast_ln168_12 = bitcast i64 %mul_5_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_12"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:51 %bitcast_ln168_13 = bitcast i64 %mul_6_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_13"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:52 %bitcast_ln168_14 = bitcast i64 %mul_7_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_14"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:53 %or_ln168_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln168_14, i64 %bitcast_ln168_13, i64 %bitcast_ln168_12, i64 %bitcast_ln168_11, i64 %bitcast_ln168_10, i64 %bitcast_ln168_9, i64 %bitcast_ln168_8, i64 %bitcast_ln168

]]></Node>
<StgValue><ssdm name="or_ln168_i"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:54 %muxLogicData_to_write_ln168 = muxlogic i512 %or_ln168_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln168"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:55 %write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasLbRay_SVfifo_i, i512 %or_ln168_i

]]></Node>
<StgValue><ssdm name="write_ln168"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:59 %br_ln160 = br void %VITIS_LOOP_164_1.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
