               ramulator.active_cycles_0              637958                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0              637958                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             1266660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.057714                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0              637958                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             1616838                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             1266660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.057714                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0              157629                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0              157629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0              234929                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.010704                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0              117058                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0              117058                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0              137476                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.006264                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1               12623                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1               12623                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1               33338                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.001519                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2               12133                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2               12133                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2               29789                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.001357                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3               15815                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3               15815                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3               34326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.001564                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1               48189                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1               48189                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              125777                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.005731                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0               10438                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0               10438                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0               30658                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.001397                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1               10610                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1               10610                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1               32530                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.001482                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2               13194                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2               13194                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2               31048                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.001415                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3               13947                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3               13947                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3               31541                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.001437                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2              161880                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2              161880                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              233599                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.010644                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0               11965                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0               11965                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0               32442                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.001478                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1                8228                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1                8228                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1               24653                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.001123                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              119726                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              119726                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2              137548                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.006267                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3               21961                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3               21961                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3               38956                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.001775                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3               86822                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3               86822                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              160955                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.007334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0                9508                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0                9508                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0               31390                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.001430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1                6929                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1                6929                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1               23101                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.001053                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2               57226                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2               57226                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2               75846                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.003456                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3               13159                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3               13159                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3               30618                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.001395                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
           ramulator.active_cycles_0_0_4               47816                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4               47816                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4              120993                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.005513                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
         ramulator.active_cycles_0_0_4_0               11338                                      # Total active cycles for level _0_0_4_0
           ramulator.busy_cycles_0_0_4_0               11338                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_0
      ramulator.serving_requests_0_0_4_0               31782                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
ramulator.average_serving_requests_0_0_4_0            0.001448                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
         ramulator.active_cycles_0_0_4_1                9462                                      # Total active cycles for level _0_0_4_1
           ramulator.busy_cycles_0_0_4_1                9462                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_1
      ramulator.serving_requests_0_0_4_1               25823                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
ramulator.average_serving_requests_0_0_4_1            0.001177                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
         ramulator.active_cycles_0_0_4_2               13368                                      # Total active cycles for level _0_0_4_2
           ramulator.busy_cycles_0_0_4_2               13368                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_2
      ramulator.serving_requests_0_0_4_2               31194                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
ramulator.average_serving_requests_0_0_4_2            0.001421                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
         ramulator.active_cycles_0_0_4_3               13648                                      # Total active cycles for level _0_0_4_3
           ramulator.busy_cycles_0_0_4_3               13648                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_3
      ramulator.serving_requests_0_0_4_3               32194                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
ramulator.average_serving_requests_0_0_4_3            0.001467                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
           ramulator.active_cycles_0_0_5               51238                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5               51238                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5              124657                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.005680                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
         ramulator.active_cycles_0_0_5_0               11468                                      # Total active cycles for level _0_0_5_0
           ramulator.busy_cycles_0_0_5_0               11468                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_0
      ramulator.serving_requests_0_0_5_0               31576                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
ramulator.average_serving_requests_0_0_5_0            0.001439                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
         ramulator.active_cycles_0_0_5_1                9309                                      # Total active cycles for level _0_0_5_1
           ramulator.busy_cycles_0_0_5_1                9309                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_1
      ramulator.serving_requests_0_0_5_1               25448                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
ramulator.average_serving_requests_0_0_5_1            0.001160                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
         ramulator.active_cycles_0_0_5_2               14637                                      # Total active cycles for level _0_0_5_2
           ramulator.busy_cycles_0_0_5_2               14637                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_2
      ramulator.serving_requests_0_0_5_2               33406                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
ramulator.average_serving_requests_0_0_5_2            0.001522                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
         ramulator.active_cycles_0_0_5_3               15824                                      # Total active cycles for level _0_0_5_3
           ramulator.busy_cycles_0_0_5_3               15824                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_3
      ramulator.serving_requests_0_0_5_3               34227                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
ramulator.average_serving_requests_0_0_5_3            0.001560                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
           ramulator.active_cycles_0_0_6               48659                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6               48659                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6              122378                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.005576                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
         ramulator.active_cycles_0_0_6_0               10496                                      # Total active cycles for level _0_0_6_0
           ramulator.busy_cycles_0_0_6_0               10496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_0
      ramulator.serving_requests_0_0_6_0               30805                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
ramulator.average_serving_requests_0_0_6_0            0.001404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
         ramulator.active_cycles_0_0_6_1                7781                                      # Total active cycles for level _0_0_6_1
           ramulator.busy_cycles_0_0_6_1                7781                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_1
      ramulator.serving_requests_0_0_6_1               23977                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
ramulator.average_serving_requests_0_0_6_1            0.001092                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
         ramulator.active_cycles_0_0_6_2               14384                                      # Total active cycles for level _0_0_6_2
           ramulator.busy_cycles_0_0_6_2               14384                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_2
      ramulator.serving_requests_0_0_6_2               34047                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
ramulator.average_serving_requests_0_0_6_2            0.001551                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
         ramulator.active_cycles_0_0_6_3               15998                                      # Total active cycles for level _0_0_6_3
           ramulator.busy_cycles_0_0_6_3               15998                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_3
      ramulator.serving_requests_0_0_6_3               33549                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
ramulator.average_serving_requests_0_0_6_3            0.001529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
           ramulator.active_cycles_0_0_7               66315                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7               66315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7              143372                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.006533                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
         ramulator.active_cycles_0_0_7_0                8190                                      # Total active cycles for level _0_0_7_0
           ramulator.busy_cycles_0_0_7_0                8190                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_0
      ramulator.serving_requests_0_0_7_0               28414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
ramulator.average_serving_requests_0_0_7_0            0.001295                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
         ramulator.active_cycles_0_0_7_1               11064                                      # Total active cycles for level _0_0_7_1
           ramulator.busy_cycles_0_0_7_1               11064                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_1
      ramulator.serving_requests_0_0_7_1               28138                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
ramulator.average_serving_requests_0_0_7_1            0.001282                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
         ramulator.active_cycles_0_0_7_2               35524                                      # Total active cycles for level _0_0_7_2
           ramulator.busy_cycles_0_0_7_2               35524                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_2
      ramulator.serving_requests_0_0_7_2               54939                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
ramulator.average_serving_requests_0_0_7_2            0.002503                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
         ramulator.active_cycles_0_0_7_3               11537                                      # Total active cycles for level _0_0_7_3
           ramulator.busy_cycles_0_0_7_3               11537                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_3
      ramulator.serving_requests_0_0_7_3               31881                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
ramulator.average_serving_requests_0_0_7_3            0.001453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
      ramulator.read_transaction_bytes_0             1464576                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0               38656                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               19613                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core                1958                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core                1917                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               19538                                      # Number of row hits for read requests per channel per core
                                     [0]             19538.0                                      # 
ramulator.read_row_misses_channel_0_core                1928                                      # Number of row misses for read requests per channel per core
                                     [0]              1928.0                                      # 
ramulator.read_row_conflicts_channel_0_core                1418                                      # Number of row conflicts for read requests per channel per core
                                     [0]              1418.0                                      # 
 ramulator.write_row_hits_channel_0_core                  75                                      # Number of row hits for write requests per channel per core
                                     [0]                75.0                                      # 
ramulator.write_row_misses_channel_0_core                  30                                      # Number of row misses for write requests per channel per core
                                     [0]                30.0                                      # 
ramulator.write_row_conflicts_channel_0_core                 499                                      # Number of row conflicts for write requests per channel per core
                                     [0]               499.0                                      # 
      ramulator.useless_activates_0_core                  12                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           71.793830                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0             1642930                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.087349                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0             1917048                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.068776                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             1509422                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.018573                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0              407626                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             19538.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             19538.0                                      # 
            ramulator.record_read_misses              1928.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]              1928.0                                      # 
         ramulator.record_read_conflicts              1418.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]              1418.0                                      # 
             ramulator.record_write_hits                75.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                75.0                                      # 
           ramulator.record_write_misses                30.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                30.0                                      # 
        ramulator.record_write_conflicts               499.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]               499.0                                      # 
                 ramulator.dram_capacity         17179869184                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            21947052                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests               23488                                      # Number of incoming requests to DRAM
                 ramulator.read_requests               22884                                      # Number of incoming read requests to DRAM per core
                                     [0]             22884.0                                      # 
                ramulator.write_requests                 604                                      # Number of incoming write requests to DRAM per core
                                     [0]               604.0                                      # 
       ramulator.ramulator_active_cycles              637958                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel             23488.0                                      # Number of incoming requests to each DRAM channel
                                     [0]             23488.0                                      # 
ramulator.incoming_read_reqs_per_channel             22884.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]             22884.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum             1917048                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             1509422                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum              407626                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.087349                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.068776                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.018573                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests             22884.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             22884.0                                      # 
         ramulator.record_write_requests               604.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]               604.0                                      # 
            ramulator.L3_cache_read_miss               22884                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss               22884                                      # cache total miss count
             ramulator.L3_cache_eviction                3324                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             3869218                                      # cache read access count
         ramulator.L3_cache_write_access              115118                                      # cache write access count
         ramulator.L3_cache_total_access             3984336                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            58525473                                      # cpu cycle number
            ramulator.record_cycs_core_0            58525473                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0              687626                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000001                                      # cpu instruction number
