Simulator report for memoriaReg
Sun Apr 17 00:21:42 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 451 nodes    ;
; Simulation Coverage         ;     100.00 % ;
; Total Number of Transitions ; 124974       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Option                                                                                     ; Setting        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Simulation mode                                                                            ; Functional     ; Timing        ;
; Start time                                                                                 ; 0 ns           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF           ;               ;
; Vector input source                                                                        ; memoriaReg.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On             ; On            ;
; Check outputs                                                                              ; Off            ; Off           ;
; Report simulation coverage                                                                 ; On             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On             ; On            ;
; Display missing 1-value coverage report                                                    ; On             ; On            ;
; Display missing 0-value coverage report                                                    ; On             ; On            ;
; Detect setup and hold time violations                                                      ; Off            ; Off           ;
; Detect glitches                                                                            ; Off            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off            ; Off           ;
; Generate Signal Activity File                                                              ; Off            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off            ; Off           ;
; Group bus channels in simulation results                                                   ; Off            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;     100.00 % ;
; Total nodes checked                                 ; 451          ;
; Total output ports checked                          ; 451          ;
; Total output ports with complete 1/0-value coverage ; 451          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 0            ;
; Total output ports with no 0-value coverage         ; 0            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                          ;
+---------------------------------+---------------------------------+------------------+
; Node Name                       ; Output Port Name                ; Output Port Type ;
+---------------------------------+---------------------------------+------------------+
; |Block1|dadoSaida               ; |Block1|dadoSaida               ; pin_out          ;
; |Block1|dado                    ; |Block1|dado                    ; out              ;
; |Block1|CLOCK                   ; |Block1|CLOCK                   ; out              ;
; |Block1|memoriareg:inst|inst3   ; |Block1|memoriareg:inst|inst3   ; regout           ;
; |Block1|memoriareg:inst|inst2   ; |Block1|memoriareg:inst|inst2   ; regout           ;
; |Block1|memoriareg:inst|inst1   ; |Block1|memoriareg:inst|inst1   ; regout           ;
; |Block1|memoriareg:inst|inst    ; |Block1|memoriareg:inst|inst    ; regout           ;
; |Block1|memoriareg:inst|inst4   ; |Block1|memoriareg:inst|inst4   ; regout           ;
; |Block1|memoriareg:inst|inst5   ; |Block1|memoriareg:inst|inst5   ; regout           ;
; |Block1|memoriareg:inst|inst6   ; |Block1|memoriareg:inst|inst6   ; regout           ;
; |Block1|memoriareg:inst3|inst3  ; |Block1|memoriareg:inst3|inst3  ; regout           ;
; |Block1|memoriareg:inst3|inst2  ; |Block1|memoriareg:inst3|inst2  ; regout           ;
; |Block1|memoriareg:inst3|inst1  ; |Block1|memoriareg:inst3|inst1  ; regout           ;
; |Block1|memoriareg:inst3|inst   ; |Block1|memoriareg:inst3|inst   ; regout           ;
; |Block1|memoriareg:inst3|inst4  ; |Block1|memoriareg:inst3|inst4  ; regout           ;
; |Block1|memoriareg:inst3|inst5  ; |Block1|memoriareg:inst3|inst5  ; regout           ;
; |Block1|memoriareg:inst3|inst6  ; |Block1|memoriareg:inst3|inst6  ; regout           ;
; |Block1|memoriareg:inst1|inst3  ; |Block1|memoriareg:inst1|inst3  ; regout           ;
; |Block1|memoriareg:inst1|inst2  ; |Block1|memoriareg:inst1|inst2  ; regout           ;
; |Block1|memoriareg:inst1|inst1  ; |Block1|memoriareg:inst1|inst1  ; regout           ;
; |Block1|memoriareg:inst1|inst   ; |Block1|memoriareg:inst1|inst   ; regout           ;
; |Block1|memoriareg:inst1|inst4  ; |Block1|memoriareg:inst1|inst4  ; regout           ;
; |Block1|memoriareg:inst1|inst5  ; |Block1|memoriareg:inst1|inst5  ; regout           ;
; |Block1|memoriareg:inst1|inst6  ; |Block1|memoriareg:inst1|inst6  ; regout           ;
; |Block1|memoriareg:inst2|inst3  ; |Block1|memoriareg:inst2|inst3  ; regout           ;
; |Block1|memoriareg:inst2|inst2  ; |Block1|memoriareg:inst2|inst2  ; regout           ;
; |Block1|memoriareg:inst2|inst1  ; |Block1|memoriareg:inst2|inst1  ; regout           ;
; |Block1|memoriareg:inst2|inst   ; |Block1|memoriareg:inst2|inst   ; regout           ;
; |Block1|memoriareg:inst2|inst4  ; |Block1|memoriareg:inst2|inst4  ; regout           ;
; |Block1|memoriareg:inst2|inst5  ; |Block1|memoriareg:inst2|inst5  ; regout           ;
; |Block1|memoriareg:inst2|inst6  ; |Block1|memoriareg:inst2|inst6  ; regout           ;
; |Block1|memoriareg:inst4|inst3  ; |Block1|memoriareg:inst4|inst3  ; regout           ;
; |Block1|memoriareg:inst4|inst2  ; |Block1|memoriareg:inst4|inst2  ; regout           ;
; |Block1|memoriareg:inst4|inst1  ; |Block1|memoriareg:inst4|inst1  ; regout           ;
; |Block1|memoriareg:inst4|inst   ; |Block1|memoriareg:inst4|inst   ; regout           ;
; |Block1|memoriareg:inst4|inst4  ; |Block1|memoriareg:inst4|inst4  ; regout           ;
; |Block1|memoriareg:inst4|inst5  ; |Block1|memoriareg:inst4|inst5  ; regout           ;
; |Block1|memoriareg:inst4|inst6  ; |Block1|memoriareg:inst4|inst6  ; regout           ;
; |Block1|memoriareg:inst5|inst3  ; |Block1|memoriareg:inst5|inst3  ; regout           ;
; |Block1|memoriareg:inst5|inst2  ; |Block1|memoriareg:inst5|inst2  ; regout           ;
; |Block1|memoriareg:inst5|inst1  ; |Block1|memoriareg:inst5|inst1  ; regout           ;
; |Block1|memoriareg:inst5|inst   ; |Block1|memoriareg:inst5|inst   ; regout           ;
; |Block1|memoriareg:inst5|inst4  ; |Block1|memoriareg:inst5|inst4  ; regout           ;
; |Block1|memoriareg:inst5|inst5  ; |Block1|memoriareg:inst5|inst5  ; regout           ;
; |Block1|memoriareg:inst5|inst6  ; |Block1|memoriareg:inst5|inst6  ; regout           ;
; |Block1|memoriareg:inst6|inst3  ; |Block1|memoriareg:inst6|inst3  ; regout           ;
; |Block1|memoriareg:inst6|inst2  ; |Block1|memoriareg:inst6|inst2  ; regout           ;
; |Block1|memoriareg:inst6|inst1  ; |Block1|memoriareg:inst6|inst1  ; regout           ;
; |Block1|memoriareg:inst6|inst   ; |Block1|memoriareg:inst6|inst   ; regout           ;
; |Block1|memoriareg:inst6|inst4  ; |Block1|memoriareg:inst6|inst4  ; regout           ;
; |Block1|memoriareg:inst6|inst5  ; |Block1|memoriareg:inst6|inst5  ; regout           ;
; |Block1|memoriareg:inst6|inst6  ; |Block1|memoriareg:inst6|inst6  ; regout           ;
; |Block1|memoriareg:inst7|inst3  ; |Block1|memoriareg:inst7|inst3  ; regout           ;
; |Block1|memoriareg:inst7|inst2  ; |Block1|memoriareg:inst7|inst2  ; regout           ;
; |Block1|memoriareg:inst7|inst1  ; |Block1|memoriareg:inst7|inst1  ; regout           ;
; |Block1|memoriareg:inst7|inst   ; |Block1|memoriareg:inst7|inst   ; regout           ;
; |Block1|memoriareg:inst7|inst4  ; |Block1|memoriareg:inst7|inst4  ; regout           ;
; |Block1|memoriareg:inst7|inst5  ; |Block1|memoriareg:inst7|inst5  ; regout           ;
; |Block1|memoriareg:inst7|inst6  ; |Block1|memoriareg:inst7|inst6  ; regout           ;
; |Block1|memoriareg:inst8|inst3  ; |Block1|memoriareg:inst8|inst3  ; regout           ;
; |Block1|memoriareg:inst8|inst2  ; |Block1|memoriareg:inst8|inst2  ; regout           ;
; |Block1|memoriareg:inst8|inst1  ; |Block1|memoriareg:inst8|inst1  ; regout           ;
; |Block1|memoriareg:inst8|inst   ; |Block1|memoriareg:inst8|inst   ; regout           ;
; |Block1|memoriareg:inst8|inst4  ; |Block1|memoriareg:inst8|inst4  ; regout           ;
; |Block1|memoriareg:inst8|inst5  ; |Block1|memoriareg:inst8|inst5  ; regout           ;
; |Block1|memoriareg:inst8|inst6  ; |Block1|memoriareg:inst8|inst6  ; regout           ;
; |Block1|memoriareg:inst10|inst3 ; |Block1|memoriareg:inst10|inst3 ; regout           ;
; |Block1|memoriareg:inst10|inst2 ; |Block1|memoriareg:inst10|inst2 ; regout           ;
; |Block1|memoriareg:inst10|inst1 ; |Block1|memoriareg:inst10|inst1 ; regout           ;
; |Block1|memoriareg:inst10|inst  ; |Block1|memoriareg:inst10|inst  ; regout           ;
; |Block1|memoriareg:inst10|inst4 ; |Block1|memoriareg:inst10|inst4 ; regout           ;
; |Block1|memoriareg:inst10|inst5 ; |Block1|memoriareg:inst10|inst5 ; regout           ;
; |Block1|memoriareg:inst10|inst6 ; |Block1|memoriareg:inst10|inst6 ; regout           ;
; |Block1|memoriareg:inst14|inst3 ; |Block1|memoriareg:inst14|inst3 ; regout           ;
; |Block1|memoriareg:inst14|inst2 ; |Block1|memoriareg:inst14|inst2 ; regout           ;
; |Block1|memoriareg:inst14|inst1 ; |Block1|memoriareg:inst14|inst1 ; regout           ;
; |Block1|memoriareg:inst14|inst  ; |Block1|memoriareg:inst14|inst  ; regout           ;
; |Block1|memoriareg:inst14|inst4 ; |Block1|memoriareg:inst14|inst4 ; regout           ;
; |Block1|memoriareg:inst14|inst5 ; |Block1|memoriareg:inst14|inst5 ; regout           ;
; |Block1|memoriareg:inst14|inst6 ; |Block1|memoriareg:inst14|inst6 ; regout           ;
; |Block1|memoriareg:inst15|inst3 ; |Block1|memoriareg:inst15|inst3 ; regout           ;
; |Block1|memoriareg:inst15|inst2 ; |Block1|memoriareg:inst15|inst2 ; regout           ;
; |Block1|memoriareg:inst15|inst1 ; |Block1|memoriareg:inst15|inst1 ; regout           ;
; |Block1|memoriareg:inst15|inst  ; |Block1|memoriareg:inst15|inst  ; regout           ;
; |Block1|memoriareg:inst15|inst4 ; |Block1|memoriareg:inst15|inst4 ; regout           ;
; |Block1|memoriareg:inst15|inst5 ; |Block1|memoriareg:inst15|inst5 ; regout           ;
; |Block1|memoriareg:inst15|inst6 ; |Block1|memoriareg:inst15|inst6 ; regout           ;
; |Block1|memoriareg:inst16|inst3 ; |Block1|memoriareg:inst16|inst3 ; regout           ;
; |Block1|memoriareg:inst16|inst2 ; |Block1|memoriareg:inst16|inst2 ; regout           ;
; |Block1|memoriareg:inst16|inst1 ; |Block1|memoriareg:inst16|inst1 ; regout           ;
; |Block1|memoriareg:inst16|inst  ; |Block1|memoriareg:inst16|inst  ; regout           ;
; |Block1|memoriareg:inst16|inst4 ; |Block1|memoriareg:inst16|inst4 ; regout           ;
; |Block1|memoriareg:inst16|inst5 ; |Block1|memoriareg:inst16|inst5 ; regout           ;
; |Block1|memoriareg:inst16|inst6 ; |Block1|memoriareg:inst16|inst6 ; regout           ;
; |Block1|memoriareg:inst17|inst3 ; |Block1|memoriareg:inst17|inst3 ; regout           ;
; |Block1|memoriareg:inst17|inst2 ; |Block1|memoriareg:inst17|inst2 ; regout           ;
; |Block1|memoriareg:inst17|inst1 ; |Block1|memoriareg:inst17|inst1 ; regout           ;
; |Block1|memoriareg:inst17|inst  ; |Block1|memoriareg:inst17|inst  ; regout           ;
; |Block1|memoriareg:inst17|inst4 ; |Block1|memoriareg:inst17|inst4 ; regout           ;
; |Block1|memoriareg:inst17|inst5 ; |Block1|memoriareg:inst17|inst5 ; regout           ;
; |Block1|memoriareg:inst17|inst6 ; |Block1|memoriareg:inst17|inst6 ; regout           ;
; |Block1|memoriareg:inst18|inst3 ; |Block1|memoriareg:inst18|inst3 ; regout           ;
; |Block1|memoriareg:inst18|inst2 ; |Block1|memoriareg:inst18|inst2 ; regout           ;
; |Block1|memoriareg:inst18|inst1 ; |Block1|memoriareg:inst18|inst1 ; regout           ;
; |Block1|memoriareg:inst18|inst  ; |Block1|memoriareg:inst18|inst  ; regout           ;
; |Block1|memoriareg:inst18|inst4 ; |Block1|memoriareg:inst18|inst4 ; regout           ;
; |Block1|memoriareg:inst18|inst5 ; |Block1|memoriareg:inst18|inst5 ; regout           ;
; |Block1|memoriareg:inst18|inst6 ; |Block1|memoriareg:inst18|inst6 ; regout           ;
; |Block1|memoriareg:inst19|inst3 ; |Block1|memoriareg:inst19|inst3 ; regout           ;
; |Block1|memoriareg:inst19|inst2 ; |Block1|memoriareg:inst19|inst2 ; regout           ;
; |Block1|memoriareg:inst19|inst1 ; |Block1|memoriareg:inst19|inst1 ; regout           ;
; |Block1|memoriareg:inst19|inst  ; |Block1|memoriareg:inst19|inst  ; regout           ;
; |Block1|memoriareg:inst19|inst4 ; |Block1|memoriareg:inst19|inst4 ; regout           ;
; |Block1|memoriareg:inst19|inst5 ; |Block1|memoriareg:inst19|inst5 ; regout           ;
; |Block1|memoriareg:inst19|inst6 ; |Block1|memoriareg:inst19|inst6 ; regout           ;
; |Block1|memoriareg:inst20|inst3 ; |Block1|memoriareg:inst20|inst3 ; regout           ;
; |Block1|memoriareg:inst20|inst2 ; |Block1|memoriareg:inst20|inst2 ; regout           ;
; |Block1|memoriareg:inst20|inst1 ; |Block1|memoriareg:inst20|inst1 ; regout           ;
; |Block1|memoriareg:inst20|inst  ; |Block1|memoriareg:inst20|inst  ; regout           ;
; |Block1|memoriareg:inst20|inst4 ; |Block1|memoriareg:inst20|inst4 ; regout           ;
; |Block1|memoriareg:inst20|inst5 ; |Block1|memoriareg:inst20|inst5 ; regout           ;
; |Block1|memoriareg:inst20|inst6 ; |Block1|memoriareg:inst20|inst6 ; regout           ;
; |Block1|memoriareg:inst21|inst3 ; |Block1|memoriareg:inst21|inst3 ; regout           ;
; |Block1|memoriareg:inst21|inst2 ; |Block1|memoriareg:inst21|inst2 ; regout           ;
; |Block1|memoriareg:inst21|inst1 ; |Block1|memoriareg:inst21|inst1 ; regout           ;
; |Block1|memoriareg:inst21|inst  ; |Block1|memoriareg:inst21|inst  ; regout           ;
; |Block1|memoriareg:inst21|inst4 ; |Block1|memoriareg:inst21|inst4 ; regout           ;
; |Block1|memoriareg:inst21|inst5 ; |Block1|memoriareg:inst21|inst5 ; regout           ;
; |Block1|memoriareg:inst21|inst6 ; |Block1|memoriareg:inst21|inst6 ; regout           ;
; |Block1|memoriareg:inst22|inst3 ; |Block1|memoriareg:inst22|inst3 ; regout           ;
; |Block1|memoriareg:inst22|inst2 ; |Block1|memoriareg:inst22|inst2 ; regout           ;
; |Block1|memoriareg:inst22|inst1 ; |Block1|memoriareg:inst22|inst1 ; regout           ;
; |Block1|memoriareg:inst22|inst  ; |Block1|memoriareg:inst22|inst  ; regout           ;
; |Block1|memoriareg:inst22|inst4 ; |Block1|memoriareg:inst22|inst4 ; regout           ;
; |Block1|memoriareg:inst22|inst5 ; |Block1|memoriareg:inst22|inst5 ; regout           ;
; |Block1|memoriareg:inst22|inst6 ; |Block1|memoriareg:inst22|inst6 ; regout           ;
; |Block1|memoriareg:inst23|inst3 ; |Block1|memoriareg:inst23|inst3 ; regout           ;
; |Block1|memoriareg:inst23|inst2 ; |Block1|memoriareg:inst23|inst2 ; regout           ;
; |Block1|memoriareg:inst23|inst1 ; |Block1|memoriareg:inst23|inst1 ; regout           ;
; |Block1|memoriareg:inst23|inst  ; |Block1|memoriareg:inst23|inst  ; regout           ;
; |Block1|memoriareg:inst23|inst4 ; |Block1|memoriareg:inst23|inst4 ; regout           ;
; |Block1|memoriareg:inst23|inst5 ; |Block1|memoriareg:inst23|inst5 ; regout           ;
; |Block1|memoriareg:inst23|inst6 ; |Block1|memoriareg:inst23|inst6 ; regout           ;
; |Block1|memoriareg:inst24|inst3 ; |Block1|memoriareg:inst24|inst3 ; regout           ;
; |Block1|memoriareg:inst24|inst2 ; |Block1|memoriareg:inst24|inst2 ; regout           ;
; |Block1|memoriareg:inst24|inst1 ; |Block1|memoriareg:inst24|inst1 ; regout           ;
; |Block1|memoriareg:inst24|inst  ; |Block1|memoriareg:inst24|inst  ; regout           ;
; |Block1|memoriareg:inst24|inst4 ; |Block1|memoriareg:inst24|inst4 ; regout           ;
; |Block1|memoriareg:inst24|inst5 ; |Block1|memoriareg:inst24|inst5 ; regout           ;
; |Block1|memoriareg:inst24|inst6 ; |Block1|memoriareg:inst24|inst6 ; regout           ;
; |Block1|memoriareg:inst25|inst3 ; |Block1|memoriareg:inst25|inst3 ; regout           ;
; |Block1|memoriareg:inst25|inst2 ; |Block1|memoriareg:inst25|inst2 ; regout           ;
; |Block1|memoriareg:inst25|inst1 ; |Block1|memoriareg:inst25|inst1 ; regout           ;
; |Block1|memoriareg:inst25|inst  ; |Block1|memoriareg:inst25|inst  ; regout           ;
; |Block1|memoriareg:inst25|inst4 ; |Block1|memoriareg:inst25|inst4 ; regout           ;
; |Block1|memoriareg:inst25|inst5 ; |Block1|memoriareg:inst25|inst5 ; regout           ;
; |Block1|memoriareg:inst25|inst6 ; |Block1|memoriareg:inst25|inst6 ; regout           ;
; |Block1|memoriareg:inst26|inst3 ; |Block1|memoriareg:inst26|inst3 ; regout           ;
; |Block1|memoriareg:inst26|inst2 ; |Block1|memoriareg:inst26|inst2 ; regout           ;
; |Block1|memoriareg:inst26|inst1 ; |Block1|memoriareg:inst26|inst1 ; regout           ;
; |Block1|memoriareg:inst26|inst  ; |Block1|memoriareg:inst26|inst  ; regout           ;
; |Block1|memoriareg:inst26|inst4 ; |Block1|memoriareg:inst26|inst4 ; regout           ;
; |Block1|memoriareg:inst26|inst5 ; |Block1|memoriareg:inst26|inst5 ; regout           ;
; |Block1|memoriareg:inst26|inst6 ; |Block1|memoriareg:inst26|inst6 ; regout           ;
; |Block1|memoriareg:inst27|inst3 ; |Block1|memoriareg:inst27|inst3 ; regout           ;
; |Block1|memoriareg:inst27|inst2 ; |Block1|memoriareg:inst27|inst2 ; regout           ;
; |Block1|memoriareg:inst27|inst1 ; |Block1|memoriareg:inst27|inst1 ; regout           ;
; |Block1|memoriareg:inst27|inst  ; |Block1|memoriareg:inst27|inst  ; regout           ;
; |Block1|memoriareg:inst27|inst4 ; |Block1|memoriareg:inst27|inst4 ; regout           ;
; |Block1|memoriareg:inst27|inst5 ; |Block1|memoriareg:inst27|inst5 ; regout           ;
; |Block1|memoriareg:inst27|inst6 ; |Block1|memoriareg:inst27|inst6 ; regout           ;
; |Block1|memoriareg:inst28|inst3 ; |Block1|memoriareg:inst28|inst3 ; regout           ;
; |Block1|memoriareg:inst28|inst2 ; |Block1|memoriareg:inst28|inst2 ; regout           ;
; |Block1|memoriareg:inst28|inst1 ; |Block1|memoriareg:inst28|inst1 ; regout           ;
; |Block1|memoriareg:inst28|inst  ; |Block1|memoriareg:inst28|inst  ; regout           ;
; |Block1|memoriareg:inst28|inst4 ; |Block1|memoriareg:inst28|inst4 ; regout           ;
; |Block1|memoriareg:inst28|inst5 ; |Block1|memoriareg:inst28|inst5 ; regout           ;
; |Block1|memoriareg:inst28|inst6 ; |Block1|memoriareg:inst28|inst6 ; regout           ;
; |Block1|memoriareg:inst29|inst3 ; |Block1|memoriareg:inst29|inst3 ; regout           ;
; |Block1|memoriareg:inst29|inst2 ; |Block1|memoriareg:inst29|inst2 ; regout           ;
; |Block1|memoriareg:inst29|inst1 ; |Block1|memoriareg:inst29|inst1 ; regout           ;
; |Block1|memoriareg:inst29|inst  ; |Block1|memoriareg:inst29|inst  ; regout           ;
; |Block1|memoriareg:inst29|inst4 ; |Block1|memoriareg:inst29|inst4 ; regout           ;
; |Block1|memoriareg:inst29|inst5 ; |Block1|memoriareg:inst29|inst5 ; regout           ;
; |Block1|memoriareg:inst29|inst6 ; |Block1|memoriareg:inst29|inst6 ; regout           ;
; |Block1|memoriareg:inst30|inst3 ; |Block1|memoriareg:inst30|inst3 ; regout           ;
; |Block1|memoriareg:inst30|inst2 ; |Block1|memoriareg:inst30|inst2 ; regout           ;
; |Block1|memoriareg:inst30|inst1 ; |Block1|memoriareg:inst30|inst1 ; regout           ;
; |Block1|memoriareg:inst30|inst  ; |Block1|memoriareg:inst30|inst  ; regout           ;
; |Block1|memoriareg:inst30|inst4 ; |Block1|memoriareg:inst30|inst4 ; regout           ;
; |Block1|memoriareg:inst30|inst5 ; |Block1|memoriareg:inst30|inst5 ; regout           ;
; |Block1|memoriareg:inst30|inst6 ; |Block1|memoriareg:inst30|inst6 ; regout           ;
; |Block1|memoriareg:inst31|inst3 ; |Block1|memoriareg:inst31|inst3 ; regout           ;
; |Block1|memoriareg:inst31|inst2 ; |Block1|memoriareg:inst31|inst2 ; regout           ;
; |Block1|memoriareg:inst31|inst1 ; |Block1|memoriareg:inst31|inst1 ; regout           ;
; |Block1|memoriareg:inst31|inst  ; |Block1|memoriareg:inst31|inst  ; regout           ;
; |Block1|memoriareg:inst31|inst4 ; |Block1|memoriareg:inst31|inst4 ; regout           ;
; |Block1|memoriareg:inst31|inst5 ; |Block1|memoriareg:inst31|inst5 ; regout           ;
; |Block1|memoriareg:inst31|inst6 ; |Block1|memoriareg:inst31|inst6 ; regout           ;
; |Block1|memoriareg:inst32|inst3 ; |Block1|memoriareg:inst32|inst3 ; regout           ;
; |Block1|memoriareg:inst32|inst2 ; |Block1|memoriareg:inst32|inst2 ; regout           ;
; |Block1|memoriareg:inst32|inst1 ; |Block1|memoriareg:inst32|inst1 ; regout           ;
; |Block1|memoriareg:inst32|inst  ; |Block1|memoriareg:inst32|inst  ; regout           ;
; |Block1|memoriareg:inst32|inst4 ; |Block1|memoriareg:inst32|inst4 ; regout           ;
; |Block1|memoriareg:inst32|inst5 ; |Block1|memoriareg:inst32|inst5 ; regout           ;
; |Block1|memoriareg:inst32|inst6 ; |Block1|memoriareg:inst32|inst6 ; regout           ;
; |Block1|memoriareg:inst33|inst3 ; |Block1|memoriareg:inst33|inst3 ; regout           ;
; |Block1|memoriareg:inst33|inst2 ; |Block1|memoriareg:inst33|inst2 ; regout           ;
; |Block1|memoriareg:inst33|inst1 ; |Block1|memoriareg:inst33|inst1 ; regout           ;
; |Block1|memoriareg:inst33|inst  ; |Block1|memoriareg:inst33|inst  ; regout           ;
; |Block1|memoriareg:inst33|inst4 ; |Block1|memoriareg:inst33|inst4 ; regout           ;
; |Block1|memoriareg:inst33|inst5 ; |Block1|memoriareg:inst33|inst5 ; regout           ;
; |Block1|memoriareg:inst33|inst6 ; |Block1|memoriareg:inst33|inst6 ; regout           ;
; |Block1|memoriareg:inst34|inst3 ; |Block1|memoriareg:inst34|inst3 ; regout           ;
; |Block1|memoriareg:inst34|inst2 ; |Block1|memoriareg:inst34|inst2 ; regout           ;
; |Block1|memoriareg:inst34|inst1 ; |Block1|memoriareg:inst34|inst1 ; regout           ;
; |Block1|memoriareg:inst34|inst  ; |Block1|memoriareg:inst34|inst  ; regout           ;
; |Block1|memoriareg:inst34|inst4 ; |Block1|memoriareg:inst34|inst4 ; regout           ;
; |Block1|memoriareg:inst34|inst5 ; |Block1|memoriareg:inst34|inst5 ; regout           ;
; |Block1|memoriareg:inst34|inst6 ; |Block1|memoriareg:inst34|inst6 ; regout           ;
; |Block1|memoriareg:inst35|inst3 ; |Block1|memoriareg:inst35|inst3 ; regout           ;
; |Block1|memoriareg:inst35|inst2 ; |Block1|memoriareg:inst35|inst2 ; regout           ;
; |Block1|memoriareg:inst35|inst1 ; |Block1|memoriareg:inst35|inst1 ; regout           ;
; |Block1|memoriareg:inst35|inst  ; |Block1|memoriareg:inst35|inst  ; regout           ;
; |Block1|memoriareg:inst35|inst4 ; |Block1|memoriareg:inst35|inst4 ; regout           ;
; |Block1|memoriareg:inst35|inst5 ; |Block1|memoriareg:inst35|inst5 ; regout           ;
; |Block1|memoriareg:inst35|inst6 ; |Block1|memoriareg:inst35|inst6 ; regout           ;
; |Block1|memoriareg:inst36|inst3 ; |Block1|memoriareg:inst36|inst3 ; regout           ;
; |Block1|memoriareg:inst36|inst2 ; |Block1|memoriareg:inst36|inst2 ; regout           ;
; |Block1|memoriareg:inst36|inst1 ; |Block1|memoriareg:inst36|inst1 ; regout           ;
; |Block1|memoriareg:inst36|inst  ; |Block1|memoriareg:inst36|inst  ; regout           ;
; |Block1|memoriareg:inst36|inst4 ; |Block1|memoriareg:inst36|inst4 ; regout           ;
; |Block1|memoriareg:inst36|inst5 ; |Block1|memoriareg:inst36|inst5 ; regout           ;
; |Block1|memoriareg:inst36|inst6 ; |Block1|memoriareg:inst36|inst6 ; regout           ;
; |Block1|memoriareg:inst37|inst3 ; |Block1|memoriareg:inst37|inst3 ; regout           ;
; |Block1|memoriareg:inst37|inst2 ; |Block1|memoriareg:inst37|inst2 ; regout           ;
; |Block1|memoriareg:inst37|inst1 ; |Block1|memoriareg:inst37|inst1 ; regout           ;
; |Block1|memoriareg:inst37|inst  ; |Block1|memoriareg:inst37|inst  ; regout           ;
; |Block1|memoriareg:inst37|inst4 ; |Block1|memoriareg:inst37|inst4 ; regout           ;
; |Block1|memoriareg:inst37|inst5 ; |Block1|memoriareg:inst37|inst5 ; regout           ;
; |Block1|memoriareg:inst37|inst6 ; |Block1|memoriareg:inst37|inst6 ; regout           ;
; |Block1|memoriareg:inst38|inst3 ; |Block1|memoriareg:inst38|inst3 ; regout           ;
; |Block1|memoriareg:inst38|inst2 ; |Block1|memoriareg:inst38|inst2 ; regout           ;
; |Block1|memoriareg:inst38|inst1 ; |Block1|memoriareg:inst38|inst1 ; regout           ;
; |Block1|memoriareg:inst38|inst  ; |Block1|memoriareg:inst38|inst  ; regout           ;
; |Block1|memoriareg:inst38|inst4 ; |Block1|memoriareg:inst38|inst4 ; regout           ;
; |Block1|memoriareg:inst38|inst5 ; |Block1|memoriareg:inst38|inst5 ; regout           ;
; |Block1|memoriareg:inst38|inst6 ; |Block1|memoriareg:inst38|inst6 ; regout           ;
; |Block1|memoriareg:inst39|inst3 ; |Block1|memoriareg:inst39|inst3 ; regout           ;
; |Block1|memoriareg:inst39|inst2 ; |Block1|memoriareg:inst39|inst2 ; regout           ;
; |Block1|memoriareg:inst39|inst1 ; |Block1|memoriareg:inst39|inst1 ; regout           ;
; |Block1|memoriareg:inst39|inst  ; |Block1|memoriareg:inst39|inst  ; regout           ;
; |Block1|memoriareg:inst39|inst4 ; |Block1|memoriareg:inst39|inst4 ; regout           ;
; |Block1|memoriareg:inst39|inst5 ; |Block1|memoriareg:inst39|inst5 ; regout           ;
; |Block1|memoriareg:inst39|inst6 ; |Block1|memoriareg:inst39|inst6 ; regout           ;
; |Block1|memoriareg:inst40|inst3 ; |Block1|memoriareg:inst40|inst3 ; regout           ;
; |Block1|memoriareg:inst40|inst2 ; |Block1|memoriareg:inst40|inst2 ; regout           ;
; |Block1|memoriareg:inst40|inst1 ; |Block1|memoriareg:inst40|inst1 ; regout           ;
; |Block1|memoriareg:inst40|inst  ; |Block1|memoriareg:inst40|inst  ; regout           ;
; |Block1|memoriareg:inst40|inst4 ; |Block1|memoriareg:inst40|inst4 ; regout           ;
; |Block1|memoriareg:inst40|inst5 ; |Block1|memoriareg:inst40|inst5 ; regout           ;
; |Block1|memoriareg:inst40|inst6 ; |Block1|memoriareg:inst40|inst6 ; regout           ;
; |Block1|memoriareg:inst41|inst3 ; |Block1|memoriareg:inst41|inst3 ; regout           ;
; |Block1|memoriareg:inst41|inst2 ; |Block1|memoriareg:inst41|inst2 ; regout           ;
; |Block1|memoriareg:inst41|inst1 ; |Block1|memoriareg:inst41|inst1 ; regout           ;
; |Block1|memoriareg:inst41|inst  ; |Block1|memoriareg:inst41|inst  ; regout           ;
; |Block1|memoriareg:inst41|inst4 ; |Block1|memoriareg:inst41|inst4 ; regout           ;
; |Block1|memoriareg:inst41|inst5 ; |Block1|memoriareg:inst41|inst5 ; regout           ;
; |Block1|memoriareg:inst41|inst6 ; |Block1|memoriareg:inst41|inst6 ; regout           ;
; |Block1|memoriareg:inst42|inst3 ; |Block1|memoriareg:inst42|inst3 ; regout           ;
; |Block1|memoriareg:inst42|inst2 ; |Block1|memoriareg:inst42|inst2 ; regout           ;
; |Block1|memoriareg:inst42|inst1 ; |Block1|memoriareg:inst42|inst1 ; regout           ;
; |Block1|memoriareg:inst42|inst  ; |Block1|memoriareg:inst42|inst  ; regout           ;
; |Block1|memoriareg:inst42|inst4 ; |Block1|memoriareg:inst42|inst4 ; regout           ;
; |Block1|memoriareg:inst42|inst5 ; |Block1|memoriareg:inst42|inst5 ; regout           ;
; |Block1|memoriareg:inst42|inst6 ; |Block1|memoriareg:inst42|inst6 ; regout           ;
; |Block1|memoriareg:inst43|inst3 ; |Block1|memoriareg:inst43|inst3 ; regout           ;
; |Block1|memoriareg:inst43|inst2 ; |Block1|memoriareg:inst43|inst2 ; regout           ;
; |Block1|memoriareg:inst43|inst1 ; |Block1|memoriareg:inst43|inst1 ; regout           ;
; |Block1|memoriareg:inst43|inst  ; |Block1|memoriareg:inst43|inst  ; regout           ;
; |Block1|memoriareg:inst43|inst4 ; |Block1|memoriareg:inst43|inst4 ; regout           ;
; |Block1|memoriareg:inst43|inst5 ; |Block1|memoriareg:inst43|inst5 ; regout           ;
; |Block1|memoriareg:inst43|inst6 ; |Block1|memoriareg:inst43|inst6 ; regout           ;
; |Block1|memoriareg:inst44|inst3 ; |Block1|memoriareg:inst44|inst3 ; regout           ;
; |Block1|memoriareg:inst44|inst2 ; |Block1|memoriareg:inst44|inst2 ; regout           ;
; |Block1|memoriareg:inst44|inst1 ; |Block1|memoriareg:inst44|inst1 ; regout           ;
; |Block1|memoriareg:inst44|inst  ; |Block1|memoriareg:inst44|inst  ; regout           ;
; |Block1|memoriareg:inst44|inst4 ; |Block1|memoriareg:inst44|inst4 ; regout           ;
; |Block1|memoriareg:inst44|inst5 ; |Block1|memoriareg:inst44|inst5 ; regout           ;
; |Block1|memoriareg:inst44|inst6 ; |Block1|memoriareg:inst44|inst6 ; regout           ;
; |Block1|memoriareg:inst45|inst3 ; |Block1|memoriareg:inst45|inst3 ; regout           ;
; |Block1|memoriareg:inst45|inst2 ; |Block1|memoriareg:inst45|inst2 ; regout           ;
; |Block1|memoriareg:inst45|inst1 ; |Block1|memoriareg:inst45|inst1 ; regout           ;
; |Block1|memoriareg:inst45|inst  ; |Block1|memoriareg:inst45|inst  ; regout           ;
; |Block1|memoriareg:inst45|inst4 ; |Block1|memoriareg:inst45|inst4 ; regout           ;
; |Block1|memoriareg:inst45|inst5 ; |Block1|memoriareg:inst45|inst5 ; regout           ;
; |Block1|memoriareg:inst45|inst6 ; |Block1|memoriareg:inst45|inst6 ; regout           ;
; |Block1|memoriareg:inst46|inst3 ; |Block1|memoriareg:inst46|inst3 ; regout           ;
; |Block1|memoriareg:inst46|inst2 ; |Block1|memoriareg:inst46|inst2 ; regout           ;
; |Block1|memoriareg:inst46|inst1 ; |Block1|memoriareg:inst46|inst1 ; regout           ;
; |Block1|memoriareg:inst46|inst  ; |Block1|memoriareg:inst46|inst  ; regout           ;
; |Block1|memoriareg:inst46|inst4 ; |Block1|memoriareg:inst46|inst4 ; regout           ;
; |Block1|memoriareg:inst46|inst5 ; |Block1|memoriareg:inst46|inst5 ; regout           ;
; |Block1|memoriareg:inst46|inst6 ; |Block1|memoriareg:inst46|inst6 ; regout           ;
; |Block1|memoriareg:inst47|inst3 ; |Block1|memoriareg:inst47|inst3 ; regout           ;
; |Block1|memoriareg:inst47|inst2 ; |Block1|memoriareg:inst47|inst2 ; regout           ;
; |Block1|memoriareg:inst47|inst1 ; |Block1|memoriareg:inst47|inst1 ; regout           ;
; |Block1|memoriareg:inst47|inst  ; |Block1|memoriareg:inst47|inst  ; regout           ;
; |Block1|memoriareg:inst47|inst4 ; |Block1|memoriareg:inst47|inst4 ; regout           ;
; |Block1|memoriareg:inst47|inst5 ; |Block1|memoriareg:inst47|inst5 ; regout           ;
; |Block1|memoriareg:inst47|inst6 ; |Block1|memoriareg:inst47|inst6 ; regout           ;
; |Block1|memoriareg:inst48|inst3 ; |Block1|memoriareg:inst48|inst3 ; regout           ;
; |Block1|memoriareg:inst48|inst2 ; |Block1|memoriareg:inst48|inst2 ; regout           ;
; |Block1|memoriareg:inst48|inst1 ; |Block1|memoriareg:inst48|inst1 ; regout           ;
; |Block1|memoriareg:inst48|inst  ; |Block1|memoriareg:inst48|inst  ; regout           ;
; |Block1|memoriareg:inst48|inst4 ; |Block1|memoriareg:inst48|inst4 ; regout           ;
; |Block1|memoriareg:inst48|inst5 ; |Block1|memoriareg:inst48|inst5 ; regout           ;
; |Block1|memoriareg:inst48|inst6 ; |Block1|memoriareg:inst48|inst6 ; regout           ;
; |Block1|memoriareg:inst49|inst3 ; |Block1|memoriareg:inst49|inst3 ; regout           ;
; |Block1|memoriareg:inst49|inst2 ; |Block1|memoriareg:inst49|inst2 ; regout           ;
; |Block1|memoriareg:inst49|inst1 ; |Block1|memoriareg:inst49|inst1 ; regout           ;
; |Block1|memoriareg:inst49|inst  ; |Block1|memoriareg:inst49|inst  ; regout           ;
; |Block1|memoriareg:inst49|inst4 ; |Block1|memoriareg:inst49|inst4 ; regout           ;
; |Block1|memoriareg:inst49|inst5 ; |Block1|memoriareg:inst49|inst5 ; regout           ;
; |Block1|memoriareg:inst49|inst6 ; |Block1|memoriareg:inst49|inst6 ; regout           ;
; |Block1|memoriareg:inst50|inst3 ; |Block1|memoriareg:inst50|inst3 ; regout           ;
; |Block1|memoriareg:inst50|inst2 ; |Block1|memoriareg:inst50|inst2 ; regout           ;
; |Block1|memoriareg:inst50|inst1 ; |Block1|memoriareg:inst50|inst1 ; regout           ;
; |Block1|memoriareg:inst50|inst  ; |Block1|memoriareg:inst50|inst  ; regout           ;
; |Block1|memoriareg:inst50|inst4 ; |Block1|memoriareg:inst50|inst4 ; regout           ;
; |Block1|memoriareg:inst50|inst5 ; |Block1|memoriareg:inst50|inst5 ; regout           ;
; |Block1|memoriareg:inst50|inst6 ; |Block1|memoriareg:inst50|inst6 ; regout           ;
; |Block1|memoriareg:inst51|inst3 ; |Block1|memoriareg:inst51|inst3 ; regout           ;
; |Block1|memoriareg:inst51|inst2 ; |Block1|memoriareg:inst51|inst2 ; regout           ;
; |Block1|memoriareg:inst51|inst1 ; |Block1|memoriareg:inst51|inst1 ; regout           ;
; |Block1|memoriareg:inst51|inst  ; |Block1|memoriareg:inst51|inst  ; regout           ;
; |Block1|memoriareg:inst51|inst4 ; |Block1|memoriareg:inst51|inst4 ; regout           ;
; |Block1|memoriareg:inst51|inst5 ; |Block1|memoriareg:inst51|inst5 ; regout           ;
; |Block1|memoriareg:inst51|inst6 ; |Block1|memoriareg:inst51|inst6 ; regout           ;
; |Block1|memoriareg:inst52|inst3 ; |Block1|memoriareg:inst52|inst3 ; regout           ;
; |Block1|memoriareg:inst52|inst2 ; |Block1|memoriareg:inst52|inst2 ; regout           ;
; |Block1|memoriareg:inst52|inst1 ; |Block1|memoriareg:inst52|inst1 ; regout           ;
; |Block1|memoriareg:inst52|inst  ; |Block1|memoriareg:inst52|inst  ; regout           ;
; |Block1|memoriareg:inst52|inst4 ; |Block1|memoriareg:inst52|inst4 ; regout           ;
; |Block1|memoriareg:inst52|inst5 ; |Block1|memoriareg:inst52|inst5 ; regout           ;
; |Block1|memoriareg:inst52|inst6 ; |Block1|memoriareg:inst52|inst6 ; regout           ;
; |Block1|memoriareg:inst53|inst3 ; |Block1|memoriareg:inst53|inst3 ; regout           ;
; |Block1|memoriareg:inst53|inst2 ; |Block1|memoriareg:inst53|inst2 ; regout           ;
; |Block1|memoriareg:inst53|inst1 ; |Block1|memoriareg:inst53|inst1 ; regout           ;
; |Block1|memoriareg:inst53|inst  ; |Block1|memoriareg:inst53|inst  ; regout           ;
; |Block1|memoriareg:inst53|inst4 ; |Block1|memoriareg:inst53|inst4 ; regout           ;
; |Block1|memoriareg:inst53|inst5 ; |Block1|memoriareg:inst53|inst5 ; regout           ;
; |Block1|memoriareg:inst53|inst6 ; |Block1|memoriareg:inst53|inst6 ; regout           ;
; |Block1|memoriareg:inst54|inst3 ; |Block1|memoriareg:inst54|inst3 ; regout           ;
; |Block1|memoriareg:inst54|inst2 ; |Block1|memoriareg:inst54|inst2 ; regout           ;
; |Block1|memoriareg:inst54|inst1 ; |Block1|memoriareg:inst54|inst1 ; regout           ;
; |Block1|memoriareg:inst54|inst  ; |Block1|memoriareg:inst54|inst  ; regout           ;
; |Block1|memoriareg:inst54|inst4 ; |Block1|memoriareg:inst54|inst4 ; regout           ;
; |Block1|memoriareg:inst54|inst5 ; |Block1|memoriareg:inst54|inst5 ; regout           ;
; |Block1|memoriareg:inst54|inst6 ; |Block1|memoriareg:inst54|inst6 ; regout           ;
; |Block1|memoriareg:inst55|inst3 ; |Block1|memoriareg:inst55|inst3 ; regout           ;
; |Block1|memoriareg:inst55|inst2 ; |Block1|memoriareg:inst55|inst2 ; regout           ;
; |Block1|memoriareg:inst55|inst1 ; |Block1|memoriareg:inst55|inst1 ; regout           ;
; |Block1|memoriareg:inst55|inst  ; |Block1|memoriareg:inst55|inst  ; regout           ;
; |Block1|memoriareg:inst55|inst4 ; |Block1|memoriareg:inst55|inst4 ; regout           ;
; |Block1|memoriareg:inst55|inst5 ; |Block1|memoriareg:inst55|inst5 ; regout           ;
; |Block1|memoriareg:inst55|inst6 ; |Block1|memoriareg:inst55|inst6 ; regout           ;
; |Block1|memoriareg:inst56|inst3 ; |Block1|memoriareg:inst56|inst3 ; regout           ;
; |Block1|memoriareg:inst56|inst2 ; |Block1|memoriareg:inst56|inst2 ; regout           ;
; |Block1|memoriareg:inst56|inst1 ; |Block1|memoriareg:inst56|inst1 ; regout           ;
; |Block1|memoriareg:inst56|inst  ; |Block1|memoriareg:inst56|inst  ; regout           ;
; |Block1|memoriareg:inst56|inst4 ; |Block1|memoriareg:inst56|inst4 ; regout           ;
; |Block1|memoriareg:inst56|inst5 ; |Block1|memoriareg:inst56|inst5 ; regout           ;
; |Block1|memoriareg:inst56|inst6 ; |Block1|memoriareg:inst56|inst6 ; regout           ;
; |Block1|memoriareg:inst57|inst3 ; |Block1|memoriareg:inst57|inst3 ; regout           ;
; |Block1|memoriareg:inst57|inst2 ; |Block1|memoriareg:inst57|inst2 ; regout           ;
; |Block1|memoriareg:inst57|inst1 ; |Block1|memoriareg:inst57|inst1 ; regout           ;
; |Block1|memoriareg:inst57|inst  ; |Block1|memoriareg:inst57|inst  ; regout           ;
; |Block1|memoriareg:inst57|inst4 ; |Block1|memoriareg:inst57|inst4 ; regout           ;
; |Block1|memoriareg:inst57|inst5 ; |Block1|memoriareg:inst57|inst5 ; regout           ;
; |Block1|memoriareg:inst57|inst6 ; |Block1|memoriareg:inst57|inst6 ; regout           ;
; |Block1|memoriareg:inst58|inst3 ; |Block1|memoriareg:inst58|inst3 ; regout           ;
; |Block1|memoriareg:inst58|inst2 ; |Block1|memoriareg:inst58|inst2 ; regout           ;
; |Block1|memoriareg:inst58|inst1 ; |Block1|memoriareg:inst58|inst1 ; regout           ;
; |Block1|memoriareg:inst58|inst  ; |Block1|memoriareg:inst58|inst  ; regout           ;
; |Block1|memoriareg:inst58|inst4 ; |Block1|memoriareg:inst58|inst4 ; regout           ;
; |Block1|memoriareg:inst58|inst5 ; |Block1|memoriareg:inst58|inst5 ; regout           ;
; |Block1|memoriareg:inst58|inst6 ; |Block1|memoriareg:inst58|inst6 ; regout           ;
; |Block1|memoriareg:inst59|inst3 ; |Block1|memoriareg:inst59|inst3 ; regout           ;
; |Block1|memoriareg:inst59|inst2 ; |Block1|memoriareg:inst59|inst2 ; regout           ;
; |Block1|memoriareg:inst59|inst1 ; |Block1|memoriareg:inst59|inst1 ; regout           ;
; |Block1|memoriareg:inst59|inst  ; |Block1|memoriareg:inst59|inst  ; regout           ;
; |Block1|memoriareg:inst59|inst4 ; |Block1|memoriareg:inst59|inst4 ; regout           ;
; |Block1|memoriareg:inst59|inst5 ; |Block1|memoriareg:inst59|inst5 ; regout           ;
; |Block1|memoriareg:inst59|inst6 ; |Block1|memoriareg:inst59|inst6 ; regout           ;
; |Block1|memoriareg:inst60|inst3 ; |Block1|memoriareg:inst60|inst3 ; regout           ;
; |Block1|memoriareg:inst60|inst2 ; |Block1|memoriareg:inst60|inst2 ; regout           ;
; |Block1|memoriareg:inst60|inst1 ; |Block1|memoriareg:inst60|inst1 ; regout           ;
; |Block1|memoriareg:inst60|inst  ; |Block1|memoriareg:inst60|inst  ; regout           ;
; |Block1|memoriareg:inst60|inst4 ; |Block1|memoriareg:inst60|inst4 ; regout           ;
; |Block1|memoriareg:inst60|inst5 ; |Block1|memoriareg:inst60|inst5 ; regout           ;
; |Block1|memoriareg:inst60|inst6 ; |Block1|memoriareg:inst60|inst6 ; regout           ;
; |Block1|memoriareg:inst61|inst3 ; |Block1|memoriareg:inst61|inst3 ; regout           ;
; |Block1|memoriareg:inst61|inst2 ; |Block1|memoriareg:inst61|inst2 ; regout           ;
; |Block1|memoriareg:inst61|inst1 ; |Block1|memoriareg:inst61|inst1 ; regout           ;
; |Block1|memoriareg:inst61|inst  ; |Block1|memoriareg:inst61|inst  ; regout           ;
; |Block1|memoriareg:inst61|inst4 ; |Block1|memoriareg:inst61|inst4 ; regout           ;
; |Block1|memoriareg:inst61|inst5 ; |Block1|memoriareg:inst61|inst5 ; regout           ;
; |Block1|memoriareg:inst61|inst6 ; |Block1|memoriareg:inst61|inst6 ; regout           ;
; |Block1|memoriareg:inst62|inst3 ; |Block1|memoriareg:inst62|inst3 ; regout           ;
; |Block1|memoriareg:inst62|inst2 ; |Block1|memoriareg:inst62|inst2 ; regout           ;
; |Block1|memoriareg:inst62|inst1 ; |Block1|memoriareg:inst62|inst1 ; regout           ;
; |Block1|memoriareg:inst62|inst  ; |Block1|memoriareg:inst62|inst  ; regout           ;
; |Block1|memoriareg:inst62|inst4 ; |Block1|memoriareg:inst62|inst4 ; regout           ;
; |Block1|memoriareg:inst62|inst5 ; |Block1|memoriareg:inst62|inst5 ; regout           ;
; |Block1|memoriareg:inst62|inst6 ; |Block1|memoriareg:inst62|inst6 ; regout           ;
; |Block1|memoriareg:inst63|inst3 ; |Block1|memoriareg:inst63|inst3 ; regout           ;
; |Block1|memoriareg:inst63|inst2 ; |Block1|memoriareg:inst63|inst2 ; regout           ;
; |Block1|memoriareg:inst63|inst1 ; |Block1|memoriareg:inst63|inst1 ; regout           ;
; |Block1|memoriareg:inst63|inst  ; |Block1|memoriareg:inst63|inst  ; regout           ;
; |Block1|memoriareg:inst63|inst4 ; |Block1|memoriareg:inst63|inst4 ; regout           ;
; |Block1|memoriareg:inst63|inst5 ; |Block1|memoriareg:inst63|inst5 ; regout           ;
; |Block1|memoriareg:inst63|inst6 ; |Block1|memoriareg:inst63|inst6 ; regout           ;
; |Block1|memoriareg:inst9|inst3  ; |Block1|memoriareg:inst9|inst3  ; regout           ;
; |Block1|memoriareg:inst9|inst2  ; |Block1|memoriareg:inst9|inst2  ; regout           ;
; |Block1|memoriareg:inst9|inst1  ; |Block1|memoriareg:inst9|inst1  ; regout           ;
; |Block1|memoriareg:inst9|inst   ; |Block1|memoriareg:inst9|inst   ; regout           ;
; |Block1|memoriareg:inst9|inst4  ; |Block1|memoriareg:inst9|inst4  ; regout           ;
; |Block1|memoriareg:inst9|inst5  ; |Block1|memoriareg:inst9|inst5  ; regout           ;
; |Block1|memoriareg:inst9|inst6  ; |Block1|memoriareg:inst9|inst6  ; regout           ;
; |Block1|memoriareg:inst11|inst3 ; |Block1|memoriareg:inst11|inst3 ; regout           ;
; |Block1|memoriareg:inst11|inst2 ; |Block1|memoriareg:inst11|inst2 ; regout           ;
; |Block1|memoriareg:inst11|inst1 ; |Block1|memoriareg:inst11|inst1 ; regout           ;
; |Block1|memoriareg:inst11|inst  ; |Block1|memoriareg:inst11|inst  ; regout           ;
; |Block1|memoriareg:inst11|inst4 ; |Block1|memoriareg:inst11|inst4 ; regout           ;
; |Block1|memoriareg:inst11|inst5 ; |Block1|memoriareg:inst11|inst5 ; regout           ;
; |Block1|memoriareg:inst11|inst6 ; |Block1|memoriareg:inst11|inst6 ; regout           ;
; |Block1|memoriareg:inst12|inst3 ; |Block1|memoriareg:inst12|inst3 ; regout           ;
; |Block1|memoriareg:inst12|inst2 ; |Block1|memoriareg:inst12|inst2 ; regout           ;
; |Block1|memoriareg:inst12|inst1 ; |Block1|memoriareg:inst12|inst1 ; regout           ;
; |Block1|memoriareg:inst12|inst  ; |Block1|memoriareg:inst12|inst  ; regout           ;
; |Block1|memoriareg:inst12|inst4 ; |Block1|memoriareg:inst12|inst4 ; regout           ;
; |Block1|memoriareg:inst12|inst5 ; |Block1|memoriareg:inst12|inst5 ; regout           ;
; |Block1|memoriareg:inst12|inst6 ; |Block1|memoriareg:inst12|inst6 ; regout           ;
; |Block1|memoriareg:inst13|inst3 ; |Block1|memoriareg:inst13|inst3 ; regout           ;
; |Block1|memoriareg:inst13|inst2 ; |Block1|memoriareg:inst13|inst2 ; regout           ;
; |Block1|memoriareg:inst13|inst1 ; |Block1|memoriareg:inst13|inst1 ; regout           ;
; |Block1|memoriareg:inst13|inst  ; |Block1|memoriareg:inst13|inst  ; regout           ;
; |Block1|memoriareg:inst13|inst4 ; |Block1|memoriareg:inst13|inst4 ; regout           ;
; |Block1|memoriareg:inst13|inst5 ; |Block1|memoriareg:inst13|inst5 ; regout           ;
; |Block1|memoriareg:inst13|inst6 ; |Block1|memoriareg:inst13|inst6 ; regout           ;
+---------------------------------+---------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------+
; Missing 0-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 17 00:21:41 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off memoriaReg -c memoriaReg
Info: Using vector source file "C:/users/murilo/Área de Trabalho/MemoriaPBL/memoriaReg.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is     100.00 %
Info: Number of transitions in simulation is 124974
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Sun Apr 17 00:21:42 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


