<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix'" level="0">
<item name = "Date">Tue Nov 26 20:17:04 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.585, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 1.1.1">?, ?, 47, -, -, ?, no</column>
<column name="   +++ Loop 1.1.1.1">45, 45, 15, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">12, 12, 4, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, 4, 0, 584</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 15, 3</column>
<column name="Multiplexer">-, -, -, 146</column>
<column name="Register">-, -, 581, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_15s_30_1_1_U9">network_mul_mul_16s_15s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_0_w_s_U">depthwise_conv2d_fix_SeparableConv2D_0_w_s, 0, 15, 3, 9, 15, 1, 135</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_276_p2">*, 2, 0, 20, 32, 16</column>
<column name="tmp3_fu_371_p2">*, 2, 0, 20, 16, 32</column>
<column name="k_h_1_fu_315_p2">+, 0, 0, 10, 2, 1</column>
<column name="k_w_1_fu_381_p2">+, 0, 0, 10, 2, 1</column>
<column name="next_mul3_fu_214_p2">+, 0, 0, 39, 32, 32</column>
<column name="next_mul_fu_219_p2">+, 0, 0, 39, 32, 32</column>
<column name="out_d_2_fu_229_p2">+, 0, 0, 23, 16, 1</column>
<column name="out_h_2_fu_256_p2">+, 0, 0, 23, 16, 1</column>
<column name="out_w_2_fu_285_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp2_fu_360_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp4_fu_351_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp5_fu_391_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp6_fu_366_p2">+, 0, 0, 28, 21, 21</column>
<column name="tmp7_fu_410_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_51_fu_299_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_54_fu_400_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_56_fu_419_p2">+, 0, 0, 28, 21, 21</column>
<column name="tmp_60_fu_448_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_fu_266_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_53_fu_341_p2">-, 0, 0, 15, 5, 5</column>
<column name="exitcond1_fu_309_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond2_fu_280_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond3_fu_251_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond4_fu_224_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_fu_375_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="k_h_reg_176">9, 2, 2, 4</column>
<column name="k_w_reg_187">9, 2, 2, 4</column>
<column name="out_d_reg_118">9, 2, 16, 32</column>
<column name="out_h_reg_153">9, 2, 16, 32</column>
<column name="out_w_reg_165">9, 2, 16, 32</column>
<column name="output_r_address0">15, 3, 14, 42</column>
<column name="output_r_d0">15, 3, 16, 48</column>
<column name="phi_mul2_reg_141">9, 2, 32, 64</column>
<column name="phi_mul_reg_129">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SeparableConv2D_0_w_2_reg_611">15, 0, 15, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="input_load_reg_606">16, 0, 16, 0</column>
<column name="k_h_1_reg_568">2, 0, 2, 0</column>
<column name="k_h_reg_176">2, 0, 2, 0</column>
<column name="k_w_1_reg_591">2, 0, 2, 0</column>
<column name="k_w_reg_187">2, 0, 2, 0</column>
<column name="next_mul3_reg_496">32, 0, 32, 0</column>
<column name="next_mul_reg_501">32, 0, 32, 0</column>
<column name="out_d_2_reg_509">16, 0, 16, 0</column>
<column name="out_d_reg_118">16, 0, 16, 0</column>
<column name="out_h_2_reg_527">16, 0, 16, 0</column>
<column name="out_h_reg_153">16, 0, 16, 0</column>
<column name="out_w_2_reg_550">16, 0, 16, 0</column>
<column name="out_w_reg_165">16, 0, 16, 0</column>
<column name="output_addr_reg_560">14, 0, 14, 0</column>
<column name="p_shl_cast_reg_519">16, 0, 21, 5</column>
<column name="phi_mul2_reg_141">32, 0, 32, 0</column>
<column name="phi_mul_reg_129">32, 0, 32, 0</column>
<column name="tmp1_reg_542">32, 0, 32, 0</column>
<column name="tmp2_reg_573">32, 0, 32, 0</column>
<column name="tmp3_reg_583">32, 0, 32, 0</column>
<column name="tmp6_reg_578">21, 0, 21, 0</column>
<column name="tmp_46_reg_481">16, 0, 32, 16</column>
<column name="tmp_47_reg_486">16, 0, 32, 16</column>
<column name="tmp_48_reg_491">16, 0, 32, 16</column>
<column name="tmp_59_reg_616">16, 0, 16, 0</column>
<column name="tmp_60_cast1_reg_514">16, 0, 17, 1</column>
<column name="tmp_64_cast_reg_537">16, 0, 17, 1</column>
<column name="tmp_66_cast_reg_555">16, 0, 17, 1</column>
<column name="tmp_reg_532">32, 0, 32, 0</column>
<column name="tmp_s_reg_476">16, 0, 32, 16</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="input_height">in, 16, ap_none, input_height, scalar</column>
<column name="input_width">in, 16, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_depth">in, 16, ap_none, output_depth, scalar</column>
<column name="output_height">in, 16, ap_none, output_height, scalar</column>
<column name="output_width">in, 16, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
