Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Board Tiva\Tiva Control PCB.PcbDoc
Date     : 23/08/2017
Time     : 9:50:46 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Your board contains 1 shelved polygon - copper connectivity will not be reported correctly. Unshelve polygons and re-run DRC check before  producing manufacturing outputs.
   Polygon named: Bottom Layer-No Net In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.039mil < 10mil) Between Via (2530mil,2675mil) from Top Layer to Bottom Layer And Pad D6-2(2471.339mil,2675mil) on Top Layer [Top Solder] Mask Sliver [7.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Via (2505mil,1660mil) from Top Layer to Bottom Layer And Pad R18-1(2454mil,1715mil) on Top Layer [Top Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.516mil < 10mil) Between Via (2070mil,2140mil) from Top Layer to Bottom Layer And Pad C28-1(2020mil,2195mil) on Top Layer [Top Solder] Mask Sliver [7.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (1870mil,1965mil) from Top Layer to Bottom Layer And Pad U7-9(1965mil,1965mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4070mil,1785mil) from Top Layer to Bottom Layer And Pad C25-2(4130mil,1780mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4070mil,1980mil) from Top Layer to Bottom Layer And Pad C22-2(4130mil,1980mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.91mil < 10mil) Between Via (4270mil,2235mil) from Top Layer to Bottom Layer And Pad C19-1(4215mil,2185mil) on Top Layer [Top Solder] Mask Sliver [7.91mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4070mil,2185mil) from Top Layer to Bottom Layer And Pad C19-2(4125mil,2185mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4070mil,2385mil) from Top Layer to Bottom Layer And Pad C15-2(4130mil,2385mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.516mil < 10mil) Between Via (4280mil,1835mil) from Top Layer to Bottom Layer And Pad R14-2(4335mil,1785mil) on Top Layer [Top Solder] Mask Sliver [7.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Via (4070mil,1785mil) from Top Layer to Bottom Layer And Pad C27-1(4010mil,1785mil) on Top Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Via (4070mil,1980mil) from Top Layer to Bottom Layer And Pad C23-1(4010mil,1980mil) on Top Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Via (4070mil,2185mil) from Top Layer to Bottom Layer And Pad C20-1(4010mil,2185mil) on Top Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Via (4070mil,2385mil) from Top Layer to Bottom Layer And Pad C18-1(4010mil,2385mil) on Top Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-2(3895mil,1745mil) on Top Layer And Pad U6-3(3895mil,1782.401mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-1(3895mil,1707.598mil) on Top Layer And Pad U6-2(3895mil,1745mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Via (3790mil,2030mil) from Top Layer to Bottom Layer And Pad U5-4(3790mil,1979.803mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U5-2(3898.268mil,1942.402mil) on Top Layer And Pad U5-3(3898.268mil,1979.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U5-1(3898.268mil,1905mil) on Top Layer And Pad U5-2(3898.268mil,1942.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(3894.134mil,2150mil) on Top Layer And Pad U3-3(3894.134mil,2187.401mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(3894.134mil,2112.598mil) on Top Layer And Pad U3-2(3894.134mil,2150mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-2(3894.134mil,2350mil) on Top Layer And Pad U2-3(3894.134mil,2387.401mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-1(3894.134mil,2312.598mil) on Top Layer And Pad U2-2(3894.134mil,2350mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :23

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (2260.787mil,2044.213mil) on Top Overlay And Pad C30-1(2297.205mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (2254.409mil,2916.181mil) on Top Overlay And Pad C29-1(2308.543mil,2865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2120mil,1983mil)(2120mil,2017mil) on Top Overlay And Pad R19-1(2145mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2170mil,1983mil)(2170mil,2017mil) on Top Overlay And Pad R19-1(2145mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2112mil,1923mil)(2112mil,2076mil) on Top Overlay And Pad R19-1(2145mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2179mil,1923mil)(2179mil,2076mil) on Top Overlay And Pad R19-1(2145mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2112mil,1923mil)(2179mil,1923mil) on Top Overlay And Pad R19-1(2145mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "P9" (2114mil,1928mil) on Top Overlay And Pad R19-1(2145mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2120mil,1983mil)(2120mil,2017mil) on Top Overlay And Pad R19-2(2145mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2170mil,1983mil)(2170mil,2017mil) on Top Overlay And Pad R19-2(2145mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2112mil,1923mil)(2112mil,2076mil) on Top Overlay And Pad R19-2(2145mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2179mil,1923mil)(2179mil,2076mil) on Top Overlay And Pad R19-2(2145mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2112mil,2076mil)(2179mil,2076mil) on Top Overlay And Pad R19-2(2145mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2120mil,2173mil)(2120mil,2207mil) on Top Overlay And Pad R16-1(2145mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2170mil,2173mil)(2170mil,2207mil) on Top Overlay And Pad R16-1(2145mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2112mil,2113mil)(2112mil,2266mil) on Top Overlay And Pad R16-1(2145mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2179mil,2113mil)(2179mil,2266mil) on Top Overlay And Pad R16-1(2145mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2112mil,2113mil)(2179mil,2113mil) on Top Overlay And Pad R16-1(2145mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R19" (2120mil,2108mil) on Top Overlay And Pad R16-1(2145mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2120mil,2173mil)(2120mil,2207mil) on Top Overlay And Pad R16-2(2145mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2170mil,2173mil)(2170mil,2207mil) on Top Overlay And Pad R16-2(2145mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2112mil,2113mil)(2112mil,2266mil) on Top Overlay And Pad R16-2(2145mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2179mil,2113mil)(2179mil,2266mil) on Top Overlay And Pad R16-2(2145mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2112mil,2266mil)(2179mil,2266mil) on Top Overlay And Pad R16-2(2145mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2436.339mil,2653.661mil)(2436.339mil,2703.661mil) on Top Overlay And Pad D6-2(2471.339mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2506.339mil,2653.661mil)(2506.339mil,2703.661mil) on Top Overlay And Pad D6-2(2471.339mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2436.339mil,2558.661mil)(2436.339mil,2613.661mil) on Top Overlay And Pad D6-1(2471.339mil,2592.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2506.339mil,2558.661mil)(2506.339mil,2613.661mil) on Top Overlay And Pad D6-1(2471.339mil,2592.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Track (2436.339mil,2558.661mil)(2506.339mil,2558.661mil) on Top Overlay And Pad D6-1(2471.339mil,2592.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2550mil)(2367mil,2550mil) on Top Overlay And Pad R17-1(2395mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2600mil)(2367mil,2600mil) on Top Overlay And Pad R17-1(2395mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2427mil,2542mil)(2427mil,2609mil) on Top Overlay And Pad R17-1(2395mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2274mil,2542mil)(2427mil,2542mil) on Top Overlay And Pad R17-1(2395mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2274mil,2609mil)(2427mil,2609mil) on Top Overlay And Pad R17-1(2395mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "IC1" (2251mil,2488.827mil) on Top Overlay And Pad R17-1(2395mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2550mil)(2367mil,2550mil) on Top Overlay And Pad R17-2(2305mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2600mil)(2367mil,2600mil) on Top Overlay And Pad R17-2(2305mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2274mil,2542mil)(2274mil,2609mil) on Top Overlay And Pad R17-2(2305mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2274mil,2542mil)(2427mil,2542mil) on Top Overlay And Pad R17-2(2305mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2274mil,2609mil)(2427mil,2609mil) on Top Overlay And Pad R17-2(2305mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "IC1" (2251mil,2488.827mil) on Top Overlay And Pad R17-2(2305mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2700mil)(2367mil,2700mil) on Top Overlay And Pad C31-1(2305mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2650mil)(2367mil,2650mil) on Top Overlay And Pad C31-1(2305mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2273mil,2641mil)(2273mil,2708mil) on Top Overlay And Pad C31-1(2305mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2273mil,2708mil)(2426mil,2708mil) on Top Overlay And Pad C31-1(2305mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2273mil,2641mil)(2426mil,2641mil) on Top Overlay And Pad C31-1(2305mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (2282mil,2641mil) on Top Overlay And Pad C31-1(2305mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2700mil)(2367mil,2700mil) on Top Overlay And Pad C31-2(2395mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2333mil,2650mil)(2367mil,2650mil) on Top Overlay And Pad C31-2(2395mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2426mil,2641mil)(2426mil,2708mil) on Top Overlay And Pad C31-2(2395mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2273mil,2708mil)(2426mil,2708mil) on Top Overlay And Pad C31-2(2395mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2273mil,2641mil)(2426mil,2641mil) on Top Overlay And Pad C31-2(2395mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (2282mil,2641mil) on Top Overlay And Pad C31-2(2395mil,2675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2253.11mil,2340.945mil)(2516.89mil,2340.945mil) on Top Overlay And Pad IC1-1(2475.551mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2253.11mil,2340.945mil)(2516.89mil,2340.945mil) on Top Overlay And Pad IC1-2(2385mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.678mil < 10mil) Between Text "R16" (2119mil,2299mil) on Top Overlay And Pad IC1-3(2294.449mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2253.11mil,2340.945mil)(2516.89mil,2340.945mil) on Top Overlay And Pad IC1-3(2294.449mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2253.11mil,2230.709mil)(2516.89mil,2230.709mil) on Top Overlay And Pad IC1-4(2385mil,2171.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C30" (2235mil,2130mil) on Top Overlay And Pad IC1-4(2385mil,2171.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2429mil,1743mil)(2429mil,1777mil) on Top Overlay And Pad R18-1(2454mil,1715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2421mil,1683mil)(2421mil,1836mil) on Top Overlay And Pad R18-1(2454mil,1715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2488mil,1683mil)(2488mil,1836mil) on Top Overlay And Pad R18-1(2454mil,1715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2421mil,1683mil)(2488mil,1683mil) on Top Overlay And Pad R18-1(2454mil,1715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2479mil,1743mil)(2479mil,1777mil) on Top Overlay And Pad R18-1(2454mil,1715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2429mil,1743mil)(2429mil,1777mil) on Top Overlay And Pad R18-2(2454mil,1805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2421mil,1683mil)(2421mil,1836mil) on Top Overlay And Pad R18-2(2454mil,1805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2488mil,1683mil)(2488mil,1836mil) on Top Overlay And Pad R18-2(2454mil,1805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2421mil,1836mil)(2488mil,1836mil) on Top Overlay And Pad R18-2(2454mil,1805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2479mil,1743mil)(2479mil,1777mil) on Top Overlay And Pad R18-2(2454mil,1805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2255mil,1690mil)(2305mil,1690mil) on Top Overlay And Pad D7-2(2283.661mil,1725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2255mil,1760mil)(2305mil,1760mil) on Top Overlay And Pad D7-2(2283.661mil,1725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2345mil,1690mil)(2400mil,1690mil) on Top Overlay And Pad D7-1(2366.339mil,1725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (2345mil,1760mil)(2400mil,1760mil) on Top Overlay And Pad D7-1(2366.339mil,1725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Track (2400mil,1690mil)(2400mil,1760mil) on Top Overlay And Pad D7-1(2366.339mil,1725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2407mil,1792mil)(2407mil,1859mil) on Top Overlay And Pad C32-1(2375mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2313mil,1800mil)(2347mil,1800mil) on Top Overlay And Pad C32-1(2375mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2313mil,1850mil)(2347mil,1850mil) on Top Overlay And Pad C32-1(2375mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2254mil,1792mil)(2407mil,1792mil) on Top Overlay And Pad C32-1(2375mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2254mil,1859mil)(2407mil,1859mil) on Top Overlay And Pad C32-1(2375mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D7" (2252mil,1792mil) on Top Overlay And Pad C32-1(2375mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2254mil,1792mil)(2254mil,1859mil) on Top Overlay And Pad C32-2(2285mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2313mil,1800mil)(2347mil,1800mil) on Top Overlay And Pad C32-2(2285mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2313mil,1850mil)(2347mil,1850mil) on Top Overlay And Pad C32-2(2285mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2254mil,1792mil)(2407mil,1792mil) on Top Overlay And Pad C32-2(2285mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2254mil,1859mil)(2407mil,1859mil) on Top Overlay And Pad C32-2(2285mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D7" (2252mil,1792mil) on Top Overlay And Pad C32-2(2285mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.111mil < 10mil) Between Text "C32" (2261mil,1891mil) on Top Overlay And Pad C30-2(2435mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.111mil < 10mil) Between Text "C32" (2261mil,1891mil) on Top Overlay And Pad C30-1(2297.205mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1958mil,2170mil)(1992mil,2170mil) on Top Overlay And Pad C28-1(2020mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1958mil,2220mil)(1992mil,2220mil) on Top Overlay And Pad C28-1(2020mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2052mil,2162mil)(2052mil,2229mil) on Top Overlay And Pad C28-1(2020mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1899mil,2229mil)(2052mil,2229mil) on Top Overlay And Pad C28-1(2020mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1899mil,2162mil)(2052mil,2162mil) on Top Overlay And Pad C28-1(2020mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1958mil,2170mil)(1992mil,2170mil) on Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1958mil,2220mil)(1992mil,2220mil) on Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1899mil,2162mil)(1899mil,2229mil) on Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1899mil,2229mil)(2052mil,2229mil) on Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U7" (1852mil,2145mil) on Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1899mil,2162mil)(2052mil,2162mil) on Top Overlay And Pad C28-2(1930mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1755mil,1958mil)(1755mil,1992mil) on Top Overlay And Pad C26-1(1780mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1805mil,1958mil)(1805mil,1992mil) on Top Overlay And Pad C26-1(1780mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1747mil,1898mil)(1747mil,2051mil) on Top Overlay And Pad C26-1(1780mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1814mil,1898mil)(1814mil,2051mil) on Top Overlay And Pad C26-1(1780mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1747mil,1898mil)(1814mil,1898mil) on Top Overlay And Pad C26-1(1780mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1755mil,1958mil)(1755mil,1992mil) on Top Overlay And Pad C26-2(1780mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1805mil,1958mil)(1805mil,1992mil) on Top Overlay And Pad C26-2(1780mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1747mil,1898mil)(1747mil,2051mil) on Top Overlay And Pad C26-2(1780mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1814mil,1898mil)(1814mil,2051mil) on Top Overlay And Pad C26-2(1780mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1747mil,2051mil)(1814mil,2051mil) on Top Overlay And Pad C26-2(1780mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.269mil < 10mil) Between Text "C26" (1754mil,2084mil) on Top Overlay And Pad D5-2(1795mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2534.921mil,2735.079mil)(2534.921mil,2819.724mil) on Top Overlay And Pad C29-2(2501.457mil,2865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.123mil < 10mil) Between Text "P8" (2573mil,2846mil) on Top Overlay And Pad C29-2(2501.457mil,2865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.123mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2275.079mil,2910.276mil)(2275.079mil,2935.866mil) on Top Overlay And Pad C29-1(2308.543mil,2865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2275.079mil,2794.134mil)(2275.079mil,2819.724mil) on Top Overlay And Pad C29-1(2308.543mil,2865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (2532mil,2359mil)(2577mil,2359mil) on Top Overlay And Pad S1-2(2605mil,2332.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (2633mil,2359mil)(2678mil,2359mil) on Top Overlay And Pad S1-2(2605mil,2332.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R8" (2599mil,2253mil) on Top Overlay And Pad S1-2(2605mil,2332.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (2532mil,2581mil)(2577mil,2581mil) on Top Overlay And Pad S1-1(2605mil,2607.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (2633mil,2581mil)(2678mil,2581mil) on Top Overlay And Pad S1-1(2605mil,2607.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C26" (1754mil,2084mil) on Top Overlay And Pad U7-8(1890mil,2066mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4113mil,3195mil)(4147mil,3195mil) on Top Overlay And Pad C21-1(4085mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4113mil,3145mil)(4147mil,3145mil) on Top Overlay And Pad C21-1(4085mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4053mil,3136mil)(4053mil,3203mil) on Top Overlay And Pad C21-1(4085mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4053mil,3136mil)(4206mil,3136mil) on Top Overlay And Pad C21-1(4085mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4053mil,3203mil)(4206mil,3203mil) on Top Overlay And Pad C21-1(4085mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4113mil,3195mil)(4147mil,3195mil) on Top Overlay And Pad C21-2(4175mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4113mil,3145mil)(4147mil,3145mil) on Top Overlay And Pad C21-2(4175mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4206mil,3136mil)(4206mil,3203mil) on Top Overlay And Pad C21-2(4175mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4053mil,3136mil)(4206mil,3136mil) on Top Overlay And Pad C21-2(4175mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4053mil,3203mil)(4206mil,3203mil) on Top Overlay And Pad C21-2(4175mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,1662mil)(4252mil,1729mil) on Top Overlay And Pad R15-1(4220mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1670mil)(4192mil,1670mil) on Top Overlay And Pad R15-1(4220mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1720mil)(4192mil,1720mil) on Top Overlay And Pad R15-1(4220mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1662mil)(4252mil,1662mil) on Top Overlay And Pad R15-1(4220mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,1729mil)(4252mil,1729mil) on Top Overlay And Pad R15-1(4220mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,1662mil)(4099mil,1729mil) on Top Overlay And Pad R15-2(4130mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1670mil)(4192mil,1670mil) on Top Overlay And Pad R15-2(4130mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1720mil)(4192mil,1720mil) on Top Overlay And Pad R15-2(4130mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1662mil)(4252mil,1662mil) on Top Overlay And Pad R15-2(4130mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,1729mil)(4252mil,1729mil) on Top Overlay And Pad R15-2(4130mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,1747mil)(4252mil,1814mil) on Top Overlay And Pad C25-1(4220mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1755mil)(4192mil,1755mil) on Top Overlay And Pad C25-1(4220mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1805mil)(4192mil,1805mil) on Top Overlay And Pad C25-1(4220mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1747mil)(4252mil,1747mil) on Top Overlay And Pad C25-1(4220mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,1814mil)(4252mil,1814mil) on Top Overlay And Pad C25-1(4220mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,1747mil)(4099mil,1814mil) on Top Overlay And Pad C25-2(4130mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1755mil)(4192mil,1755mil) on Top Overlay And Pad C25-2(4130mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1805mil)(4192mil,1805mil) on Top Overlay And Pad C25-2(4130mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1747mil)(4252mil,1747mil) on Top Overlay And Pad C25-2(4130mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,1814mil)(4252mil,1814mil) on Top Overlay And Pad C25-2(4130mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "C25" (4115mil,1820mil) on Top Overlay And Pad C25-2(4130mil,1780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,1857mil)(4252mil,1924mil) on Top Overlay And Pad R11-1(4220mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1865mil)(4192mil,1865mil) on Top Overlay And Pad R11-1(4220mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1915mil)(4192mil,1915mil) on Top Overlay And Pad R11-1(4220mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1857mil)(4252mil,1857mil) on Top Overlay And Pad R11-1(4220mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,1924mil)(4252mil,1924mil) on Top Overlay And Pad R11-1(4220mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.262mil < 10mil) Between Text "C25" (4115mil,1820mil) on Top Overlay And Pad R11-1(4220mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,1857mil)(4099mil,1924mil) on Top Overlay And Pad R11-2(4130mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1865mil)(4192mil,1865mil) on Top Overlay And Pad R11-2(4130mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1915mil)(4192mil,1915mil) on Top Overlay And Pad R11-2(4130mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1857mil)(4252mil,1857mil) on Top Overlay And Pad R11-2(4130mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,1924mil)(4252mil,1924mil) on Top Overlay And Pad R11-2(4130mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.262mil < 10mil) Between Text "C25" (4115mil,1820mil) on Top Overlay And Pad R11-2(4130mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,1947mil)(4252mil,2014mil) on Top Overlay And Pad C22-1(4220mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1955mil)(4192mil,1955mil) on Top Overlay And Pad C22-1(4220mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2005mil)(4192mil,2005mil) on Top Overlay And Pad C22-1(4220mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1947mil)(4252mil,1947mil) on Top Overlay And Pad C22-1(4220mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2014mil)(4252mil,2014mil) on Top Overlay And Pad C22-1(4220mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,1947mil)(4099mil,2014mil) on Top Overlay And Pad C22-2(4130mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,1955mil)(4192mil,1955mil) on Top Overlay And Pad C22-2(4130mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2005mil)(4192mil,2005mil) on Top Overlay And Pad C22-2(4130mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,1947mil)(4252mil,1947mil) on Top Overlay And Pad C22-2(4130mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2014mil)(4252mil,2014mil) on Top Overlay And Pad C22-2(4130mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,2062mil)(4252mil,2129mil) on Top Overlay And Pad R5-1(4220mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2070mil)(4192mil,2070mil) on Top Overlay And Pad R5-1(4220mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2120mil)(4192mil,2120mil) on Top Overlay And Pad R5-1(4220mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,2062mil)(4252mil,2062mil) on Top Overlay And Pad R5-1(4220mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2129mil)(4252mil,2129mil) on Top Overlay And Pad R5-1(4220mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,2062mil)(4099mil,2129mil) on Top Overlay And Pad R5-2(4130mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2070mil)(4192mil,2070mil) on Top Overlay And Pad R5-2(4130mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.262mil < 10mil) Between Text "C22" (4110mil,2025mil) on Top Overlay And Pad R5-2(4130mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2120mil)(4192mil,2120mil) on Top Overlay And Pad R5-2(4130mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,2062mil)(4252mil,2062mil) on Top Overlay And Pad R5-2(4130mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2129mil)(4252mil,2129mil) on Top Overlay And Pad R5-2(4130mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4247mil,2152mil)(4247mil,2219mil) on Top Overlay And Pad C19-1(4215mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4153mil,2210mil)(4187mil,2210mil) on Top Overlay And Pad C19-1(4215mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4153mil,2160mil)(4187mil,2160mil) on Top Overlay And Pad C19-1(4215mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4094mil,2152mil)(4247mil,2152mil) on Top Overlay And Pad C19-1(4215mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4094mil,2219mil)(4247mil,2219mil) on Top Overlay And Pad C19-1(4215mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4094mil,2152mil)(4094mil,2219mil) on Top Overlay And Pad C19-2(4125mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4153mil,2210mil)(4187mil,2210mil) on Top Overlay And Pad C19-2(4125mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4153mil,2160mil)(4187mil,2160mil) on Top Overlay And Pad C19-2(4125mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "C19" (4100mil,2225mil) on Top Overlay And Pad C19-2(4125mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4094mil,2152mil)(4247mil,2152mil) on Top Overlay And Pad C19-2(4125mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4094mil,2219mil)(4247mil,2219mil) on Top Overlay And Pad C19-2(4125mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,2262mil)(4252mil,2329mil) on Top Overlay And Pad R3-1(4220mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2270mil)(4192mil,2270mil) on Top Overlay And Pad R3-1(4220mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2320mil)(4192mil,2320mil) on Top Overlay And Pad R3-1(4220mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,2262mil)(4252mil,2262mil) on Top Overlay And Pad R3-1(4220mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2329mil)(4252mil,2329mil) on Top Overlay And Pad R3-1(4220mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,2262mil)(4099mil,2329mil) on Top Overlay And Pad R3-2(4130mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2270mil)(4192mil,2270mil) on Top Overlay And Pad R3-2(4130mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.262mil < 10mil) Between Text "C19" (4100mil,2225mil) on Top Overlay And Pad R3-2(4130mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2320mil)(4192mil,2320mil) on Top Overlay And Pad R3-2(4130mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,2262mil)(4252mil,2262mil) on Top Overlay And Pad R3-2(4130mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2329mil)(4252mil,2329mil) on Top Overlay And Pad R3-2(4130mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4252mil,2352mil)(4252mil,2419mil) on Top Overlay And Pad C15-1(4220mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2360mil)(4192mil,2360mil) on Top Overlay And Pad C15-1(4220mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2410mil)(4192mil,2410mil) on Top Overlay And Pad C15-1(4220mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,2352mil)(4252mil,2352mil) on Top Overlay And Pad C15-1(4220mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2419mil)(4252mil,2419mil) on Top Overlay And Pad C15-1(4220mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4099mil,2352mil)(4099mil,2419mil) on Top Overlay And Pad C15-2(4130mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2360mil)(4192mil,2360mil) on Top Overlay And Pad C15-2(4130mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4158mil,2410mil)(4192mil,2410mil) on Top Overlay And Pad C15-2(4130mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4099mil,2352mil)(4252mil,2352mil) on Top Overlay And Pad C15-2(4130mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4099mil,2419mil)(4252mil,2419mil) on Top Overlay And Pad C15-2(4130mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,2123mil)(4310mil,2157mil) on Top Overlay And Pad R4-1(4335mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,2123mil)(4360mil,2157mil) on Top Overlay And Pad R4-1(4335mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,2063mil)(4302mil,2216mil) on Top Overlay And Pad R4-1(4335mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,2063mil)(4369mil,2216mil) on Top Overlay And Pad R4-1(4335mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4302mil,2063mil)(4369mil,2063mil) on Top Overlay And Pad R4-1(4335mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,2123mil)(4310mil,2157mil) on Top Overlay And Pad R4-2(4335mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,2123mil)(4360mil,2157mil) on Top Overlay And Pad R4-2(4335mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,2063mil)(4302mil,2216mil) on Top Overlay And Pad R4-2(4335mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,2063mil)(4369mil,2216mil) on Top Overlay And Pad R4-2(4335mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4302mil,2216mil)(4369mil,2216mil) on Top Overlay And Pad R4-2(4335mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.753mil < 10mil) Between Text "R4" (4302mil,2216mil) on Top Overlay And Pad R4-2(4335mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,1923mil)(4310mil,1957mil) on Top Overlay And Pad R10-1(4335mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,1923mil)(4360mil,1957mil) on Top Overlay And Pad R10-1(4335mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,1863mil)(4302mil,2016mil) on Top Overlay And Pad R10-1(4335mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,1863mil)(4369mil,2016mil) on Top Overlay And Pad R10-1(4335mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4302mil,1863mil)(4369mil,1863mil) on Top Overlay And Pad R10-1(4335mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,1923mil)(4310mil,1957mil) on Top Overlay And Pad R10-2(4335mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,1923mil)(4360mil,1957mil) on Top Overlay And Pad R10-2(4335mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,1863mil)(4302mil,2016mil) on Top Overlay And Pad R10-2(4335mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,1863mil)(4369mil,2016mil) on Top Overlay And Pad R10-2(4335mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4302mil,2016mil)(4369mil,2016mil) on Top Overlay And Pad R10-2(4335mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4475mil,1723mil)(4475mil,1757mil) on Top Overlay And Pad C8-1(4450mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4425mil,1723mil)(4425mil,1757mil) on Top Overlay And Pad C8-1(4450mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4416mil,1664mil)(4416mil,1817mil) on Top Overlay And Pad C8-1(4450mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4483mil,1664mil)(4483mil,1817mil) on Top Overlay And Pad C8-1(4450mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4416mil,1817mil)(4483mil,1817mil) on Top Overlay And Pad C8-1(4450mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4475mil,1723mil)(4475mil,1757mil) on Top Overlay And Pad C8-2(4450mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4425mil,1723mil)(4425mil,1757mil) on Top Overlay And Pad C8-2(4450mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4416mil,1664mil)(4416mil,1817mil) on Top Overlay And Pad C8-2(4450mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4483mil,1664mil)(4483mil,1817mil) on Top Overlay And Pad C8-2(4450mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4416mil,1664mil)(4483mil,1664mil) on Top Overlay And Pad C8-2(4450mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,1723mil)(4310mil,1757mil) on Top Overlay And Pad R14-1(4335mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,1723mil)(4360mil,1757mil) on Top Overlay And Pad R14-1(4335mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,1663mil)(4302mil,1816mil) on Top Overlay And Pad R14-1(4335mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,1663mil)(4369mil,1816mil) on Top Overlay And Pad R14-1(4335mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4302mil,1663mil)(4369mil,1663mil) on Top Overlay And Pad R14-1(4335mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,1723mil)(4310mil,1757mil) on Top Overlay And Pad R14-2(4335mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,1723mil)(4360mil,1757mil) on Top Overlay And Pad R14-2(4335mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,1663mil)(4302mil,1816mil) on Top Overlay And Pad R14-2(4335mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,1663mil)(4369mil,1816mil) on Top Overlay And Pad R14-2(4335mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4302mil,1816mil)(4369mil,1816mil) on Top Overlay And Pad R14-2(4335mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,1723mil)(3985mil,1757mil) on Top Overlay And Pad C27-1(4010mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,1723mil)(4035mil,1757mil) on Top Overlay And Pad C27-1(4010mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,1664mil)(3976mil,1817mil) on Top Overlay And Pad C27-1(4010mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "C27" (3970mil,1720mil) on Top Overlay And Pad C27-1(4010mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,1664mil)(4043mil,1817mil) on Top Overlay And Pad C27-1(4010mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3976mil,1817mil)(4043mil,1817mil) on Top Overlay And Pad C27-1(4010mil,1785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,1723mil)(3985mil,1757mil) on Top Overlay And Pad C27-2(4010mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,1723mil)(4035mil,1757mil) on Top Overlay And Pad C27-2(4010mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,1664mil)(3976mil,1817mil) on Top Overlay And Pad C27-2(4010mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,1664mil)(4043mil,1817mil) on Top Overlay And Pad C27-2(4010mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3976mil,1664mil)(4043mil,1664mil) on Top Overlay And Pad C27-2(4010mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.266mil < 10mil) Between Text "R15" (4090mil,1650mil) on Top Overlay And Pad C27-2(4010mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,1918mil)(3985mil,1952mil) on Top Overlay And Pad C23-1(4010mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,1918mil)(4035mil,1952mil) on Top Overlay And Pad C23-1(4010mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,1859mil)(3976mil,2012mil) on Top Overlay And Pad C23-1(4010mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "C23" (3970mil,1900mil) on Top Overlay And Pad C23-1(4010mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,1859mil)(4043mil,2012mil) on Top Overlay And Pad C23-1(4010mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3976mil,2012mil)(4043mil,2012mil) on Top Overlay And Pad C23-1(4010mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,1918mil)(3985mil,1952mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,1918mil)(4035mil,1952mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,1859mil)(3976mil,2012mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "C23" (3970mil,1900mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,1859mil)(4043mil,2012mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3976mil,1859mil)(4043mil,1859mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.266mil < 10mil) Between Text "R11" (4090mil,1850mil) on Top Overlay And Pad C23-2(4010mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,2123mil)(3985mil,2157mil) on Top Overlay And Pad C20-1(4010mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,2123mil)(4035mil,2157mil) on Top Overlay And Pad C20-1(4010mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,2064mil)(3976mil,2217mil) on Top Overlay And Pad C20-1(4010mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,2064mil)(4043mil,2217mil) on Top Overlay And Pad C20-1(4010mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3976mil,2217mil)(4043mil,2217mil) on Top Overlay And Pad C20-1(4010mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,2123mil)(3985mil,2157mil) on Top Overlay And Pad C20-2(4010mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,2123mil)(4035mil,2157mil) on Top Overlay And Pad C20-2(4010mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,2064mil)(3976mil,2217mil) on Top Overlay And Pad C20-2(4010mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,2064mil)(4043mil,2217mil) on Top Overlay And Pad C20-2(4010mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3976mil,2064mil)(4043mil,2064mil) on Top Overlay And Pad C20-2(4010mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.266mil < 10mil) Between Text "R5" (4090mil,2060mil) on Top Overlay And Pad C20-2(4010mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,2323mil)(3985mil,2357mil) on Top Overlay And Pad C18-1(4010mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,2323mil)(4035mil,2357mil) on Top Overlay And Pad C18-1(4010mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,2264mil)(3976mil,2417mil) on Top Overlay And Pad C18-1(4010mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,2264mil)(4043mil,2417mil) on Top Overlay And Pad C18-1(4010mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3976mil,2417mil)(4043mil,2417mil) on Top Overlay And Pad C18-1(4010mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3985mil,2323mil)(3985mil,2357mil) on Top Overlay And Pad C18-2(4010mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4035mil,2323mil)(4035mil,2357mil) on Top Overlay And Pad C18-2(4010mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3976mil,2264mil)(3976mil,2417mil) on Top Overlay And Pad C18-2(4010mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4043mil,2264mil)(4043mil,2417mil) on Top Overlay And Pad C18-2(4010mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3976mil,2264mil)(4043mil,2264mil) on Top Overlay And Pad C18-2(4010mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.266mil < 10mil) Between Text "R3" (4090mil,2265mil) on Top Overlay And Pad C18-2(4010mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.797mil < 10mil) Between Text "C23" (3970mil,1900mil) on Top Overlay And Pad U5-3(3898.268mil,1979.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.797mil < 10mil) Between Text "C23" (3970mil,1900mil) on Top Overlay And Pad U5-2(3898.268mil,1942.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.797mil < 10mil) Between Text "C23" (3970mil,1900mil) on Top Overlay And Pad U5-1(3898.268mil,1905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.931mil < 10mil) Between Text "C20" (3965mil,2110mil) on Top Overlay And Pad U3-3(3894.134mil,2187.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.931mil < 10mil) Between Text "C20" (3965mil,2110mil) on Top Overlay And Pad U3-2(3894.134mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.931mil < 10mil) Between Text "C20" (3965mil,2110mil) on Top Overlay And Pad U3-1(3894.134mil,2112.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.931mil < 10mil) Between Text "C18" (3965mil,2320mil) on Top Overlay And Pad U2-3(3894.134mil,2387.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.931mil < 10mil) Between Text "C18" (3965mil,2320mil) on Top Overlay And Pad U2-2(3894.134mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.021mil < 10mil) Between Text "C18" (3965mil,2320mil) on Top Overlay And Pad U2-1(3894.134mil,2312.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3948mil,2475mil)(3982mil,2475mil) on Top Overlay And Pad C7-1(3920mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3948mil,2525mil)(3982mil,2525mil) on Top Overlay And Pad C7-1(3920mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3888mil,2466mil)(3888mil,2533mil) on Top Overlay And Pad C7-1(3920mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3888mil,2466mil)(4041mil,2466mil) on Top Overlay And Pad C7-1(3920mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3888mil,2533mil)(4041mil,2533mil) on Top Overlay And Pad C7-1(3920mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3948mil,2475mil)(3982mil,2475mil) on Top Overlay And Pad C7-2(4010mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3948mil,2525mil)(3982mil,2525mil) on Top Overlay And Pad C7-2(4010mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4041mil,2466mil)(4041mil,2533mil) on Top Overlay And Pad C7-2(4010mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3888mil,2466mil)(4041mil,2466mil) on Top Overlay And Pad C7-2(4010mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3888mil,2533mil)(4041mil,2533mil) on Top Overlay And Pad C7-2(4010mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4475mil,2123mil)(4475mil,2157mil) on Top Overlay And Pad C1-1(4450mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4425mil,2123mil)(4425mil,2157mil) on Top Overlay And Pad C1-1(4450mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4416mil,2064mil)(4416mil,2217mil) on Top Overlay And Pad C1-1(4450mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4483mil,2064mil)(4483mil,2217mil) on Top Overlay And Pad C1-1(4450mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4416mil,2217mil)(4483mil,2217mil) on Top Overlay And Pad C1-1(4450mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4475mil,2123mil)(4475mil,2157mil) on Top Overlay And Pad C1-2(4450mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4425mil,2123mil)(4425mil,2157mil) on Top Overlay And Pad C1-2(4450mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4416mil,2064mil)(4416mil,2217mil) on Top Overlay And Pad C1-2(4450mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4483mil,2064mil)(4483mil,2217mil) on Top Overlay And Pad C1-2(4450mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4416mil,2064mil)(4483mil,2064mil) on Top Overlay And Pad C1-2(4450mil,2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,2328mil)(4310mil,2362mil) on Top Overlay And Pad R2-1(4335mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,2328mil)(4360mil,2362mil) on Top Overlay And Pad R2-1(4335mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,2268mil)(4302mil,2421mil) on Top Overlay And Pad R2-1(4335mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,2268mil)(4369mil,2421mil) on Top Overlay And Pad R2-1(4335mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4302mil,2268mil)(4369mil,2268mil) on Top Overlay And Pad R2-1(4335mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "R2" (4375mil,2375mil) on Top Overlay And Pad R2-1(4335mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4310mil,2328mil)(4310mil,2362mil) on Top Overlay And Pad R2-2(4335mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4360mil,2328mil)(4360mil,2362mil) on Top Overlay And Pad R2-2(4335mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4302mil,2268mil)(4302mil,2421mil) on Top Overlay And Pad R2-2(4335mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4369mil,2268mil)(4369mil,2421mil) on Top Overlay And Pad R2-2(4335mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4302mil,2421mil)(4369mil,2421mil) on Top Overlay And Pad R2-2(4335mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "R2" (4375mil,2375mil) on Top Overlay And Pad R2-2(4335mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4686.339mil,2605mil)(4736.339mil,2605mil) on Top Overlay And Pad D3-2(4707.677mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4686.339mil,2675mil)(4736.339mil,2675mil) on Top Overlay And Pad D3-2(4707.677mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Track (4591.339mil,2605mil)(4591.339mil,2675mil) on Top Overlay And Pad D3-1(4625mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4591.339mil,2605mil)(4646.339mil,2605mil) on Top Overlay And Pad D3-1(4625mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4591.339mil,2675mil)(4646.339mil,2675mil) on Top Overlay And Pad D3-1(4625mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4686.339mil,2705mil)(4736.339mil,2705mil) on Top Overlay And Pad D2-2(4707.677mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4686.339mil,2775mil)(4736.339mil,2775mil) on Top Overlay And Pad D2-2(4707.677mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Track (4591.339mil,2705mil)(4591.339mil,2775mil) on Top Overlay And Pad D2-1(4625mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4591.339mil,2705mil)(4646.339mil,2705mil) on Top Overlay And Pad D2-1(4625mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4591.339mil,2775mil)(4646.339mil,2775mil) on Top Overlay And Pad D2-1(4625mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4685mil,2805mil)(4735mil,2805mil) on Top Overlay And Pad D1-2(4706.339mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4685mil,2875mil)(4735mil,2875mil) on Top Overlay And Pad D1-2(4706.339mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Track (4590mil,2805mil)(4590mil,2875mil) on Top Overlay And Pad D1-1(4623.661mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4590mil,2805mil)(4645mil,2805mil) on Top Overlay And Pad D1-1(4623.661mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4590mil,2875mil)(4645mil,2875mil) on Top Overlay And Pad D1-1(4623.661mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4686.339mil,2505mil)(4736.339mil,2505mil) on Top Overlay And Pad D4-2(4707.677mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4686.339mil,2575mil)(4736.339mil,2575mil) on Top Overlay And Pad D4-2(4707.677mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Track (4591.339mil,2505mil)(4591.339mil,2575mil) on Top Overlay And Pad D4-1(4625mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4591.339mil,2505mil)(4646.339mil,2505mil) on Top Overlay And Pad D4-1(4625mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Track (4591.339mil,2575mil)(4646.339mil,2575mil) on Top Overlay And Pad D4-1(4625mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4388mil,2606mil)(4388mil,2673mil) on Top Overlay And Pad R12-1(4420mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2615mil)(4482mil,2615mil) on Top Overlay And Pad R12-1(4420mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2665mil)(4482mil,2665mil) on Top Overlay And Pad R12-1(4420mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4388mil,2606mil)(4541mil,2606mil) on Top Overlay And Pad R12-1(4420mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4388mil,2673mil)(4541mil,2673mil) on Top Overlay And Pad R12-1(4420mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4541mil,2606mil)(4541mil,2673mil) on Top Overlay And Pad R12-2(4510mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2615mil)(4482mil,2615mil) on Top Overlay And Pad R12-2(4510mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2665mil)(4482mil,2665mil) on Top Overlay And Pad R12-2(4510mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4388mil,2606mil)(4541mil,2606mil) on Top Overlay And Pad R12-2(4510mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4388mil,2673mil)(4541mil,2673mil) on Top Overlay And Pad R12-2(4510mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4393mil,2506mil)(4393mil,2573mil) on Top Overlay And Pad R13-1(4425mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4453mil,2515mil)(4487mil,2515mil) on Top Overlay And Pad R13-1(4425mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4453mil,2565mil)(4487mil,2565mil) on Top Overlay And Pad R13-1(4425mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4393mil,2506mil)(4546mil,2506mil) on Top Overlay And Pad R13-1(4425mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4393mil,2573mil)(4546mil,2573mil) on Top Overlay And Pad R13-1(4425mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4546mil,2506mil)(4546mil,2573mil) on Top Overlay And Pad R13-2(4515mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4453mil,2515mil)(4487mil,2515mil) on Top Overlay And Pad R13-2(4515mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4453mil,2565mil)(4487mil,2565mil) on Top Overlay And Pad R13-2(4515mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4393mil,2506mil)(4546mil,2506mil) on Top Overlay And Pad R13-2(4515mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4393mil,2573mil)(4546mil,2573mil) on Top Overlay And Pad R13-2(4515mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4388mil,2706mil)(4388mil,2773mil) on Top Overlay And Pad R9-1(4420mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2715mil)(4482mil,2715mil) on Top Overlay And Pad R9-1(4420mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2765mil)(4482mil,2765mil) on Top Overlay And Pad R9-1(4420mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4388mil,2706mil)(4541mil,2706mil) on Top Overlay And Pad R9-1(4420mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4388mil,2773mil)(4541mil,2773mil) on Top Overlay And Pad R9-1(4420mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4541mil,2706mil)(4541mil,2773mil) on Top Overlay And Pad R9-2(4510mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2715mil)(4482mil,2715mil) on Top Overlay And Pad R9-2(4510mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4448mil,2765mil)(4482mil,2765mil) on Top Overlay And Pad R9-2(4510mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4388mil,2706mil)(4541mil,2706mil) on Top Overlay And Pad R9-2(4510mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4388mil,2773mil)(4541mil,2773mil) on Top Overlay And Pad R9-2(4510mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4383mil,2806mil)(4383mil,2873mil) on Top Overlay And Pad R6-1(4415mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4443mil,2865mil)(4477mil,2865mil) on Top Overlay And Pad R6-1(4415mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4443mil,2815mil)(4477mil,2815mil) on Top Overlay And Pad R6-1(4415mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4383mil,2806mil)(4536mil,2806mil) on Top Overlay And Pad R6-1(4415mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4383mil,2873mil)(4536mil,2873mil) on Top Overlay And Pad R6-1(4415mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4443mil,2865mil)(4477mil,2865mil) on Top Overlay And Pad R6-2(4505mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4443mil,2815mil)(4477mil,2815mil) on Top Overlay And Pad R6-2(4505mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4536mil,2806mil)(4536mil,2873mil) on Top Overlay And Pad R6-2(4505mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4383mil,2806mil)(4536mil,2806mil) on Top Overlay And Pad R6-2(4505mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (4383mil,2873mil)(4536mil,2873mil) on Top Overlay And Pad R6-2(4505mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3158mil,2860mil)(3192mil,2860mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3158mil,2910mil)(3192mil,2910mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3252mil,2852mil)(3252mil,2919mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C14" (3074mil,2809mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3099mil,2852mil)(3252mil,2852mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3099mil,2919mil)(3252mil,2919mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C13" (3175mil,2808mil) on Top Overlay And Pad C24-1(3220mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3158mil,2860mil)(3192mil,2860mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3158mil,2910mil)(3192mil,2910mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3099mil,2852mil)(3099mil,2919mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (2960mil,2804mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C14" (3074mil,2809mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3099mil,2852mil)(3252mil,2852mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3099mil,2919mil)(3252mil,2919mil) on Top Overlay And Pad C24-2(3130mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2700mil,2128mil)(2700mil,2162mil) on Top Overlay And Pad R7-1(2725mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2692mil,2068mil)(2692mil,2221mil) on Top Overlay And Pad R7-1(2725mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2750mil,2128mil)(2750mil,2162mil) on Top Overlay And Pad R7-1(2725mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2759mil,2068mil)(2759mil,2221mil) on Top Overlay And Pad R7-1(2725mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2692mil,2068mil)(2759mil,2068mil) on Top Overlay And Pad R7-1(2725mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2700mil,2128mil)(2700mil,2162mil) on Top Overlay And Pad R7-2(2725mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2692mil,2068mil)(2692mil,2221mil) on Top Overlay And Pad R7-2(2725mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2750mil,2128mil)(2750mil,2162mil) on Top Overlay And Pad R7-2(2725mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2759mil,2068mil)(2759mil,2221mil) on Top Overlay And Pad R7-2(2725mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2692mil,2221mil)(2759mil,2221mil) on Top Overlay And Pad R7-2(2725mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2600mil,2128mil)(2600mil,2162mil) on Top Overlay And Pad R8-1(2625mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2592mil,2068mil)(2592mil,2221mil) on Top Overlay And Pad R8-1(2625mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2650mil,2128mil)(2650mil,2162mil) on Top Overlay And Pad R8-1(2625mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2659mil,2068mil)(2659mil,2221mil) on Top Overlay And Pad R8-1(2625mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2592mil,2068mil)(2659mil,2068mil) on Top Overlay And Pad R8-1(2625mil,2100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2600mil,2128mil)(2600mil,2162mil) on Top Overlay And Pad R8-2(2625mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2592mil,2068mil)(2592mil,2221mil) on Top Overlay And Pad R8-2(2625mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2650mil,2128mil)(2650mil,2162mil) on Top Overlay And Pad R8-2(2625mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2659mil,2068mil)(2659mil,2221mil) on Top Overlay And Pad R8-2(2625mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2592mil,2221mil)(2659mil,2221mil) on Top Overlay And Pad R8-2(2625mil,2190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2808mil,2440mil)(2842mil,2440mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2808mil,2490mil)(2842mil,2490mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2902mil,2432mil)(2902mil,2499mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2749mil,2432mil)(2902mil,2432mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2749mil,2499mil)(2902mil,2499mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R1" (2895mil,2505mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C10" (2868mil,2425mil) on Top Overlay And Pad C17-1(2870mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2808mil,2440mil)(2842mil,2440mil) on Top Overlay And Pad C17-2(2780mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2808mil,2490mil)(2842mil,2490mil) on Top Overlay And Pad C17-2(2780mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2749mil,2432mil)(2749mil,2499mil) on Top Overlay And Pad C17-2(2780mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (2749mil,2432mil)(2902mil,2432mil) on Top Overlay And Pad C17-2(2780mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2749mil,2499mil)(2902mil,2499mil) on Top Overlay And Pad C17-2(2780mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Y1" (2717mil,2419mil) on Top Overlay And Pad C17-2(2780mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3075mil,2683mil)(3075mil,2717mil) on Top Overlay And Pad C14-1(3100mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3125mil,2683mil)(3125mil,2717mil) on Top Overlay And Pad C14-1(3100mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3067mil,2623mil)(3067mil,2776mil) on Top Overlay And Pad C14-1(3100mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3134mil,2623mil)(3134mil,2776mil) on Top Overlay And Pad C14-1(3100mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3067mil,2623mil)(3134mil,2623mil) on Top Overlay And Pad C14-1(3100mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3075mil,2683mil)(3075mil,2717mil) on Top Overlay And Pad C14-2(3100mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3125mil,2683mil)(3125mil,2717mil) on Top Overlay And Pad C14-2(3100mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3067mil,2623mil)(3067mil,2776mil) on Top Overlay And Pad C14-2(3100mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3134mil,2623mil)(3134mil,2776mil) on Top Overlay And Pad C14-2(3100mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3067mil,2776mil)(3134mil,2776mil) on Top Overlay And Pad C14-2(3100mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3175mil,2683mil)(3175mil,2717mil) on Top Overlay And Pad C13-1(3200mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3225mil,2683mil)(3225mil,2717mil) on Top Overlay And Pad C13-1(3200mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3167mil,2623mil)(3167mil,2776mil) on Top Overlay And Pad C13-1(3200mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3234mil,2623mil)(3234mil,2776mil) on Top Overlay And Pad C13-1(3200mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3167mil,2623mil)(3234mil,2623mil) on Top Overlay And Pad C13-1(3200mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3175mil,2683mil)(3175mil,2717mil) on Top Overlay And Pad C13-2(3200mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3225mil,2683mil)(3225mil,2717mil) on Top Overlay And Pad C13-2(3200mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3167mil,2623mil)(3167mil,2776mil) on Top Overlay And Pad C13-2(3200mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3234mil,2623mil)(3234mil,2776mil) on Top Overlay And Pad C13-2(3200mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3167mil,2776mil)(3234mil,2776mil) on Top Overlay And Pad C13-2(3200mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C13" (3175mil,2808mil) on Top Overlay And Pad C12-2(3305mil,2766.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2947mil,2082mil)(2947mil,2149mil) on Top Overlay And Pad C11-1(2915mil,2115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2853mil,2090mil)(2887mil,2090mil) on Top Overlay And Pad C11-1(2915mil,2115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
Rule Violations :476

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D5" (1739mil,2455.614mil) on Top Overlay And Arc (1757.401mil,2543.346mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01