{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:49:06 2015 " "Info: Processing started: Thu Nov 05 16:49:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barrel2_tb -c barrel2_tb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off barrel2_tb -c barrel2_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endtask\";  expecting \"end\" barrel2_tb.v(40) " "Error (10170): Verilog HDL syntax error at barrel2_tb.v(40) near text \"endtask\";  expecting \"end\"" {  } { { "barrel2_tb.v" "" { Text "K:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Tutorial 5/barrel2_tb.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endtask\";  expecting \"end\" barrel2_tb.v(47) " "Error (10170): Verilog HDL syntax error at barrel2_tb.v(47) near text \"endtask\";  expecting \"end\"" {  } { { "barrel2_tb.v" "" { Text "K:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Tutorial 5/barrel2_tb.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endtask\";  expecting \"end\" barrel2_tb.v(60) " "Error (10170): Verilog HDL syntax error at barrel2_tb.v(60) near text \"endtask\";  expecting \"end\"" {  } { { "barrel2_tb.v" "" { Text "K:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Tutorial 5/barrel2_tb.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel2_tb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file barrel2_tb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Error: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 16:49:07 2015 " "Error: Processing ended: Thu Nov 05 16:49:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
