Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv Line: 49
