package com.tsnlab.ipcore.npu.stage

import chisel3._

class IF extends Module {
    val mem = IO(new Bundle {
    })
  
}
