

================================================================
== Vivado HLS Report for 'sha256_prepare_1'
================================================================
* Date:           Sat Jul 27 14:17:02 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      476|      476| 4.760 us | 4.760 us |  476|  476|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      160|      160|         2|          -|          -|    80|    no    |
        |- Loop 2  |       47|       47|         1|          -|          -|    47|    no    |
        |- Loop 3  |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 4  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 5  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 5 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%data1_V = alloca [128 x i8], align 1" [sha256d/sha256d.cpp:90]   --->   Operation 10 'alloca' 'data1_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %.preheader102" [sha256d/sha256d.cpp:91]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %0 ], [ 0, %.preheader102.preheader ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.86ns)   --->   "%icmp_ln91 = icmp eq i7 %i_0, -48" [sha256d/sha256d.cpp:91]   --->   Operation 13 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.89ns)   --->   "%i = add i7 %i_0, 1" [sha256d/sha256d.cpp:91]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %1, label %0" [sha256d/sha256d.cpp:91]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i7 %i_0 to i64" [sha256d/sha256d.cpp:92]   --->   Operation 17 'zext' 'zext_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [80 x i8]* %input_V, i64 0, i64 %zext_ln92" [sha256d/sha256d.cpp:92]   --->   Operation 18 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.78ns)   --->   "%input_V_load = load i8* %input_V_addr, align 1" [sha256d/sha256d.cpp:92]   --->   Operation 19 'load' 'input_V_load' <Predicate = (!icmp_ln91)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data1_V_addr = getelementptr [128 x i8]* %data1_V, i64 0, i64 80" [sha256d/sha256d.cpp:94]   --->   Operation 20 'getelementptr' 'data1_V_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "store i8 -128, i8* %data1_V_addr, align 16" [sha256d/sha256d.cpp:94]   --->   Operation 21 'store' <Predicate = (icmp_ln91)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "br label %2" [sha256d/sha256d.cpp:97]   --->   Operation 22 'br' <Predicate = (icmp_ln91)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 23 [1/2] (0.78ns)   --->   "%input_V_load = load i8* %input_V_addr, align 1" [sha256d/sha256d.cpp:92]   --->   Operation 23 'load' 'input_V_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data1_V_addr_5 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln92" [sha256d/sha256d.cpp:92]   --->   Operation 24 'getelementptr' 'data1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.35ns)   --->   "store i8 %input_V_load, i8* %data1_V_addr_5, align 1" [sha256d/sha256d.cpp:92]   --->   Operation 25 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.preheader102" [sha256d/sha256d.cpp:91]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ 81, %1 ], [ %i_5, %3 ]"   --->   Operation 27 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln97 = icmp eq i8 %i1_0, -128" [sha256d/sha256d.cpp:97]   --->   Operation 28 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 47, i64 47, i64 47)"   --->   Operation 29 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %.preheader101.preheader, label %3" [sha256d/sha256d.cpp:97]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %i1_0 to i64" [sha256d/sha256d.cpp:98]   --->   Operation 31 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%data1_V_addr_6 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln98" [sha256d/sha256d.cpp:98]   --->   Operation 32 'getelementptr' 'data1_V_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.35ns)   --->   "store i8 0, i8* %data1_V_addr_6, align 1" [sha256d/sha256d.cpp:98]   --->   Operation 33 'store' <Predicate = (!icmp_ln97)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 34 [1/1] (0.90ns)   --->   "%i_5 = add i8 %i1_0, 1" [sha256d/sha256d.cpp:97]   --->   Operation 34 'add' 'i_5' <Predicate = (!icmp_ln97)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %2" [sha256d/sha256d.cpp:97]   --->   Operation 35 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.75ns)   --->   "br label %.preheader101" [sha256d/sha256d.cpp:103]   --->   Operation 36 'br' <Predicate = (icmp_ln97)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 2.39>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_6, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader101.preheader ]"   --->   Operation 37 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln103 = icmp eq i4 %i2_0, -8" [sha256d/sha256d.cpp:103]   --->   Operation 38 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.86ns)   --->   "%i_6 = add i4 %i2_0, 1" [sha256d/sha256d.cpp:103]   --->   Operation 40 'add' 'i_6' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %.preheader100.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:103]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.40ns)   --->   "%xor_ln104 = xor i4 %i2_0, -1" [sha256d/sha256d.cpp:104]   --->   Operation 42 'xor' 'xor_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i4 %xor_ln104 to i7" [sha256d/sha256d.cpp:104]   --->   Operation 43 'sext' 'sext_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %sext_ln104 to i64" [sha256d/sha256d.cpp:104]   --->   Operation 44 'zext' 'zext_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i4 %i2_0 to i3" [sha256d/sha256d.cpp:104]   --->   Operation 45 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%op2_assign = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln104, i3 0)" [sha256d/sha256d.cpp:104]   --->   Operation 46 'bitconcatenate' 'op2_assign' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i6 %op2_assign to i10" [sha256d/sha256d.cpp:104]   --->   Operation 47 'zext' 'zext_ln1503' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.04ns)   --->   "%lshr_ln1503 = lshr i10 -384, %zext_ln1503" [sha256d/sha256d.cpp:104]   --->   Operation 48 'lshr' 'lshr_ln1503' <Predicate = (!icmp_ln103)> <Delay = 1.04> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i10 %lshr_ln1503 to i8" [sha256d/sha256d.cpp:104]   --->   Operation 49 'trunc' 'trunc_ln1503' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%data1_V_addr_8 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln104" [sha256d/sha256d.cpp:104]   --->   Operation 50 'getelementptr' 'data1_V_addr_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.35ns)   --->   "store i8 %trunc_ln1503, i8* %data1_V_addr_8, align 1" [sha256d/sha256d.cpp:104]   --->   Operation 51 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader101" [sha256d/sha256d.cpp:103]   --->   Operation 52 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.75ns)   --->   "br label %.preheader100" [sha256d/sha256d.cpp:108]   --->   Operation 53 'br' <Predicate = (icmp_ln103)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_7, %4 ], [ 0, %.preheader100.preheader ]"   --->   Operation 54 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln108 = icmp eq i7 %i3_0, -64" [sha256d/sha256d.cpp:108]   --->   Operation 55 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 56 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.89ns)   --->   "%i_7 = add i7 %i3_0, 1" [sha256d/sha256d.cpp:108]   --->   Operation 57 'add' 'i_7' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.preheader.preheader, label %4" [sha256d/sha256d.cpp:108]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %i3_0 to i64" [sha256d/sha256d.cpp:109]   --->   Operation 59 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%data1_V_addr_7 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln109" [sha256d/sha256d.cpp:109]   --->   Operation 60 'getelementptr' 'data1_V_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (1.35ns)   --->   "%data1_V_load = load i8* %data1_V_addr_7, align 1" [sha256d/sha256d.cpp:109]   --->   Operation 61 'load' 'data1_V_load' <Predicate = (!icmp_ln108)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 62 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:111]   --->   Operation 62 'br' <Predicate = (icmp_ln108)> <Delay = 0.75>

State 7 <SV = 5> <Delay = 2.70>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln109" [sha256d/sha256d.cpp:109]   --->   Operation 63 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (1.35ns)   --->   "%data1_V_load = load i8* %data1_V_addr_7, align 1" [sha256d/sha256d.cpp:109]   --->   Operation 64 'load' 'data1_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 65 [1/1] (1.35ns)   --->   "store i8 %data1_V_load, i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:109]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader100" [sha256d/sha256d.cpp:108]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%i4_0 = phi i7 [ %i_8, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 67 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.86ns)   --->   "%icmp_ln111 = icmp eq i7 %i4_0, -64" [sha256d/sha256d.cpp:111]   --->   Operation 68 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 69 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.89ns)   --->   "%i_8 = add i7 %i4_0, 1" [sha256d/sha256d.cpp:111]   --->   Operation 70 'add' 'i_8' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %6, label %5" [sha256d/sha256d.cpp:111]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.40ns)   --->   "%xor_ln112 = xor i7 %i4_0, -64" [sha256d/sha256d.cpp:112]   --->   Operation 72 'xor' 'xor_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %xor_ln112 to i64" [sha256d/sha256d.cpp:112]   --->   Operation 73 'zext' 'zext_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%data1_V_addr_9 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln112" [sha256d/sha256d.cpp:112]   --->   Operation 74 'getelementptr' 'data1_V_addr_9' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (1.35ns)   --->   "%data1_V_load_1 = load i8* %data1_V_addr_9, align 1" [sha256d/sha256d.cpp:112]   --->   Operation 75 'load' 'data1_V_load_1' <Predicate = (!icmp_ln111)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:114]   --->   Operation 76 'ret' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.70>
ST_9 : Operation 77 [1/1] (0.40ns)   --->   "%xor_ln321 = xor i7 %i4_0, -64" [sha256d/sha256d.cpp:112]   --->   Operation 77 'xor' 'xor_ln321' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i7 %xor_ln321 to i64" [sha256d/sha256d.cpp:112]   --->   Operation 78 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln321" [sha256d/sha256d.cpp:112]   --->   Operation 79 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/2] (1.35ns)   --->   "%data1_V_load_1 = load i8* %data1_V_addr_9, align 1" [sha256d/sha256d.cpp:112]   --->   Operation 80 'load' 'data1_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_9 : Operation 81 [1/1] (1.35ns)   --->   "store i8 %data1_V_load_1, i8* %data_V_addr_1, align 1" [sha256d/sha256d.cpp:112]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:111]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data1_V        (alloca           ) [ 0011111111]
br_ln91        (br               ) [ 0111000000]
i_0            (phi              ) [ 0010000000]
icmp_ln91      (icmp             ) [ 0011000000]
empty          (speclooptripcount) [ 0000000000]
i              (add              ) [ 0111000000]
br_ln91        (br               ) [ 0000000000]
zext_ln92      (zext             ) [ 0001000000]
input_V_addr   (getelementptr    ) [ 0001000000]
data1_V_addr   (getelementptr    ) [ 0000000000]
store_ln94     (store            ) [ 0000000000]
br_ln97        (br               ) [ 0011100000]
input_V_load   (load             ) [ 0000000000]
data1_V_addr_5 (getelementptr    ) [ 0000000000]
store_ln92     (store            ) [ 0000000000]
br_ln91        (br               ) [ 0111000000]
i1_0           (phi              ) [ 0000100000]
icmp_ln97      (icmp             ) [ 0000100000]
empty_15       (speclooptripcount) [ 0000000000]
br_ln97        (br               ) [ 0000000000]
zext_ln98      (zext             ) [ 0000000000]
data1_V_addr_6 (getelementptr    ) [ 0000000000]
store_ln98     (store            ) [ 0000000000]
i_5            (add              ) [ 0010100000]
br_ln97        (br               ) [ 0010100000]
br_ln103       (br               ) [ 0000110000]
i2_0           (phi              ) [ 0000010000]
icmp_ln103     (icmp             ) [ 0000010000]
empty_16       (speclooptripcount) [ 0000000000]
i_6            (add              ) [ 0000110000]
br_ln103       (br               ) [ 0000000000]
xor_ln104      (xor              ) [ 0000000000]
sext_ln104     (sext             ) [ 0000000000]
zext_ln104     (zext             ) [ 0000000000]
trunc_ln104    (trunc            ) [ 0000000000]
op2_assign     (bitconcatenate   ) [ 0000000000]
zext_ln1503    (zext             ) [ 0000000000]
lshr_ln1503    (lshr             ) [ 0000000000]
trunc_ln1503   (trunc            ) [ 0000000000]
data1_V_addr_8 (getelementptr    ) [ 0000000000]
store_ln104    (store            ) [ 0000000000]
br_ln103       (br               ) [ 0000110000]
br_ln108       (br               ) [ 0000011100]
i3_0           (phi              ) [ 0000001000]
icmp_ln108     (icmp             ) [ 0000001100]
empty_17       (speclooptripcount) [ 0000000000]
i_7            (add              ) [ 0000011100]
br_ln108       (br               ) [ 0000000000]
zext_ln109     (zext             ) [ 0000000100]
data1_V_addr_7 (getelementptr    ) [ 0000000100]
br_ln111       (br               ) [ 0000001111]
data_V_addr    (getelementptr    ) [ 0000000000]
data1_V_load   (load             ) [ 0000000000]
store_ln109    (store            ) [ 0000000000]
br_ln108       (br               ) [ 0000011100]
i4_0           (phi              ) [ 0000000011]
icmp_ln111     (icmp             ) [ 0000000011]
empty_18       (speclooptripcount) [ 0000000000]
i_8            (add              ) [ 0000001011]
br_ln111       (br               ) [ 0000000000]
xor_ln112      (xor              ) [ 0000000000]
zext_ln112     (zext             ) [ 0000000000]
data1_V_addr_9 (getelementptr    ) [ 0000000001]
ret_ln114      (ret              ) [ 0000000000]
xor_ln321      (xor              ) [ 0000000000]
zext_ln321     (zext             ) [ 0000000000]
data_V_addr_1  (getelementptr    ) [ 0000000000]
data1_V_load_1 (load             ) [ 0000000000]
store_ln112    (store            ) [ 0000000000]
br_ln111       (br               ) [ 0000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="data1_V_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data1_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="data1_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="8" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln94/2 store_ln92/3 store_ln98/4 store_ln104/5 data1_V_load/6 data1_V_load_1/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data1_V_addr_5_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="1"/>
<pin id="83" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_5/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="data1_V_addr_6_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_6/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="data1_V_addr_8_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_8/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data1_V_addr_7_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_7/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="1"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/7 store_ln112/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="data1_V_addr_9_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_9/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i1_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i1_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i2_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i2_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i3_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i3_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i4_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="1"/>
<pin id="184" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i4_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/8 xor_ln321/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln91_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln92_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln97_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln98_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln103_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln104_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln104/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln104_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln104_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln104_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="op2_assign_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1503_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="lshr_ln1503_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1503/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln1503_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln108_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln109_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln111_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln112_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln321_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/9 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="336" class="1005" name="zext_ln92_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln92 "/>
</bind>
</comp>

<comp id="341" class="1005" name="input_V_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_5_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_6_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_7_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln109_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109 "/>
</bind>
</comp>

<comp id="375" class="1005" name="data1_V_addr_7_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="1"/>
<pin id="377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data1_V_addr_7 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_8_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="388" class="1005" name="data1_V_addr_9_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data1_V_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="59" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="95" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="102" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="72" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="198"><net_src comp="186" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="182" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="142" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="142" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="142" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="222"><net_src comp="153" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="153" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="233"><net_src comp="153" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="164" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="164" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="164" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="265"><net_src comp="164" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="293"><net_src comp="175" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="175" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="175" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="310"><net_src comp="186" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="186" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="194" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="326"><net_src comp="194" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="334"><net_src comp="207" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="339"><net_src comp="213" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="344"><net_src comp="52" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="352"><net_src comp="229" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="360"><net_src comp="241" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="368"><net_src comp="295" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="373"><net_src comp="301" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="378"><net_src comp="102" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="386"><net_src comp="312" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="391"><net_src comp="123" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {7 9 }
 - Input state : 
	Port: sha256_prepare_1 : input_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln91 : 1
		i : 1
		br_ln91 : 2
		zext_ln92 : 1
		input_V_addr : 2
		input_V_load : 3
		store_ln94 : 1
	State 3
		store_ln92 : 1
	State 4
		icmp_ln97 : 1
		br_ln97 : 2
		zext_ln98 : 1
		data1_V_addr_6 : 2
		store_ln98 : 3
		i_5 : 1
	State 5
		icmp_ln103 : 1
		i_6 : 1
		br_ln103 : 2
		xor_ln104 : 1
		sext_ln104 : 1
		zext_ln104 : 2
		trunc_ln104 : 1
		op2_assign : 2
		zext_ln1503 : 3
		lshr_ln1503 : 4
		trunc_ln1503 : 5
		data1_V_addr_8 : 3
		store_ln104 : 6
	State 6
		icmp_ln108 : 1
		i_7 : 1
		br_ln108 : 2
		zext_ln109 : 1
		data1_V_addr_7 : 2
		data1_V_load : 3
	State 7
		store_ln109 : 1
	State 8
		icmp_ln111 : 1
		i_8 : 1
		br_ln111 : 2
		xor_ln112 : 1
		zext_ln112 : 1
		data1_V_addr_9 : 2
		data1_V_load_1 : 3
	State 9
		data_V_addr_1 : 1
		store_ln112 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_207      |    0    |    15   |
|          |      i_5_fu_229     |    0    |    15   |
|    add   |      i_6_fu_241     |    0    |    12   |
|          |      i_7_fu_295     |    0    |    15   |
|          |      i_8_fu_312     |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   icmp_ln91_fu_201  |    0    |    11   |
|          |   icmp_ln97_fu_218  |    0    |    11   |
|   icmp   |  icmp_ln103_fu_235  |    0    |    9    |
|          |  icmp_ln108_fu_289  |    0    |    11   |
|          |  icmp_ln111_fu_306  |    0    |    11   |
|----------|---------------------|---------|---------|
|   lshr   |  lshr_ln1503_fu_278 |    0    |    22   |
|----------|---------------------|---------|---------|
|    xor   |      grp_fu_194     |    0    |    7    |
|          |   xor_ln104_fu_247  |    0    |    4    |
|----------|---------------------|---------|---------|
|          |   zext_ln92_fu_213  |    0    |    0    |
|          |   zext_ln98_fu_224  |    0    |    0    |
|          |  zext_ln104_fu_257  |    0    |    0    |
|   zext   |  zext_ln1503_fu_274 |    0    |    0    |
|          |  zext_ln109_fu_301  |    0    |    0    |
|          |  zext_ln112_fu_318  |    0    |    0    |
|          |  zext_ln321_fu_323  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln104_fu_253  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln104_fu_262 |    0    |    0    |
|          | trunc_ln1503_fu_284 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  op2_assign_fu_266  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   158   |
|----------|---------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|data1_V|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|data1_V_addr_7_reg_375|    7   |
|data1_V_addr_9_reg_388|    7   |
|     i1_0_reg_149     |    8   |
|     i2_0_reg_160     |    4   |
|     i3_0_reg_171     |    7   |
|     i4_0_reg_182     |    7   |
|      i_0_reg_138     |    7   |
|      i_5_reg_349     |    8   |
|      i_6_reg_357     |    4   |
|      i_7_reg_365     |    7   |
|      i_8_reg_383     |    7   |
|       i_reg_331      |    7   |
| input_V_addr_reg_341 |    7   |
|  zext_ln109_reg_370  |   64   |
|   zext_ln92_reg_336  |   64   |
+----------------------+--------+
|         Total        |   215  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_59 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_72 |  p0  |   8  |   7  |   56   ||    41   |
|  grp_access_fu_72 |  p1  |   4  |   8  |   32   ||    15   |
| grp_access_fu_116 |  p0  |   2  |   7  |   14   ||    9    |
|    i4_0_reg_182   |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_194    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  6.8615 ||    92   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   158  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   92   |    -   |
|  Register |    -   |    -   |   215  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   215  |   250  |    0   |
+-----------+--------+--------+--------+--------+--------+
