
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.83

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency cam_memory[13][2]$_DFFE_PN0P_/CLK ^
  -0.48 target latency match_addr[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[14][5]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.14    0.54    1.18    1.38 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.54    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.87    0.72    0.51    1.89 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.72    0.00    1.89 ^ cam_memory[14][5]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.89   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.08    0.18    0.48 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.08    0.00    0.48 ^ cam_memory[14][5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.34    0.82   library removal time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: write_data[7] (input port clocked by core_clock)
Endpoint: cam_memory[6][7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v write_data[7] (in)
                                         write_data[7] (net)
                  0.00    0.00    0.20 v input21/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.22    0.14    0.17    0.37 v input21/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net22 (net)
                  0.14    0.00    0.37 v _791_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    0.59 v _791_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _104_ (net)
                  0.07    0.00    0.59 v cam_memory[6][7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.08    0.18    0.48 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.08    0.00    0.48 ^ cam_memory[6][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.05    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: match_addr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.14    0.54    1.18    1.38 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.54    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.87    0.72    0.51    1.89 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.72    0.00    1.89 ^ match_addr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.26    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.09    0.07    0.18   10.48 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.48 ^ match_addr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.14   10.34   library recovery time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  8.45   slack (MET)


Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.48 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.12    0.46    0.93 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[12][4] (net)
                  0.12    0.00    0.93 ^ _498_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.25    1.19 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _185_ (net)
                  0.07    0.00    1.19 v _499_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.13    0.27    1.46 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _186_ (net)
                  0.13    0.00    1.46 v _500_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.17    0.32    1.77 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _187_ (net)
                  0.17    0.00    1.77 v _512_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.03    0.36    0.26    2.04 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _199_ (net)
                  0.36    0.00    2.04 ^ _561_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.02    0.20    0.13    2.17 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _248_ (net)
                  0.20    0.00    2.17 v _653_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.38    0.27    2.44 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _340_ (net)
                  0.38    0.00    2.44 ^ _866_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.17    0.07    2.51 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _130_ (net)
                  0.17    0.00    2.51 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.26    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.08    0.18   10.48 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00   10.48 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.14   10.34   library setup time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: match_addr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.14    0.54    1.18    1.38 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.54    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.87    0.72    0.51    1.89 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.72    0.00    1.89 ^ match_addr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.26    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.09    0.07    0.18   10.48 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.48 ^ match_addr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.14   10.34   library recovery time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  8.45   slack (MET)


Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.48 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.12    0.46    0.93 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[12][4] (net)
                  0.12    0.00    0.93 ^ _498_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.25    1.19 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _185_ (net)
                  0.07    0.00    1.19 v _499_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.13    0.27    1.46 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _186_ (net)
                  0.13    0.00    1.46 v _500_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.17    0.32    1.77 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _187_ (net)
                  0.17    0.00    1.77 v _512_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.03    0.36    0.26    2.04 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _199_ (net)
                  0.36    0.00    2.04 ^ _561_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.02    0.20    0.13    2.17 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _248_ (net)
                  0.20    0.00    2.17 v _653_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.38    0.27    2.44 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _340_ (net)
                  0.38    0.00    2.44 ^ _866_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.17    0.07    2.51 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _130_ (net)
                  0.17    0.00    2.51 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.26    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.08    0.18   10.48 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00   10.48 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.14   10.34   library setup time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.084932804107666

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7446

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.26554518938064575

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9023

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.93 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.19 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.27    1.46 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.32    1.77 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.26    2.04 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.13    2.17 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.27    2.44 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.07    2.51 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    2.51 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.51   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.48 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.48   clock reconvergence pessimism
  -0.14   10.34   library setup time
          10.34   data required time
---------------------------------------------------------
          10.34   data required time
          -2.51   data arrival time
---------------------------------------------------------
           7.83   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_bits[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ valid_bits[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.86 v valid_bits[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    1.03 v _896_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    1.03 v valid_bits[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.03   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ valid_bits[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.48   clock reconvergence pessimism
   0.05    0.53   library hold time
           0.53   data required time
---------------------------------------------------------
           0.53   data required time
          -1.03   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4754

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4800

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.5118

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.8257

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
311.557449

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.46e-02   2.88e-03   9.08e-08   2.75e-02  36.8%
Combinational          1.42e-02   4.97e-03   1.28e-07   1.92e-02  25.7%
Clock                  2.02e-02   7.77e-03   4.40e-07   2.80e-02  37.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.91e-02   1.56e-02   6.59e-07   7.47e-02 100.0%
                          79.1%      20.9%       0.0%
