

================================================================
== Vitis HLS Report for 'add_patch9'
================================================================
* Date:           Thu Aug  1 23:30:48 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.125 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       14|      490|  42.000 ns|  1.470 us|   14|  490|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- add_patch_perSuperpointSP0_add_patch_perPointSP0  |       82|       82|         4|          1|          1|     80|       yes|
        |- add_patch_checkDiff                               |       11|       35|         6|          6|          1|  1 ~ 5|       yes|
        |- add_patch_perSuperpointSP1_add_patch_perPointSP1  |       82|       82|         4|          1|          1|     80|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 3
  Pipeline-0 : II = 6, D = 6, States = { 2 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 9 10 11 12 }
  Pipeline-2 : II = 1, D = 4, States = { 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 15 2 
8 --> 14 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 
15 --> 14 
16 --> 20 17 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_patches_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read" [patchMaker.cpp:373]   --->   Operation 22 'read' 'n_patches_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln373 = trunc i8 %n_patches_read_4" [patchMaker.cpp:373]   --->   Operation 23 'trunc' 'trunc_ln373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln376 = trunc i8 %n_patches_read_4" [patchMaker.cpp:376]   --->   Operation 24 'trunc' 'trunc_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln376 = icmp_eq  i8 %n_patches_read_4, i8 0" [patchMaker.cpp:376]   --->   Operation 25 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void, void %.preheader.preheader.preheader" [patchMaker.cpp:376]   --->   Operation 26 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%sub = add i5 %trunc_ln376, i5 31" [patchMaker.cpp:376]   --->   Operation 27 'add' 'sub' <Predicate = (!icmp_ln376)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i5 %sub" [patchMaker.cpp:410]   --->   Operation 28 'zext' 'zext_ln410' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0" [patchMaker.cpp:410]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i7 %tmp" [patchMaker.cpp:410]   --->   Operation 30 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln410 = add i8 %zext_ln410_1, i8 %zext_ln410" [patchMaker.cpp:410]   --->   Operation 31 'add' 'add_ln410' <Predicate = (!icmp_ln376)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln408 = br void" [patchMaker.cpp:408]   --->   Operation 32 'br' 'br_ln408' <Predicate = (!icmp_ln376)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln380 = br void %.preheader.preheader" [patchMaker.cpp:380]   --->   Operation 33 'br' 'br_ln380' <Predicate = (icmp_ln376)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %add_ln408, void" [patchMaker.cpp:408]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.49ns)   --->   "%icmp_ln408 = icmp_ult  i3 %i, i3 5" [patchMaker.cpp:408]   --->   Operation 36 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3"   --->   Operation 37 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.57ns)   --->   "%add_ln408 = add i3 %i, i3 1" [patchMaker.cpp:408]   --->   Operation 38 'add' 'add_ln408' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %.loopexit.loopexit, void %.split9" [patchMaker.cpp:408]   --->   Operation 39 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i3 %i"   --->   Operation 40 'zext' 'zext_ln874' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0"   --->   Operation 41 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln874 = or i8 %tmp_8, i8 1"   --->   Operation 42 'or' 'or_ln874' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln874"   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_9"   --->   Operation 44 'getelementptr' 'wp_superpoints_addr' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln410_1 = add i8 %add_ln410, i8 %zext_ln874" [patchMaker.cpp:410]   --->   Operation 45 'add' 'add_ln410_1' <Predicate = (icmp_ln408)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 46 'load' 'wp_superpoints_load' <Predicate = (icmp_ln408)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln410_1, i4 0" [patchMaker.cpp:410]   --->   Operation 47 'bitconcatenate' 'tmp_44' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln410_2 = zext i12 %tmp_44" [patchMaker.cpp:410]   --->   Operation 48 'zext' 'zext_ln410_2' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln410_2" [patchMaker.cpp:410]   --->   Operation 49 'getelementptr' 'patches_superpoints_addr' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:410]   --->   Operation 50 'load' 'packedCoordinates_V' <Predicate = (icmp_ln408)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 51 [1/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 51 'load' 'wp_superpoints_load' <Predicate = (icmp_ln408)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 52 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:410]   --->   Operation 52 'load' 'packedCoordinates_V' <Predicate = (icmp_ln408)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 53 'trunc' 'trunc_ln69' <Predicate = (icmp_ln408)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln874_1 = or i8 %tmp_8, i8 31"   --->   Operation 54 'or' 'or_ln874_1' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln874_1"   --->   Operation 55 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_10"   --->   Operation 56 'getelementptr' 'wp_superpoints_addr_5' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln411 = or i12 %tmp_44, i12 15" [patchMaker.cpp:411]   --->   Operation 57 'or' 'or_ln411' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i12 %or_ln411" [patchMaker.cpp:411]   --->   Operation 58 'zext' 'zext_ln411' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln411" [patchMaker.cpp:411]   --->   Operation 59 'getelementptr' 'patches_superpoints_addr_5' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:408]   --->   Operation 60 'specloopname' 'specloopname_ln408' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %wp_superpoints_load"   --->   Operation 61 'icmp' 'icmp_ln874' <Predicate = (icmp_ln408)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %icmp_ln874, void %.critedge, void" [patchMaker.cpp:410]   --->   Operation 62 'br' 'br_ln410' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %patches_superpoints_addr_5" [patchMaker.cpp:411]   --->   Operation 63 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_5 : Operation 64 [2/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5"   --->   Operation 64 'load' 'wp_superpoints_load_4' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 65 [1/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %patches_superpoints_addr_5" [patchMaker.cpp:411]   --->   Operation 65 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i64 %packedCoordinates_V_3"   --->   Operation 66 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 0.00>
ST_6 : Operation 67 [1/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5"   --->   Operation 67 'load' 'wp_superpoints_load_4' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 0.85>
ST_7 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_2, i32 %wp_superpoints_load_4"   --->   Operation 68 'icmp' 'icmp_ln874_4' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %icmp_ln874_4, void %.critedge, void" [patchMaker.cpp:410]   --->   Operation 69 'br' 'br_ln410' <Predicate = (icmp_ln408 & icmp_ln874)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln408 & icmp_ln874 & icmp_ln874_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_4, i32 5, i32 7" [patchMaker.cpp:421]   --->   Operation 71 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln421 = icmp_eq  i3 %tmp_45, i3 0" [patchMaker.cpp:421]   --->   Operation 72 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %icmp_ln421, void %.loopexit, void" [patchMaker.cpp:421]   --->   Operation 73 'br' 'br_ln421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln435)   --->   "%shl_ln435 = shl i8 %n_patches_read_4, i8 2" [patchMaker.cpp:435]   --->   Operation 74 'shl' 'shl_ln435' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln435 = add i8 %shl_ln435, i8 %n_patches_read_4" [patchMaker.cpp:435]   --->   Operation 75 'add' 'add_ln435' <Predicate = (icmp_ln421)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln424 = br void" [patchMaker.cpp:424]   --->   Operation 76 'br' 'br_ln424' <Predicate = (icmp_ln421)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.62>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 0, void, i7 %add_ln424_1, void %.split7" [patchMaker.cpp:424]   --->   Operation 77 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%a_5 = phi i3 0, void, i3 %select_ln424_1, void %.split7" [patchMaker.cpp:424]   --->   Operation 78 'phi' 'a_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%b_7 = phi i5 0, void, i5 %add_ln430, void %.split7" [patchMaker.cpp:430]   --->   Operation 79 'phi' 'b_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln424_1 = add i7 %indvar_flatten7, i7 1" [patchMaker.cpp:424]   --->   Operation 80 'add' 'add_ln424_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.59ns)   --->   "%icmp_ln424 = icmp_eq  i7 %indvar_flatten7, i7 80" [patchMaker.cpp:424]   --->   Operation 82 'icmp' 'icmp_ln424' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln424, void %.split7, void" [patchMaker.cpp:424]   --->   Operation 83 'br' 'br_ln424' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.57ns)   --->   "%add_ln424 = add i3 %a_5, i3 1" [patchMaker.cpp:424]   --->   Operation 84 'add' 'add_ln424' <Predicate = (!icmp_ln424)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.63ns)   --->   "%icmp_ln430 = icmp_eq  i5 %b_7, i5 16" [patchMaker.cpp:430]   --->   Operation 85 'icmp' 'icmp_ln430' <Predicate = (!icmp_ln424)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln424 = select i1 %icmp_ln430, i5 0, i5 %b_7" [patchMaker.cpp:424]   --->   Operation 86 'select' 'select_ln424' <Predicate = (!icmp_ln424)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.27ns)   --->   "%select_ln424_1 = select i1 %icmp_ln430, i3 %add_ln424, i3 %a_5" [patchMaker.cpp:424]   --->   Operation 87 'select' 'select_ln424_1' <Predicate = (!icmp_ln424)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln430 = add i5 %select_ln424, i5 1" [patchMaker.cpp:430]   --->   Operation 88 'add' 'add_ln430' <Predicate = (!icmp_ln424)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln424_1, i4 0" [patchMaker.cpp:435]   --->   Operation 89 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln435_1 = zext i7 %tmp_11" [patchMaker.cpp:435]   --->   Operation 90 'zext' 'zext_ln435_1' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln435_3 = zext i5 %select_ln424" [patchMaker.cpp:435]   --->   Operation 91 'zext' 'zext_ln435_3' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln435_2 = add i8 %zext_ln435_1, i8 %zext_ln435_3" [patchMaker.cpp:435]   --->   Operation 92 'add' 'add_ln435_2' <Predicate = (!icmp_ln424)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln435_2, i1 0" [patchMaker.cpp:435]   --->   Operation 93 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln435_4 = zext i9 %tmp_46" [patchMaker.cpp:435]   --->   Operation 94 'zext' 'zext_ln435_4' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln435_1 = shl i8 %add_ln435_2, i8 1" [patchMaker.cpp:435]   --->   Operation 95 'shl' 'shl_ln435_1' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_8 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln435_4" [patchMaker.cpp:435]   --->   Operation 96 'getelementptr' 'wp_superpoints_addr_8' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln435 = or i8 %shl_ln435_1, i8 1" [patchMaker.cpp:435]   --->   Operation 97 'or' 'or_ln435' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln435_5 = zext i8 %or_ln435" [patchMaker.cpp:435]   --->   Operation 98 'zext' 'zext_ln435_5' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_9 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln435_5" [patchMaker.cpp:435]   --->   Operation 99 'getelementptr' 'wp_superpoints_addr_9' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_10 : Operation 100 [2/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:435]   --->   Operation 100 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln424)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 101 [2/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:435]   --->   Operation 101 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln424)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i3 %select_ln424_1" [patchMaker.cpp:435]   --->   Operation 102 'zext' 'zext_ln435' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln435_1 = add i8 %add_ln435, i8 %zext_ln435" [patchMaker.cpp:435]   --->   Operation 103 'add' 'add_ln435_1' <Predicate = (!icmp_ln424)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_103_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln435_1, i4 0" [patchMaker.cpp:435]   --->   Operation 104 'bitconcatenate' 'tmp_103_cast' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln435_2 = zext i5 %select_ln424" [patchMaker.cpp:435]   --->   Operation 105 'zext' 'zext_ln435_2' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.74ns)   --->   "%add_ln435_3 = add i12 %tmp_103_cast, i12 %zext_ln435_2" [patchMaker.cpp:435]   --->   Operation 106 'add' 'add_ln435_3' <Predicate = (!icmp_ln424)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:435]   --->   Operation 107 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln424)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 108 [1/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:435]   --->   Operation 108 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln424)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 109 [1/1] (0.38ns)   --->   "%ref_tmp2 = call i64 @encodeCoordinates, i32 %wp_superpoints_load_7, i32 %wp_superpoints_load_8" [patchMaker.cpp:435]   --->   Operation 109 'call' 'ref_tmp2' <Predicate = (!icmp_ln424)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 111 'speclooptripcount' 'empty_90' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln435_6 = zext i12 %add_ln435_3" [patchMaker.cpp:435]   --->   Operation 113 'zext' 'zext_ln435_6' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln435_6" [patchMaker.cpp:435]   --->   Operation 114 'getelementptr' 'patches_superpoints_addr_6' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [patchMaker.cpp:430]   --->   Operation 115 'specloopname' 'specloopname_ln430' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.64ns)   --->   "%store_ln435 = store i64 %ref_tmp2, i12 %patches_superpoints_addr_6" [patchMaker.cpp:435]   --->   Operation 116 'store' 'store_ln435' <Predicate = (!icmp_ln424)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln424)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.70>
ST_13 : Operation 118 [2/2] (0.38ns)   --->   "%call_ln439 = call void @add_patch_patches_parameters14, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:439]   --->   Operation 118 'call' 'call_ln439' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln444 = add i6 %trunc_ln373, i6 1" [patchMaker.cpp:444]   --->   Operation 119 'add' 'add_ln444' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i6 %add_ln444" [patchMaker.cpp:444]   --->   Operation 120 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln444" [patchMaker.cpp:444]   --->   Operation 121 'write' 'write_ln444' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln439 = call void @add_patch_patches_parameters14, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:439]   --->   Operation 122 'call' 'call_ln439' <Predicate = (!icmp_ln376 & icmp_ln408 & icmp_ln421)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln445 = br void %.loopexit" [patchMaker.cpp:445]   --->   Operation 123 'br' 'br_ln445' <Predicate = (!icmp_ln376 & icmp_ln408 & icmp_ln421)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln448 = ret" [patchMaker.cpp:448]   --->   Operation 124 'ret' 'ret_ln448' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 1.62>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln380_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:380]   --->   Operation 126 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%a = phi i3 %select_ln380_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:380]   --->   Operation 127 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%b = phi i5 %add_ln386, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:386]   --->   Operation 128 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln380_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:380]   --->   Operation 129 'add' 'add_ln380_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 130 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.59ns)   --->   "%icmp_ln380 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:380]   --->   Operation 131 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %.preheader, void" [patchMaker.cpp:380]   --->   Operation 132 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.57ns)   --->   "%add_ln380 = add i3 %a, i3 1" [patchMaker.cpp:380]   --->   Operation 133 'add' 'add_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.63ns)   --->   "%icmp_ln386 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:386]   --->   Operation 134 'icmp' 'icmp_ln386' <Predicate = (!icmp_ln380)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.27ns)   --->   "%select_ln380 = select i1 %icmp_ln386, i5 0, i5 %b" [patchMaker.cpp:380]   --->   Operation 135 'select' 'select_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.27ns)   --->   "%select_ln380_1 = select i1 %icmp_ln386, i3 %add_ln380, i3 %a" [patchMaker.cpp:380]   --->   Operation 136 'select' 'select_ln380_1' <Predicate = (!icmp_ln380)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln386 = add i5 %select_ln380, i5 1" [patchMaker.cpp:386]   --->   Operation 137 'add' 'add_ln386' <Predicate = (!icmp_ln380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 2> <Delay = 1.90>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln380_1, i4 0" [patchMaker.cpp:391]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i7 %tmp_s" [patchMaker.cpp:391]   --->   Operation 139 'zext' 'tmp_92_cast' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i5 %select_ln380" [patchMaker.cpp:391]   --->   Operation 140 'zext' 'zext_ln391' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln391 = add i8 %tmp_92_cast, i8 %zext_ln391" [patchMaker.cpp:391]   --->   Operation 141 'add' 'add_ln391' <Predicate = (!icmp_ln380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln391, i1 0" [patchMaker.cpp:391]   --->   Operation 142 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln391_2 = zext i9 %tmp_43" [patchMaker.cpp:391]   --->   Operation 143 'zext' 'zext_ln391_2' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln391 = shl i8 %add_ln391, i8 1" [patchMaker.cpp:391]   --->   Operation 144 'shl' 'shl_ln391' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln391_2" [patchMaker.cpp:391]   --->   Operation 145 'getelementptr' 'wp_superpoints_addr_6' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln391 = or i8 %shl_ln391, i8 1" [patchMaker.cpp:391]   --->   Operation 146 'or' 'or_ln391' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln391_3 = zext i8 %or_ln391" [patchMaker.cpp:391]   --->   Operation 147 'zext' 'zext_ln391_3' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln391_3" [patchMaker.cpp:391]   --->   Operation 148 'getelementptr' 'wp_superpoints_addr_7' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_17 : Operation 149 [2/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:391]   --->   Operation 149 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_17 : Operation 150 [2/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7" [patchMaker.cpp:391]   --->   Operation 150 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 18 <SV = 3> <Delay = 1.58>
ST_18 : Operation 151 [1/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:391]   --->   Operation 151 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_18 : Operation 152 [1/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7" [patchMaker.cpp:391]   --->   Operation 152 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_18 : Operation 153 [1/1] (0.38ns)   --->   "%ref_tmp = call i64 @encodeCoordinates, i32 %wp_superpoints_load_5, i32 %wp_superpoints_load_6" [patchMaker.cpp:391]   --->   Operation 153 'call' 'ref_tmp' <Predicate = (!icmp_ln380)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 4> <Delay = 1.64>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln391_1 = zext i8 %add_ln391" [patchMaker.cpp:391]   --->   Operation 157 'zext' 'zext_ln391_1' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln391_1" [patchMaker.cpp:391]   --->   Operation 158 'getelementptr' 'patches_superpoints_addr_4' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [patchMaker.cpp:386]   --->   Operation 159 'specloopname' 'specloopname_ln386' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (1.64ns)   --->   "%store_ln391 = store i64 %ref_tmp, i12 %patches_superpoints_addr_4" [patchMaker.cpp:391]   --->   Operation 160 'store' 'store_ln391' <Predicate = (!icmp_ln380)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.38>
ST_20 : Operation 162 [2/2] (0.38ns)   --->   "%call_ln395 = call void @add_patch_patches_parameters14, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:395]   --->   Operation 162 'call' 'call_ln395' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 3> <Delay = 0.00>
ST_21 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln395 = call void @add_patch_patches_parameters14, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:395]   --->   Operation 163 'call' 'call_ln395' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln401 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1" [patchMaker.cpp:401]   --->   Operation 164 'write' 'write_ln401' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln402 = br void %.loopexit" [patchMaker.cpp:402]   --->   Operation 165 'br' 'br_ln402' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.41ns
The critical path consists of the following:
	wire read on port 'n_patches_read' (patchMaker.cpp:373) [7]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:376) [13]  (0.707 ns)
	'add' operation ('add_ln410', patchMaker.cpp:410) [17]  (0.706 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:408) with incoming values : ('add_ln408', patchMaker.cpp:408) [20]  (0 ns)
	'or' operation ('or_ln874') [29]  (0 ns)
	'getelementptr' operation ('wp_superpoints_addr') [31]  (0 ns)
	'load' operation ('wp_superpoints_load') on array 'wp_superpoints' [45]  (1.2 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:410) [38]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:410) on array 'patches_superpoints' [43]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:410) on array 'patches_superpoints' [43]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln411', patchMaker.cpp:411) [39]  (0 ns)
	'getelementptr' operation ('patches_superpoints_addr_5', patchMaker.cpp:411) [41]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:411) on array 'patches_superpoints' [49]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:411) on array 'patches_superpoints' [49]  (1.65 ns)

 <State 7>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln874_4') [52]  (0.859 ns)

 <State 8>: 0.705ns
The critical path consists of the following:
	'shl' operation ('shl_ln435', patchMaker.cpp:435) [61]  (0 ns)
	'add' operation ('add_ln435', patchMaker.cpp:435) [62]  (0.705 ns)

 <State 9>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:430) with incoming values : ('add_ln430', patchMaker.cpp:430) [67]  (0 ns)
	'icmp' operation ('icmp_ln430', patchMaker.cpp:430) [76]  (0.637 ns)
	'select' operation ('select_ln424', patchMaker.cpp:424) [77]  (0.278 ns)
	'add' operation ('add_ln430', patchMaker.cpp:430) [103]  (0.707 ns)

 <State 10>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln435_2', patchMaker.cpp:435) [87]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_8', patchMaker.cpp:435) [91]  (0 ns)
	'load' operation ('wp_superpoints_load_7', patchMaker.cpp:435) on array 'wp_superpoints' [99]  (1.2 ns)

 <State 11>: 1.58ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_7', patchMaker.cpp:435) on array 'wp_superpoints' [99]  (1.2 ns)
	'call' operation ('ref_tmp2', patchMaker.cpp:435) to 'encodeCoordinates' [101]  (0.387 ns)

 <State 12>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr_6', patchMaker.cpp:435) [97]  (0 ns)
	'store' operation ('store_ln435', patchMaker.cpp:435) of variable 'ref_tmp2', patchMaker.cpp:435 on array 'patches_superpoints' [102]  (1.65 ns)

 <State 13>: 0.706ns
The critical path consists of the following:
	'add' operation ('add_ln444', patchMaker.cpp:444) [107]  (0.706 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:386) with incoming values : ('add_ln386', patchMaker.cpp:386) [118]  (0 ns)
	'icmp' operation ('icmp_ln386', patchMaker.cpp:386) [127]  (0.637 ns)
	'select' operation ('select_ln380', patchMaker.cpp:380) [128]  (0.278 ns)
	'add' operation ('add_ln386', patchMaker.cpp:386) [149]  (0.707 ns)

 <State 17>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln391', patchMaker.cpp:391) [134]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_6', patchMaker.cpp:391) [139]  (0 ns)
	'load' operation ('wp_superpoints_load_5', patchMaker.cpp:391) on array 'wp_superpoints' [145]  (1.2 ns)

 <State 18>: 1.58ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_5', patchMaker.cpp:391) on array 'wp_superpoints' [145]  (1.2 ns)
	'call' operation ('ref_tmp', patchMaker.cpp:391) to 'encodeCoordinates' [147]  (0.387 ns)

 <State 19>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr_4', patchMaker.cpp:391) [143]  (0 ns)
	'store' operation ('store_ln391', patchMaker.cpp:391) of variable 'ref_tmp', patchMaker.cpp:391 on array 'patches_superpoints' [148]  (1.65 ns)

 <State 20>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln395', patchMaker.cpp:395) to 'add_patch_patches_parameters14' [152]  (0.387 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
