Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a97f633fbb294191b707774cf17016b9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab4_s_behav xil_defaultlib.lab4_s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.Igen
Compiling module xil_defaultlib.mux_alu
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.lab4_s
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_s_behav
