<profile>

<section name = "Vivado HLS Report for 'Loop_Col_DCT_Loop_pr'" level="0">
<item name = "Date">Wed May 26 18:08:29 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 9.73, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">121, 121, 121, 121, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Col_DCT_Loop">120, 120, 15, -, -, 8, no</column>
<column name=" + DCT_Outer_Loop">12, 12, 6, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 8, -, -</column>
<column name="Expression">-, -, 0, 145</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 119, 16</column>
<column name="Multiplexer">-, -, -, 72</column>
<column name="Register">-, -, 629, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_14kbM_x_U47">dct_mac_muladd_14kbM, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15lbW_x_U48">dct_mac_muladd_15lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15lbW_x_U49">dct_mac_muladd_15lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15lbW_x_U50">dct_mac_muladd_15lbW, i0 * i1 + i2</column>
<column name="dct_mac_muladd_15mb6_x_U51">dct_mac_muladd_15mb6, i0 * i1 + i2</column>
<column name="dct_mul_mul_15s_1jbC_x_U44">dct_mul_mul_15s_1jbC, i0 * i1</column>
<column name="dct_mul_mul_15s_1jbC_x_U45">dct_mul_mul_15s_1jbC, i0 * i1</column>
<column name="dct_mul_mul_15s_1jbC_x_U46">dct_mul_mul_15s_1jbC, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">Loop_Row_DCT_Loopbkb, 0, 14, 2, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">Loop_Row_DCT_Loopcud, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">Loop_Row_DCT_LoopdEe, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">Loop_Row_DCT_LoopeOg, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">Loop_Row_DCT_LoopfYi, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">Loop_Row_DCT_Loopg8j, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">Loop_Row_DCT_Loophbi, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">Loop_Row_DCT_Loopibs, 0, 15, 2, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_302_p2">+, 0, 0, 13, 4, 1</column>
<column name="k_fu_338_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp3_fu_412_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_3_i_fu_416_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_6_fu_355_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_fu_408_p2">+, 0, 0, 36, 29, 29</column>
<column name="tmp_2_fu_296_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_i_fu_332_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="i_2_i_reg_274">9, 2, 4, 8</column>
<column name="k_i_reg_285">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="col_inbuf_0_addr_reg_506">3, 0, 3, 0</column>
<column name="col_inbuf_0_load_reg_644">16, 0, 16, 0</column>
<column name="col_inbuf_1_addr_reg_511">3, 0, 3, 0</column>
<column name="col_inbuf_1_load_reg_594">16, 0, 16, 0</column>
<column name="col_inbuf_2_addr_reg_516">3, 0, 3, 0</column>
<column name="col_inbuf_2_load_reg_659">16, 0, 16, 0</column>
<column name="col_inbuf_3_addr_reg_521">3, 0, 3, 0</column>
<column name="col_inbuf_3_load_reg_609">16, 0, 16, 0</column>
<column name="col_inbuf_4_addr_reg_526">3, 0, 3, 0</column>
<column name="col_inbuf_4_load_reg_674">16, 0, 16, 0</column>
<column name="col_inbuf_5_addr_reg_531">3, 0, 3, 0</column>
<column name="col_inbuf_5_load_reg_624">16, 0, 16, 0</column>
<column name="col_inbuf_6_addr_reg_536">3, 0, 3, 0</column>
<column name="col_inbuf_6_load_reg_689">16, 0, 16, 0</column>
<column name="col_inbuf_7_addr_reg_541">3, 0, 3, 0</column>
<column name="col_inbuf_7_load_reg_699">16, 0, 16, 0</column>
<column name="dct_coeff_table_0_lo_reg_639">14, 0, 14, 0</column>
<column name="dct_coeff_table_1_lo_reg_589">15, 0, 15, 0</column>
<column name="dct_coeff_table_2_lo_reg_654">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_lo_reg_604">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_lo_reg_669">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_lo_reg_619">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_lo_reg_684">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_lo_reg_694">15, 0, 15, 0</column>
<column name="i_2_i_reg_274">4, 0, 4, 0</column>
<column name="i_reg_496">4, 0, 4, 0</column>
<column name="k_i_reg_285">4, 0, 4, 0</column>
<column name="tmp4_reg_709">29, 0, 29, 0</column>
<column name="tmp5_reg_714">29, 0, 29, 0</column>
<column name="tmp_19_cast_reg_501">4, 0, 8, 4</column>
<column name="tmp_5_i_reg_719">16, 0, 16, 0</column>
<column name="tmp_6_reg_564">8, 0, 8, 0</column>
<column name="tmp_8_1_i_reg_649">29, 0, 29, 0</column>
<column name="tmp_8_3_i_reg_664">29, 0, 29, 0</column>
<column name="tmp_8_5_i_reg_679">29, 0, 29, 0</column>
<column name="tmp_i_20_reg_555">4, 0, 64, 60</column>
<column name="tmp_i_reg_546">1, 0, 1, 0</column>
<column name="tmp_reg_704">29, 0, 29, 0</column>
<column name="tmp_6_reg_564">64, 32, 8, 0</column>
<column name="tmp_i_reg_546">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_Col_DCT_Loop_pr, return value</column>
<column name="col_inbuf_0_address0">out, 3, ap_memory, col_inbuf_0, array</column>
<column name="col_inbuf_0_ce0">out, 1, ap_memory, col_inbuf_0, array</column>
<column name="col_inbuf_0_q0">in, 16, ap_memory, col_inbuf_0, array</column>
<column name="col_inbuf_1_address0">out, 3, ap_memory, col_inbuf_1, array</column>
<column name="col_inbuf_1_ce0">out, 1, ap_memory, col_inbuf_1, array</column>
<column name="col_inbuf_1_q0">in, 16, ap_memory, col_inbuf_1, array</column>
<column name="col_inbuf_2_address0">out, 3, ap_memory, col_inbuf_2, array</column>
<column name="col_inbuf_2_ce0">out, 1, ap_memory, col_inbuf_2, array</column>
<column name="col_inbuf_2_q0">in, 16, ap_memory, col_inbuf_2, array</column>
<column name="col_inbuf_3_address0">out, 3, ap_memory, col_inbuf_3, array</column>
<column name="col_inbuf_3_ce0">out, 1, ap_memory, col_inbuf_3, array</column>
<column name="col_inbuf_3_q0">in, 16, ap_memory, col_inbuf_3, array</column>
<column name="col_inbuf_4_address0">out, 3, ap_memory, col_inbuf_4, array</column>
<column name="col_inbuf_4_ce0">out, 1, ap_memory, col_inbuf_4, array</column>
<column name="col_inbuf_4_q0">in, 16, ap_memory, col_inbuf_4, array</column>
<column name="col_inbuf_5_address0">out, 3, ap_memory, col_inbuf_5, array</column>
<column name="col_inbuf_5_ce0">out, 1, ap_memory, col_inbuf_5, array</column>
<column name="col_inbuf_5_q0">in, 16, ap_memory, col_inbuf_5, array</column>
<column name="col_inbuf_6_address0">out, 3, ap_memory, col_inbuf_6, array</column>
<column name="col_inbuf_6_ce0">out, 1, ap_memory, col_inbuf_6, array</column>
<column name="col_inbuf_6_q0">in, 16, ap_memory, col_inbuf_6, array</column>
<column name="col_inbuf_7_address0">out, 3, ap_memory, col_inbuf_7, array</column>
<column name="col_inbuf_7_ce0">out, 1, ap_memory, col_inbuf_7, array</column>
<column name="col_inbuf_7_q0">in, 16, ap_memory, col_inbuf_7, array</column>
<column name="col_outbuf_i_address0">out, 6, ap_memory, col_outbuf_i, array</column>
<column name="col_outbuf_i_ce0">out, 1, ap_memory, col_outbuf_i, array</column>
<column name="col_outbuf_i_we0">out, 1, ap_memory, col_outbuf_i, array</column>
<column name="col_outbuf_i_d0">out, 16, ap_memory, col_outbuf_i, array</column>
</table>
</item>
</section>
</profile>
