V 53
K 424506973600 testing_sigma_delta
F Case
Y 0
D 0 0 1700 1100
Z 1
i 89
I 72 ANALOG_INT 1 670 560 0 1 '
|R 14:56_4-19-18
C 73 2 1 0
C 77 2 2 0
I 80 Electrical:ELECTRICAL_REF 1 440 470 0 1 '
|R 18:15_4-18-03
C 81 1 1 0
I 76 DAC_1B 1 870 470 4 1 '
|R 15:33_4-19-18

C 88 5 1 0
C 86 2 2 0
N 84
J 830 670 3
J 830 600 3
J 470 670 2
J 840 600 2
S 2 4
S 3 1
S 2 1
L 820 680 10 0 3 0 1 0 CLK_D
N 81
J 440 470 2
J 440 480 2
S 1 2
N 82
J 440 590 3
J 440 580 2
J 540 590 2
S 2 1
S 1 3
L 440 600 10 0 3 0 1 0 IN_A
N 88
J 1150 600 1
J 1020 600 5
J 1020 500 3
J 1000 600 2
J 870 500 2
S 4 2
S 3 2
S 5 3
S 2 1
L 1080 600 10 0 3 0 1 0 OUT_D
N 86
J 600 500 3
J 710 500 2
J 600 530 2
S 1 3
S 1 2
L 620 480 10 0 3 0 1 0 OUT_A
N 73
J 660 590 2
J 670 590 2
S 1 2
L 640 560 10 0 3 0 1 0 SUM_A
N 77
J 840 590 2
J 830 590 2
S 2 1
L 810 550 10 0 3 0 1 0 SUM_D
I 71 Electrical:SUMMINGAMP 1 540 530 0 1 '
|R 14:37_3-27-11
L 540 640 10 0 3 0 1 0 SUMMINGAMP4
A 540 480 10 0 3 3 REFDES=SUMMINGAMP?
C 82 3 5 0
C 86 3 6 0
C 73 1 4 0
I 79 Electrical:V_SINE 1 440 580 0 1 '
|R 14:46_4-22-03
A 415 470 8 0 1 0 VHDL=EDULIB.V_SINE(IDEAL)
A 415 470 10 0 3 0 VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0
A 415 470 10 0 3 0 VHDL_GENERIC_FREQ=REAL:=2.0
L 360 570 10 0 3 0 1 0 V_SINE3
A 440 540 10 0 3 3 REFDES=V_SINE?
C 81 2 2 0
C 82 2 1 0
I 78 Digital:CLOCK 1 380 650 0 1 '
|R 14:51_9-11-03
A 380 640 10 0 3 0 PINORDER=CLK_OUT
A 380 640 10 0 3 0 VHDL_GENERIC_PERIOD=TIME:=10 MS
A 380 640 8 0 4 0 VHDL=EDULIB.CLOCK(IDEAL)
L 380 690 10 0 3 0 1 0 CLOCK3
A 380 610 10 0 3 3 REFDES=CLOCK?
C 84 3 1 0
I 75 ADC_1B 1 840 560 0 1 '
|R 15:33_4-19-18
C 84 4 1 0
C 77 1 2 0
C 88 4 3 0
E
