Qflow synthesis logfile created on seg jan 8 23:09:50 -02 2018
Running yosys for verilog parsing and synthesis
yosys  -s NRISC_ULA.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `NRISC_ULA.ys' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v' to AST representation.
Generating RTLIL representation for module `\NRISC_ULA'.
Warning: Identifier `\Outsum' is implicitly declared at /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:68.
Generating RTLIL representation for module `\somaUla'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     \somaUla

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\somaUla'.
Parameter \TAM = 32
Generating RTLIL representation for module `$paramod\somaUla\TAM=32'.

3.1.3. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=32

3.1.4. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=32
Removing unused module `\somaUla'.
Removed 1 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$106 in module NRISC_ULA.
Removed 1 dead cases from process $proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32 in module NRISC_ULA.
Removed a total of 2 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$106'.
     1/2: $1$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$6_DATA[31:0]$108
     2/2: $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$6_DATA[31:0]$107
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
     1/7: $0\OUT[7][31:0]
     2/7: $0\OUT[6][31:0]
     3/7: $0\OUT[5][31:0]
     4/7: $0\OUT[4][31:0]
     5/7: $0\OUT[3][31:0]
     6/7: $0\OUT[2][31:0]
     7/7: $0\OUT[1][31:0]
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$92'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$4[31:0]$93
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$90'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$3[31:0]$91
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$88'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$2[31:0]$89
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$86'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$1[31:0]$87
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
     1/5: $1$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:99$5_DATA[31:0]$35
     2/5: $0\ULA_flags[2:0]
     3/5: $0\ULA_OUT[31:0]
     4/5: $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:99$5_DATA[31:0]$34
     5/5: $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:99$5_ADDR[2:0]$33

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\NRISC_ULA.$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$6_DATA' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$106'.
No latch inferred for signal `\NRISC_ULA.\OUT[1]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.\OUT[2]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.\OUT[3]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.\OUT[4]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.\OUT[5]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.\OUT[6]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.\OUT[7]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$4' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$92'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$3' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$90'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$2' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$88'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$1' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$86'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NRISC_ULA.\ULA_OUT' using process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
  created $dff cell `$procdff$369' with positive edge clock.
Creating register for signal `\NRISC_ULA.\ULA_flags' using process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
  created $dff cell `$procdff$370' with positive edge clock.
Creating register for signal `\NRISC_ULA.$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:99$5_ADDR' using process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
  created $dff cell `$procdff$371' with positive edge clock.
Creating register for signal `\NRISC_ULA.$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:99$5_DATA' using process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
  created $dff cell `$procdff$372' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$106'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$106'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$94'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$92'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$90'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$88'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$86'.
Found and cleaned up 1 empty switch in `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:98$32'.
Cleaned up 2 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$48' in module `NRISC_ULA' with $logic_not.
Replacing $eq cell `$procmux$359_CMP0' in module `NRISC_ULA' with $logic_not.
Replacing $eq cell `$procmux$368_CMP0' in module `NRISC_ULA' with $logic_not.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
  removing unused `$and' cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$346'.
  removing unused `$and' cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$348'.
  removing unused `$or' cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$350'.
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$dff' cell `$procdff$372'.
  removing unused `$dff' cell `$procdff$371'.

3.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod\somaUla\TAM=32..
checking module NRISC_ULA..
Warning: Wire NRISC_ULA.\A [30] is used but has no driver.
Warning: Wire NRISC_ULA.\A [29] is used but has no driver.
Warning: Wire NRISC_ULA.\A [28] is used but has no driver.
Warning: Wire NRISC_ULA.\A [27] is used but has no driver.
Warning: Wire NRISC_ULA.\A [26] is used but has no driver.
Warning: Wire NRISC_ULA.\A [25] is used but has no driver.
Warning: Wire NRISC_ULA.\A [24] is used but has no driver.
Warning: Wire NRISC_ULA.\A [23] is used but has no driver.
Warning: Wire NRISC_ULA.\A [22] is used but has no driver.
Warning: Wire NRISC_ULA.\A [21] is used but has no driver.
Warning: Wire NRISC_ULA.\A [20] is used but has no driver.
Warning: Wire NRISC_ULA.\A [19] is used but has no driver.
Warning: Wire NRISC_ULA.\A [18] is used but has no driver.
Warning: Wire NRISC_ULA.\A [17] is used but has no driver.
Warning: Wire NRISC_ULA.\A [16] is used but has no driver.
Warning: Wire NRISC_ULA.\A [15] is used but has no driver.
Warning: Wire NRISC_ULA.\A [14] is used but has no driver.
Warning: Wire NRISC_ULA.\A [13] is used but has no driver.
Warning: Wire NRISC_ULA.\A [12] is used but has no driver.
Warning: Wire NRISC_ULA.\A [11] is used but has no driver.
Warning: Wire NRISC_ULA.\A [10] is used but has no driver.
Warning: Wire NRISC_ULA.\A [9] is used but has no driver.
Warning: Wire NRISC_ULA.\A [8] is used but has no driver.
Warning: Wire NRISC_ULA.\A [7] is used but has no driver.
Warning: Wire NRISC_ULA.\A [6] is used but has no driver.
Warning: Wire NRISC_ULA.\A [5] is used but has no driver.
Warning: Wire NRISC_ULA.\A [4] is used but has no driver.
Warning: Wire NRISC_ULA.\A [3] is used but has no driver.
Warning: Wire NRISC_ULA.\A [2] is used but has no driver.
Warning: Wire NRISC_ULA.\A [1] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [30] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [29] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [28] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [27] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [26] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [25] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [24] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [23] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [22] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [21] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [20] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [19] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [18] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [17] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [16] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [15] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [14] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [13] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [12] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [11] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [10] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [9] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [8] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [7] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [6] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [5] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [4] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [3] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [2] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [1] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [0] is used but has no driver.
Warning: Wire NRISC_ULA.\cmd is used but has no driver.
Warning: Wire NRISC_ULA.\B [30] is used but has no driver.
Warning: Wire NRISC_ULA.\B [29] is used but has no driver.
Warning: Wire NRISC_ULA.\B [28] is used but has no driver.
Warning: Wire NRISC_ULA.\B [27] is used but has no driver.
Warning: Wire NRISC_ULA.\B [26] is used but has no driver.
Warning: Wire NRISC_ULA.\B [25] is used but has no driver.
Warning: Wire NRISC_ULA.\B [24] is used but has no driver.
Warning: Wire NRISC_ULA.\B [23] is used but has no driver.
Warning: Wire NRISC_ULA.\B [22] is used but has no driver.
Warning: Wire NRISC_ULA.\B [21] is used but has no driver.
Warning: Wire NRISC_ULA.\B [20] is used but has no driver.
Warning: Wire NRISC_ULA.\B [19] is used but has no driver.
Warning: Wire NRISC_ULA.\B [18] is used but has no driver.
Warning: Wire NRISC_ULA.\B [17] is used but has no driver.
Warning: Wire NRISC_ULA.\B [16] is used but has no driver.
Warning: Wire NRISC_ULA.\B [15] is used but has no driver.
Warning: Wire NRISC_ULA.\B [14] is used but has no driver.
Warning: Wire NRISC_ULA.\B [13] is used but has no driver.
Warning: Wire NRISC_ULA.\B [12] is used but has no driver.
Warning: Wire NRISC_ULA.\B [11] is used but has no driver.
Warning: Wire NRISC_ULA.\B [10] is used but has no driver.
Warning: Wire NRISC_ULA.\B [9] is used but has no driver.
Warning: Wire NRISC_ULA.\B [8] is used but has no driver.
Warning: Wire NRISC_ULA.\B [7] is used but has no driver.
Warning: Wire NRISC_ULA.\B [6] is used but has no driver.
Warning: Wire NRISC_ULA.\B [5] is used but has no driver.
Warning: Wire NRISC_ULA.\B [4] is used but has no driver.
Warning: Wire NRISC_ULA.\B [3] is used but has no driver.
Warning: Wire NRISC_ULA.\B [2] is used but has no driver.
Warning: Wire NRISC_ULA.\B [1] is used but has no driver.
Warning: Wire NRISC_ULA.\B [0] is used but has no driver.
Warning: Wire NRISC_ULA.\B [31] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [31] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [0] is used but has no driver.
Warning: Wire NRISC_ULA.\A [0] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [1] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [2] is used but has no driver.
Warning: Wire NRISC_ULA.\A [31] is used but has no driver.
found and reported 100 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$65' is identical to cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$55'.
    Redirecting output \Y: $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$65_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$55_Y
    Removing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$65' from module `\NRISC_ULA'.
  Cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$97' is identical to cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$95'.
    Redirecting output \Y: $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$97_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$95_Y
    Removing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$97' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$42' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$36'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$42_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$36_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$42' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$53' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$53_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$53' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$59' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$59_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$59' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$61' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$61_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$61' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$63' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$63_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$63' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$70' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$70_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$70' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$72' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$72_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$72' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$75' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$75_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$75' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$77' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$77_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$77' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$12' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$12_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$12' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$13' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$13_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$13' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$17' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$11'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$17_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$11_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$17' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$18' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$18_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$18' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$20' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$20_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$20' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$24' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$16'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$24_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$16_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$24' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$25' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$11'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$25_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$11_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$25' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$27' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$27_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$27' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$29' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$29_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$29' from module `\NRISC_ULA'.
  Cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$67' is identical to cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$56'.
    Redirecting output \Y: $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$67_Y = $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$56_Y
    Removing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$67' from module `\NRISC_ULA'.
  Cell `$procmux$361_CMP0' is identical to cell `$procmux$352_CMP0'.
    Redirecting output \Y: $procmux$361_CMP = $procmux$352_CMP
    Removing $eq cell `$procmux$361_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$362_CMP0' is identical to cell `$procmux$353_CMP0'.
    Redirecting output \Y: $procmux$362_CMP = $procmux$353_CMP
    Removing $eq cell `$procmux$362_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$363_CMP0' is identical to cell `$procmux$354_CMP0'.
    Redirecting output \Y: $procmux$363_CMP = $procmux$354_CMP
    Removing $eq cell `$procmux$363_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$364_CMP0' is identical to cell `$procmux$355_CMP0'.
    Redirecting output \Y: $procmux$364_CMP = $procmux$355_CMP
    Removing $eq cell `$procmux$364_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$365_CMP0' is identical to cell `$procmux$356_CMP0'.
    Redirecting output \Y: $procmux$365_CMP = $procmux$356_CMP
    Removing $eq cell `$procmux$365_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$366_CMP0' is identical to cell `$procmux$357_CMP0'.
    Redirecting output \Y: $procmux$366_CMP = $procmux$357_CMP
    Removing $eq cell `$procmux$366_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$367_CMP0' is identical to cell `$procmux$358_CMP0'.
    Redirecting output \Y: $procmux$367_CMP = $procmux$358_CMP
    Removing $eq cell `$procmux$367_CMP0' from module `\NRISC_ULA'.
  Cell `$procmux$368_CMP0' is identical to cell `$procmux$359_CMP0'.
    Redirecting output \Y: $procmux$368_CMP = $procmux$359_CMP
    Removing $logic_not cell `$procmux$368_CMP0' from module `\NRISC_ULA'.
Removed a total of 29 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$351 (pure)
    Root of a mux tree: $procmux$360 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$49 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$84 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:67$7 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$98
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=32.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$procmux$360' is identical to cell `$procmux$351'.
    Redirecting output \Y: $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:99$5_DATA[31:0]$34 = $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$6_DATA[31:0]$107
    Removing $pmux cell `$procmux$360' from module `\NRISC_ULA'.
Removed a total of 1 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.6.8. Executing OPT_EXPR pass (perform const folding).

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$351 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$49 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$84 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:67$7 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=32.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.6.15. Executing OPT_EXPR pass (perform const folding).

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 32) from wire $paramod\somaUla\TAM=32.coutinternal.
Removed top 1 bits (of 32) from wire $paramod\somaUla\TAM=32.w.
Removed top 1 bits (of 32) from wire $paramod\somaUla\TAM=32.x.
Removed top 2 bits (of 3) from port B of cell NRISC_ULA.$procmux$358_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell NRISC_ULA.$procmux$357_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell NRISC_ULA.$procmux$356_CMP0 ($eq).

3.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\somaUla\TAM=32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module NRISC_ULA:
  created 0 $alu and 0 $macc cells.

3.9. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module NRISC_ULA that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$354_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102 ($shr):
    Found 2 activation_patterns using ctrl signal { $procmux$352_CMP $procmux$355_CMP }.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:84$104 ($shl):
    Found 2 activation_patterns using ctrl signal { $procmux$352_CMP $procmux$353_CMP }.
    No candidates found.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$351 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$49 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$84 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:67$7 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=32.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.10.8. Executing OPT_EXPR pass (perform const folding).

3.10.9. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.12.5. Finished fast OPT passes.

3.13. Executing MEMORY pass.

3.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [27]
Setting undriven signal in NRISC_ULA to undef: \B [31:28]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [23:0]
Setting undriven signal in NRISC_ULA to undef: \ctrla [2]
Setting undriven signal in NRISC_ULA to undef: \B [5]
Setting undriven signal in NRISC_ULA to undef: \B [9]
Setting undriven signal in NRISC_ULA to undef: \A [24:22]
Setting undriven signal in NRISC_ULA to undef: \A [28:26]
Setting undriven signal in NRISC_ULA to undef: \A [31:30]
Setting undriven signal in NRISC_ULA to undef: \B [4:1]
Setting undriven signal in NRISC_ULA to undef: \B [8:6]
Setting undriven signal in NRISC_ULA to undef: \B [25:10]
Setting undriven signal in NRISC_ULA to undef: \B [27]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [31:28]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [25]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [24]
Setting undriven signal in NRISC_ULA to undef: \B [26]
Setting undriven signal in NRISC_ULA to undef: \A [25]
Setting undriven signal in NRISC_ULA to undef: \B [0]
Setting undriven signal in NRISC_ULA to undef: \ctrla [1]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [26]
Setting undriven signal in NRISC_ULA to undef: \A [29]
Setting undriven signal in NRISC_ULA to undef: \cmd
Setting undriven signal in NRISC_ULA to undef: \ctrla [0]
Setting undriven signal in NRISC_ULA to undef: \A [21:0]
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:67$7' (mux_bool) in module `\NRISC_ULA' with constant driver `\cin = \ULA_ctrl [0]'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$36' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$36_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$37' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$37_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$38' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$38_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$39' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$39_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$40' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$40_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$41' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\carryl = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$43' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$43_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$44' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$44_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$45_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$46' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$46_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$47' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\carryr = 1'x'.
Replacing port A of $logic_not cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$48' in module `\NRISC_ULA' with constant driver: 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx -> 1'x
Replacing $logic_not cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$48' (1'x) in module `\NRISC_ULA' with constant driver `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$48_Y = 1'x'.
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$49' (mux_bool) in module `\NRISC_ULA' with constant driver `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$49_Y = $eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$48_Y'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$50' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$50_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$51_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$52' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$52_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$54' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\carrymin0 = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$55' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$55_Y = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$56' in module `\NRISC_ULA' with identity for port A.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$58' in module `\NRISC_ULA' with identity for port B.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$66' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$66_Y = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$69' in module `\NRISC_ULA' with identity for port B.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$79' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$79_Y = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$81' in module `\NRISC_ULA' with identity for port A.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$82' in module `\NRISC_ULA' with identity for port A.
Optimized away 1 select inputs of $pmux cell `$procmux$351' in module `NRISC_ULA'.
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$84' in module `NRISC_ULA' with inverter.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$56' (1'x) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$56_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$57' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$57_Y = 1'x'.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$58' (1'x) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$58_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$60' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$60_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$62' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$62_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:109$64' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\minsom = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$68' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$68_Y = 1'x'.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$69' (1'x) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$69_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$71' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$71_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$73' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$73_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:110$74' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\minsub = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:113$85' in module `\NRISC_ULA' with identity for port A.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:113$85' (1'x) in module `\NRISC_ULA' with constant driver `\minus = 1'x'.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..
  removing buffer cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$81': $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$81_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$80_Y
  removing buffer cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$82': \carry = $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$81_Y
  removing unused `$logic_not' cell `$procmux$359_CMP0'.
  removing unused non-port wire \A.
  removing unused non-port wire \B.
  removing unused non-port wire \OUT[0].
  removing unused non-port wire \carryl.
  removing unused non-port wire \carrymin0.
  removing unused non-port wire \carryr.
  removing unused non-port wire \cmd.
  removing unused non-port wire \ctrla.
  removing unused non-port wire \minsom.
  removing unused non-port wire \minsub.
  removing unused non-port wire \minus.
  removed 11 unused temporary wires.

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimized away 1 select inputs of $pmux cell `$procmux$351' in module `NRISC_ULA'.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$351 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=32.
  Optimizing cells in module \NRISC_ULA.
    Consolidated identical input bits for $mux cell $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101:
      Old ports: A=\ULA_B [4:0], B={ \aux_rotate [4:1] \ULA_B [0] }, Y=$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101_Y
      New ports: A=\ULA_B [4:1], B=\aux_rotate [4:1], Y=$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101_Y [4:1]
      New connections: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101_Y [0] = \ULA_B [0]
  Optimizing cells in module \NRISC_ULA.
Performed a total of 1 changes.

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$eq' cell `$procmux$358_CMP0'.

3.17.8. Executing OPT_EXPR pass (perform const folding).

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$351 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=32.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.17.15. Executing OPT_EXPR pass (perform const folding).

3.17.16. Finished OPT passes. (There is nothing left to do.)

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$8 ($not) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$9 ($not) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$10 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$11 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$14 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$15 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$16 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$19 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$21 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$22 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$23 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$26 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$28 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$30 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:93$31 ($xor) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$76 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$78 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$80 ($and) with simplemap.
Mapping NRISC_ULA.$reduce_bool$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$83 ($reduce_bool) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:112$84 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$95 ($and) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$96 ($not) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:71$98 ($mux) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:74$99 ($or) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:75$100 ($xor) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$101 ($mux) with simplemap.

3.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 32
Parameter \_TECHMAP_CELLTYPE_ = 611543154
Generating RTLIL representation for module `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.3. Executing PROC pass (convert processes to netlists).

3.18.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$644'.
Cleaned up 10 empty switches.

3.18.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.3.3. Executing PROC_INIT pass (extract init attributes).

3.18.3.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$644'.
     1/17: $15\buffer[31:0]
     2/17: $14\buffer[31:0]
     3/17: $13\buffer[31:0]
     4/17: $12\buffer[31:0]
     5/17: $11\buffer[31:0]
     6/17: $10\buffer[31:0]
     7/17: $9\buffer[31:0]
     8/17: $8\buffer[31:0]
     9/17: $7\buffer[31:0]
    10/17: $6\buffer[31:0]
    11/17: $5\buffer[31:0]
    12/17: $4\buffer[31:0]
    13/17: $3\buffer[31:0]
    14/17: $2\buffer[31:0]
    15/17: $1\buffer[31:0]
    16/17: $0\buffer[31:0]
    17/17: $0\overflow[0:0]

3.18.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$644'.
No latch inferred for signal `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$644'.

3.18.3.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$644'.
Removing empty process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$644'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$653 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$650 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$647 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$645 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$689 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$686 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$683 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$680 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$677 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$674 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$671 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$668 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$665 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$662 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$659 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$656 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.4. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.5. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$796' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$779' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$747' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$778' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$746' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$777' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$745' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$776' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$744' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$775' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$743' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$774' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$742' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$773' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$741' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$772' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$740' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$771' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$739' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$818' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [31] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$914' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$882' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1010' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$978' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1106' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1074' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1202' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1170' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$770' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [15] = $10\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$738' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [15] = $10\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$817' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [30] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$913' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [30] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$881' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [30] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1009' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$977' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1105' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1073' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1201' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1169' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$769' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [14] = $10\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$737' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [14] = $10\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$816' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [29] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$912' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [29] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$880' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [29] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1008' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [29] = $1\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$976' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [29] = $1\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1104' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1072' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1200' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1168' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$768' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [13] = $10\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$736' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [13] = $10\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$815' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [28] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$911' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [28] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$879' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [28] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1007' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [28] = $1\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$975' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [28] = $1\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1103' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1071' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1199' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1167' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$767' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [12] = $10\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$735' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [12] = $10\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$814' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [27] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$910' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [27] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$878' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [27] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1006' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [27] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$974' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [27] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1102' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [27] = $4\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1070' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [27] = $4\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1198' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1166' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$766' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [11] = $10\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$734' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [11] = $10\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$813' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [26] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$909' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [26] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$877' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [26] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1005' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [26] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$973' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [26] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1101' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [26] = $4\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1069' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [26] = $4\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1197' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1165' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$765' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [10] = $10\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$733' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [10] = $10\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$812' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [25] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$908' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [25] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$876' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [25] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1004' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [25] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$972' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [25] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1100' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [25] = $4\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1068' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [25] = $4\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1196' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1164' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$764' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [9] = $10\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$732' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [9] = $10\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$811' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [24] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$907' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [24] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$875' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [24] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1003' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [24] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$971' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [24] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1099' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [24] = $4\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1067' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [24] = $4\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1195' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1163' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$763' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [8] = $10\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$731' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [8] = $10\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$810' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [23] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$906' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [23] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$874' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [23] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1002' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [23] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$970' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [23] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1098' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [23] = $4\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1066' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [23] = $4\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1194' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [23] = $7\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1162' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [23] = $7\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$762' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [7] = $10\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$730' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [7] = $10\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$809' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [22] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$905' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [22] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [22] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1001' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [22] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$969' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [22] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1097' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [22] = $4\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1065' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [22] = $4\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1193' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [22] = $7\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1161' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [22] = $7\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$761' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [6] = $10\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$729' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [6] = $10\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$808' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [21] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$904' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [21] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [21] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1000' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [21] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$968' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [21] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1096' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [21] = $4\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1064' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [21] = $4\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1192' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [21] = $7\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1160' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [21] = $7\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$760' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [5] = $10\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$728' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [5] = $10\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$807' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [20] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$903' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [20] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$871' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [20] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$999' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [20] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$967' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [20] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1095' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [20] = $4\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1063' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [20] = $4\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1191' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [20] = $7\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1159' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [20] = $7\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$759' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [4] = $10\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$727' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [4] = $10\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$806' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [19] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$902' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [19] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$870' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [19] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [19] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$966' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [19] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1094' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [19] = $4\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1062' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [19] = $4\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1190' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [19] = $7\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1158' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [19] = $7\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$758' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [3] = $10\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$726' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [3] = $10\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$805' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [18] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$901' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [18] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$869' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [18] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [18] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$965' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [18] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1093' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [18] = $4\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1061' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [18] = $4\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1189' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [18] = $7\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1157' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [18] = $7\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$757' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [2] = $10\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$725' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [2] = $10\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$804' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [17] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$900' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [17] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$868' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [17] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [17] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$964' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [17] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1092' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [17] = $4\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1060' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [17] = $4\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1188' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [17] = $7\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1156' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [17] = $7\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$756' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [1] = $10\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$724' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [1] = $10\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$803' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [16] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$899' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [16] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$867' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [16] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [16] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$963' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [16] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1091' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [16] = $4\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1059' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [16] = $4\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1187' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [16] = $7\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1155' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [16] = $7\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$755' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [0] = $10\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$723' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [0] = $10\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$787' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$788' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$883' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$851' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$789' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$790' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$853' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$979' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [0] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$947' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [0] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$791' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$792' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$855' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$793' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$794' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$857' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$983' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [4] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$951' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [4] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1075' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [0] = $4\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1043' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [0] = $4\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$795' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$859' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$797' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$798' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$893' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$861' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$987' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [8] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$955' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [8] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$799' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$800' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$895' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$863' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$801' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$802' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$645_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$897' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$865' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$991' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [12] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$959' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [12] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1083' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [8] = $4\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1051' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [8] = $4\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1171' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [0] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1139' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [0] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$780' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$748' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$782' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$750' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$781' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$749' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$786' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$784' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$752' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$785' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$783' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$751' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$753' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$754' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$852' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$854' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$980' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [1] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$948' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [1] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$856' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$858' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$984' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [5] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$952' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [5] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1076' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [1] = $4\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1044' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [1] = $4\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$892' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$860' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$894' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$862' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$988' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [9] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$956' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [9] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$896' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$864' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$898' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [15] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$866' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [15] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [13] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$960' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [13] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1084' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [9] = $4\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1052' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [9] = $4\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1172' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [1] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1140' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [1] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$982' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [3] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$950' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [3] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$986' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [7] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$954' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [7] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1078' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [3] = $4\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1046' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [3] = $4\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [11] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$958' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [11] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$994' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [15] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$962' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [15] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1086' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [11] = $4\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1054' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [11] = $4\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1174' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [3] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1142' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [3] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$981' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [2] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$949' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [2] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$985' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [6] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$953' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [6] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1077' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [2] = $4\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1045' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [2] = $4\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$989' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [10] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$957' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [10] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$993' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [14] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$961' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [14] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1085' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [10] = $4\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1053' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [10] = $4\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1173' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [2] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1141' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [2] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1080' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [5] = $4\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1048' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [5] = $4\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1088' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [13] = $4\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1056' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [13] = $4\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1176' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [5] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1144' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [5] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1079' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [4] = $4\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1047' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [4] = $4\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1087' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [12] = $4\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1055' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [12] = $4\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1175' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [4] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1143' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [4] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1082' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [7] = $4\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1050' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [7] = $4\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1090' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [15] = $4\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1058' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [15] = $4\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1178' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [7] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1146' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [7] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1081' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [6] = $4\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1049' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [6] = $4\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1089' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [14] = $4\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1057' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [14] = $4\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1177' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [6] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1145' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [6] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1180' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [9] = $7\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1148' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [9] = $7\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1179' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [8] = $7\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1147' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [8] = $7\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1182' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [11] = $7\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1150' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [11] = $7\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1181' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [10] = $7\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1149' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [10] = $7\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1184' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [13] = $7\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1152' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [13] = $7\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1183' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [12] = $7\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1151' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [12] = $7\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1186' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [15] = $7\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1154' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [15] = $7\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1185' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [14] = $7\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1153' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [14] = $7\buffer[31:0] [22]'.
Removed 0 unused cells and 13 unused wires.

3.18.6. Continuing TECHMAP pass.
Mapping NRISC_ULA.$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102 using $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.

3.18.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 32
Parameter \_TECHMAP_CELLTYPE_ = 40'0010010001110011011100110110100001110010
Generating RTLIL representation for module `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.8. Executing PROC pass (convert processes to netlists).

3.18.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1210'.
Cleaned up 10 empty switches.

3.18.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.8.3. Executing PROC_INIT pass (extract init attributes).

3.18.8.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.8.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1210'.
     1/17: $15\buffer[31:0]
     2/17: $14\buffer[31:0]
     3/17: $13\buffer[31:0]
     4/17: $12\buffer[31:0]
     5/17: $11\buffer[31:0]
     6/17: $10\buffer[31:0]
     7/17: $9\buffer[31:0]
     8/17: $8\buffer[31:0]
     9/17: $7\buffer[31:0]
    10/17: $6\buffer[31:0]
    11/17: $5\buffer[31:0]
    12/17: $4\buffer[31:0]
    13/17: $3\buffer[31:0]
    14/17: $2\buffer[31:0]
    15/17: $1\buffer[31:0]
    16/17: $0\buffer[31:0]
    17/17: $0\overflow[0:0]

3.18.8.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1210'.
No latch inferred for signal `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1210'.

3.18.8.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.8.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1210'.
Removing empty process `$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1210'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$1211 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1213 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1216 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1219 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1222 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1225 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1228 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1231 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1234 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1237 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1240 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1243 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1246 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1249 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1252 ($mux) with simplemap.
Recursively mapping $paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1255 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.10. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1258' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1288' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [31] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1704' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1736' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1606' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [29] = $1\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1638' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [29] = $1\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1286' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [29] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1287' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [30] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1702' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [29] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1734' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [29] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1506' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [25] = $4\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1538' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [25] = $4\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1284' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [27] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1285' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [28] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1700' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [27] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1732' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [27] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1602' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [25] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1634' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [25] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1282' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [25] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1283' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [26] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1698' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [25] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1730' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [25] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1402' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [17] = $7\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1434' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [17] = $7\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1280' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [23] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1281' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [24] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1696' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [23] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1728' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [23] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1598' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [21] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1630' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [21] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1278' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [21] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1279' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [22] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1694' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [21] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1726' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [21] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1498' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [17] = $4\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1530' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [17] = $4\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1276' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [19] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1277' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [20] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1692' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [19] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1724' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [19] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1594' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [17] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1626' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [17] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1274' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [17] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1275' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [18] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1690' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [17] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1722' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [17] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1290' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [1] = $10\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1703' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [30] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1735' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [30] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1605' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [28] = $1\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1637' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [28] = $1\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1701' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [28] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1733' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [28] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1505' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [24] = $4\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1537' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [24] = $4\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1699' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [26] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1731' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [26] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1601' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [24] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1633' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [24] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1697' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [24] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1729' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [24] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1401' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [16] = $7\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1433' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [16] = $7\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1695' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [22] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1727' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [22] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1597' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [20] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1629' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [20] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1693' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [20] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1725' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [20] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1497' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [16] = $4\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1529' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [16] = $4\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1691' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [18] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1723' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [18] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1593' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [16] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1625' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [16] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1273' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [16] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1689' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [16] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1721' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [16] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1289' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [0] = $10\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1272' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1270' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1271' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1268' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1269' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1266' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1267' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1264' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1265' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1262' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1263' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1260' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1261' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1257' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1259' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1211_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1607' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1639' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1507' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [26] = $4\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1539' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [26] = $4\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1603' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [26] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1635' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [26] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1403' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [18] = $7\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1435' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [18] = $7\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1599' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [22] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1631' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [22] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1499' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [18] = $4\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1531' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [18] = $4\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1595' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [18] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1627' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [18] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1291' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [2] = $10\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1608' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1640' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1508' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [27] = $4\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1540' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [27] = $4\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1604' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [27] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1636' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [27] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1404' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [19] = $7\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1436' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [19] = $7\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1600' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [23] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1632' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [23] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1500' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [19] = $4\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1532' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [19] = $4\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1596' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [19] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1628' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [19] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1292' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [3] = $10\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1509' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1541' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1405' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [20] = $7\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1437' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [20] = $7\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1501' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [20] = $4\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1533' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [20] = $4\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1293' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [4] = $10\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1510' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1542' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1406' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [21] = $7\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1438' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [21] = $7\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1502' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [21] = $4\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1534' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [21] = $4\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1294' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [5] = $10\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1511' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1543' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1407' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [22] = $7\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1439' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [22] = $7\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1503' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [22] = $4\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1535' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [22] = $4\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1295' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [6] = $10\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1512' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1544' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1408' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [23] = $7\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1440' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [23] = $7\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1504' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [23] = $4\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1536' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [23] = $4\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1296' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [7] = $10\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1409' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1441' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1297' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [8] = $10\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1410' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1442' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1298' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [9] = $10\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1411' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1443' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1299' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [10] = $10\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1412' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1444' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1300' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [11] = $10\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1413' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1445' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1301' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [12] = $10\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1414' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1446' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1302' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [13] = $10\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1415' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1447' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1303' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [14] = $10\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1416' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1448' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1304' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [15] = $10\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1305' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1306' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1307' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1308' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1309' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1310' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1311' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1312' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1313' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1314' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1315' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1316' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1317' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1318' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1319' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1320' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1321' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [0] = $10\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1322' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [1] = $10\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1323' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [2] = $10\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1324' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [3] = $10\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1325' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [4] = $10\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1326' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [5] = $10\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1327' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [6] = $10\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1328' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [7] = $10\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1329' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [8] = $10\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1330' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [9] = $10\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1331' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [10] = $10\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1332' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [11] = $10\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1333' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [12] = $10\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1334' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [13] = $10\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1335' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [14] = $10\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1336' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [15] = $10\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1337' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1338' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1339' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1340' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1341' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1342' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1343' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1344' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1345' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1346' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1347' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1348' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1349' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1350' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1351' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1352' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1687' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1719' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1589' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [12] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1621' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [12] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1685' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1717' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1489' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [8] = $4\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1521' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [8] = $4\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1683' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1715' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1585' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [8] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1617' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [8] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1681' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1713' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1385' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [0] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1417' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [0] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1679' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1711' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1581' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [4] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1613' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [4] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1677' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1709' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1481' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [0] = $4\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1513' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [0] = $4\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1675' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1707' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1577' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [0] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1609' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [0] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1673' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1705' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1688' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [15] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1720' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [15] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1590' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [13] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1622' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [13] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1686' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1718' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1490' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [9] = $4\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1522' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [9] = $4\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1684' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1716' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1586' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [9] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1618' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [9] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1682' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1714' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1386' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [1] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1418' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [1] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1680' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1712' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1582' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [5] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1614' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [5] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1678' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1710' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1482' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [1] = $4\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1514' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [1] = $4\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1676' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1708' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1578' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [1] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1610' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [1] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1674' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1706' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1591' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [14] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1623' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [14] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1491' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [10] = $4\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1523' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [10] = $4\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1587' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [10] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1619' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [10] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1387' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [2] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1419' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [2] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1583' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [6] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1615' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [6] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1483' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [2] = $4\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1515' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [2] = $4\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1579' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [2] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1611' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [2] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1592' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [15] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1624' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [15] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1492' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [11] = $4\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1524' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [11] = $4\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1588' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [11] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1620' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [11] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1388' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [3] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1420' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [3] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1584' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [7] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1616' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [7] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1484' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [3] = $4\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1516' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [3] = $4\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1580' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [3] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1612' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [3] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1493' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [12] = $4\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1525' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [12] = $4\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1389' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [4] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1421' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [4] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1485' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [4] = $4\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1517' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [4] = $4\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1494' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [13] = $4\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1526' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [13] = $4\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1390' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [5] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1422' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [5] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1486' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [5] = $4\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1518' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [5] = $4\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1495' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [14] = $4\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1527' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [14] = $4\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1391' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [6] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1423' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [6] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1487' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [6] = $4\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1519' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [6] = $4\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1496' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [15] = $4\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1528' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [15] = $4\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1392' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [7] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1424' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [7] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1488' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [7] = $4\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1520' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [7] = $4\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1393' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [8] = $7\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1425' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [8] = $7\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1394' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [9] = $7\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1426' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [9] = $7\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1395' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [10] = $7\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1427' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [10] = $7\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1396' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [11] = $7\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1428' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [11] = $7\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1397' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [12] = $7\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1429' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [12] = $7\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1398' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [13] = $7\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1430' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [13] = $7\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1399' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [14] = $7\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1431' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [14] = $7\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1400' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [15] = $7\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1432' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [15] = $7\buffer[31:0] [23]'.
Removed 0 unused cells and 13 unused wires.

3.18.11. Continuing TECHMAP pass.
Mapping NRISC_ULA.$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103 using $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr.

3.18.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 32
Parameter \_TECHMAP_CELLTYPE_ = 611543148
Generating RTLIL representation for module `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.13. Executing PROC pass (convert processes to netlists).

3.18.13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1776'.
Cleaned up 5 empty switches.

3.18.13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.13.3. Executing PROC_INIT pass (extract init attributes).

3.18.13.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.13.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1776'.
     1/12: $10\buffer[31:0]
     2/12: $9\buffer[31:0]
     3/12: $8\buffer[31:0]
     4/12: $7\buffer[31:0]
     5/12: $6\buffer[31:0]
     6/12: $5\buffer[31:0]
     7/12: $4\buffer[31:0]
     8/12: $3\buffer[31:0]
     9/12: $2\buffer[31:0]
    10/12: $1\buffer[31:0]
    11/12: $0\buffer[31:0]
    12/12: $0\overflow[0:0]

3.18.13.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1776'.
No latch inferred for signal `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1776'.

3.18.13.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.13.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1776'.
Removing empty process `$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1776'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 25 unused wires.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$1777 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1779 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1782 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1785 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1788 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1791 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1794 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1797 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1800 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1803 ($mux) with simplemap.
Recursively mapping $paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1806 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.14. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.15. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1809' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1830' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [22] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1829' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [21] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1827' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [19] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1828' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [20] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1825' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [17] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1826' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [18] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1823' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1824' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [16] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1821' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1822' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1819' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1820' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1817' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1818' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1815' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1816' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1813' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1814' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1811' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1812' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1808' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1810' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1831' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [23] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1832' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [24] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1833' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [25] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1834' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [26] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1835' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [27] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1836' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [28] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1837' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [29] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1838' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [30] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1839' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1777_Y [31] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1840' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1841' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1842' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1843' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1844' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1845' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1846' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1847' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1848' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1849' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1850' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1851' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1852' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1853' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1854' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1855' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1904' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1968' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2032' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2096' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1856' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [16] = $7\buffer[31:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1905' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1969' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2033' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2097' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [1] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1857' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [17] = $7\buffer[31:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1906' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1970' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2034' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [2] = $1\buffer[31:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2098' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [2] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1858' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [18] = $7\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1907' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1971' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2035' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [3] = $1\buffer[31:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2099' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [3] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1859' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [19] = $7\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1908' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1972' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [4] = $3\buffer[31:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2036' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [4] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2100' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [4] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1860' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [20] = $7\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1909' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1973' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [5] = $3\buffer[31:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2037' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [5] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2101' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [5] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1861' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [21] = $7\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1910' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1974' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [6] = $3\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [6] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2102' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [6] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1862' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [22] = $7\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1911' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1975' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [7] = $3\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2039' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [7] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2103' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [7] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1863' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [23] = $7\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1912' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [8] = $5\buffer[31:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1976' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [8] = $3\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2040' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [8] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2104' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [8] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1864' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [24] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1913' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [9] = $5\buffer[31:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1977' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [9] = $3\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2041' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [9] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2105' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [9] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1865' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [25] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1914' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [10] = $5\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1978' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [10] = $3\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2042' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [10] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2106' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [10] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1866' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [26] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1915' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [11] = $5\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1979' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [11] = $3\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2043' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [11] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2107' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [11] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1867' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [27] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1916' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [12] = $5\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1980' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [12] = $3\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2044' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [12] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2108' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [12] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1868' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [28] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1917' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [13] = $5\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1981' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [13] = $3\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2045' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [13] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2109' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [13] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1869' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [29] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1918' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [14] = $5\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1982' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [14] = $3\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2046' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [14] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2110' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [14] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1870' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [30] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1919' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [15] = $5\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1983' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [15] = $3\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [15] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2111' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [15] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1871' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[31:0] [31] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1920' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [16] = $5\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1984' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [16] = $3\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2048' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [16] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2112' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [16] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1921' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [17] = $5\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1985' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [17] = $3\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2049' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [17] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2113' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [17] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1922' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [18] = $5\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1986' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [18] = $3\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [18] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2114' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [18] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1923' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [19] = $5\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1987' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [19] = $3\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2051' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [19] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2115' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [19] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1924' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [20] = $5\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1988' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [20] = $3\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2052' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [20] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2116' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [20] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1925' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [21] = $5\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1989' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [21] = $3\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2053' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [21] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2117' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [21] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1926' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [22] = $5\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1990' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [22] = $3\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2054' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [22] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2118' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [22] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1927' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [23] = $5\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1991' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [23] = $3\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2055' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [23] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2119' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [23] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1928' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [24] = $5\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1992' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [24] = $3\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2056' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [24] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2120' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [24] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1929' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [25] = $5\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1993' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [25] = $3\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2057' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [25] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2121' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [25] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1930' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [26] = $5\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1994' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [26] = $3\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2058' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [26] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2122' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [26] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1931' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [27] = $5\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1995' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [27] = $3\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2059' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [27] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2123' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [27] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1932' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [28] = $5\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1996' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [28] = $3\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2060' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [28] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2124' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [28] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1933' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [29] = $5\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1997' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [29] = $3\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2061' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [29] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2125' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [29] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1934' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [30] = $5\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1998' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [30] = $3\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2062' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [30] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2126' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [30] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1935' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [31] = $5\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1999' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [31] = $3\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2063' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[31:0] [31] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2127' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [31] = \A [30]'.
Removed 0 unused cells and 8 unused wires.

3.18.16. Continuing TECHMAP pass.
Mapping NRISC_ULA.$shl$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:84$104 using $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:95$105 ($or) with simplemap.
Mapping NRISC_ULA.$procdff$370 ($dff) with simplemap.
Mapping NRISC_ULA.$procdff$369 ($dff) with simplemap.
Mapping NRISC_ULA.$procmux$357_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$356_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$355_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$354_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$353_CMP0 ($eq) with simplemap.

3.18.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 32
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=32\S_WIDTH=6'.

3.18.18. Continuing TECHMAP pass.
Mapping NRISC_ULA.$procmux$351 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=6.
Mapping NRISC_ULA.$procmux$352_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2333 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2332 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2331 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2330 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2329 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2328 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2327 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2326 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2325 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2324 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2323 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2322 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2321 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2320 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2319 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2318 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2317 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2316 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2315 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2314 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2313 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2312 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2311 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2310 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2309 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2308 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2307 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2306 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2305 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2304 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$and$<techmap.v>:434$2301 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$and$<techmap.v>:434$2300 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$and$<techmap.v>:434$2299 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$and$<techmap.v>:434$2298 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$and$<techmap.v>:434$2297 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$and$<techmap.v>:434$2296 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$ternary$<techmap.v>:445$2295 ($mux) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$351.$reduce_or$<techmap.v>:445$2294 ($reduce_or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:151$190 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:154$191 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:155$192 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:156$193 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$194 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$195 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$196 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$197 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$198 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$199 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$200 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$201 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$202 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$203 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$204 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$205 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$206 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$207 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$208 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$209 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$210 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$211 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$212 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$213 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$214 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$215 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$216 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$217 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$218 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$219 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$220 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$221 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$222 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$223 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$224 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$225 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$226 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$227 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$228 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$229 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$230 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$231 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$232 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$233 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$234 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$235 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$236 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$237 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$238 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$239 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$240 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$241 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$242 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$243 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$244 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$245 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$246 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$247 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$248 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$249 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$250 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$251 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$252 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$253 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$254 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$255 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$256 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$257 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$258 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$259 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$260 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$261 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$262 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$263 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$264 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$265 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$266 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$267 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$268 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$269 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$270 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$271 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$272 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$273 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$274 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$275 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$276 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$277 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$278 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$279 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$280 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$281 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$282 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$283 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$284 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$285 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$286 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$287 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$288 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$289 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$290 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$291 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$292 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$293 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$294 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$295 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$296 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$297 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$298 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$299 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$300 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$301 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$302 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$303 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$304 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$305 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$306 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$307 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$308 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$309 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$310 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$311 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$312 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$313 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$314 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$315 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$316 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$317 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$318 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$319 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$320 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$321 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$322 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$323 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$324 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$325 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$326 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$327 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$328 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$329 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$330 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$331 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$332 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$333 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$334 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$335 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$336 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$337 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$338 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$339 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$340 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:165$341 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$342 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:167$343 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$344 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:169$345 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:166$347 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=32.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:168$349 ($xor) with simplemap.
No more expansions possible.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2233' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2229 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2231' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2229 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2246' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2242 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2283' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2281 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2257' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2255 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2258' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2255 [1] = \ULA_ctrl [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2271' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2268 [1] = \ULA_ctrl [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$435' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$76_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$436' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:111$78_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$437' (const_and) in module `\NRISC_ULA' with constant driver `\carry = 1'0'.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2284' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2337'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2281 [1] = $auto$simplemap.cc:250:simplemap_eqne$2334 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2284' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2285' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2281 [2] = $auto$simplemap.cc:250:simplemap_eqne$2334 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2285' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2270' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2336'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2268 [0] = $auto$simplemap.cc:250:simplemap_eqne$2334 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2270' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2272' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2268 [2] = $auto$simplemap.cc:250:simplemap_eqne$2334 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2272' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2259' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2255 [2] = $auto$simplemap.cc:250:simplemap_eqne$2334 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2259' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2245' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2337'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2242 [1] = $auto$simplemap.cc:250:simplemap_eqne$2334 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2245' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2244' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2336'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2242 [0] = $auto$simplemap.cc:250:simplemap_eqne$2334 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2244' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2232' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2337'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2229 [1] = $auto$simplemap.cc:250:simplemap_eqne$2334 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2232' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$849' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1767'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [30] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [30]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$849' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$848' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1766'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [29] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [29]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$848' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$847' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1765'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [28] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [28]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$847' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$846' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1764'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [27] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [27]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$846' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$845' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1763'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [26] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [26]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$845' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$844' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1762'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [25] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [25]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$844' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$843' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1761'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [24] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [24]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$843' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$842' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1760'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [23] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [23]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$842' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$841' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1759'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [22] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [22]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$841' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$840' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1758'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [21] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [21]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$840' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$839' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1757'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [20] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [20]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$839' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$838' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1756'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [19] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [19]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$838' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$837' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1755'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [18] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [18]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$837' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$836' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1754'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [17] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [17]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$836' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$835' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1753'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [16] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [16]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$835' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$834' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1752'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [15] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [15]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$834' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$833' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1751'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [14] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [14]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$833' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$832' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1750'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [13] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [13]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$832' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$831' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1749'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [12] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [12]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$831' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$830' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1748'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [11] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [11]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$830' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$829' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1747'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [10] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [10]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$829' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$828' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1746'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [9] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [9]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$828' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$827' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [8] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [8]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$827' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$826' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1744'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [7] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [7]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$826' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$825' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1743'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [6] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [6]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$825' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$824' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1742'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [5] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [5]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$824' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$823' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1741'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [4] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [4]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$823' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$822' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1740'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [3] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [3]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$822' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$821' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1739'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [2] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [2]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$821' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$820' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1738'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [1] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [1]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$820' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$819' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1737'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [0] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [0]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$819' from module `\NRISC_ULA'.
  Cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1768' is identical to cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$auto$simplemap.cc:277:simplemap_mux$850'.
    Redirecting output \Y: $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$1\buffer[31:0] [31] = $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:78$102.$1\buffer[31:0] [31]
    Removing $_MUX_ cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:81$103.$auto$simplemap.cc:277:simplemap_mux$1768' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2250' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2342'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2249 = $auto$simplemap.cc:127:simplemap_reduce$2341
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2250' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2237' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2289'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2236 = $auto$simplemap.cc:127:simplemap_reduce$2288
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2237' from module `\NRISC_ULA'.
Removed a total of 42 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$2194 ($_DFF_P_) from module NRISC_ULA.
Removing $auto$simplemap.cc:420:simplemap_dff$2196 ($_DFF_P_) from module NRISC_ULA.
Replaced 2 DFF cells.

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$paramod\somaUla\TAM=32' cell `\sumsub'.
  removing unused non-port wire \Outsum.
  removing unused non-port wire \carry.
  removing unused non-port wire \carrysom.
  removed 3 unused temporary wires.

3.19.5. Rerunning OPT passes. (Removed registers in this run.)

3.19.6. Executing OPT_EXPR pass (perform const folding).

3.19.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.19.8. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
Finding unused cells or wires in module \NRISC_ULA..

3.19.10. Finished fast OPT passes.

3.20. Executing ABC pass (technology mapping using ABC).

3.20.1. Extracting gate netlist of module `$paramod\somaUla\TAM=32' to `<abc-temp-dir>/input.blif'..
Extracted 189 gates and 254 wires to a netlist network with 65 inputs and 33 outputs.

3.20.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              AOI3 cells:       15
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:       27
ABC RESULTS:               NOT cells:       57
ABC RESULTS:              OAI3 cells:       15
ABC RESULTS:                OR cells:        4
ABC RESULTS:              XNOR cells:       32
ABC RESULTS:               XOR cells:       64
ABC RESULTS:        internal signals:      156
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       33
Removing temp directory.

3.20.2. Extracting gate netlist of module `\NRISC_ULA' to `<abc-temp-dir>/input.blif'..
Extracted 1099 gates and 1169 wires to a netlist network with 68 inputs and 33 outputs.

3.20.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      125
ABC RESULTS:              AOI3 cells:       64
ABC RESULTS:              AOI4 cells:       18
ABC RESULTS:               MUX cells:      392
ABC RESULTS:              NAND cells:       29
ABC RESULTS:               NOR cells:       46
ABC RESULTS:               NOT cells:      117
ABC RESULTS:              OAI3 cells:       67
ABC RESULTS:              OAI4 cells:       14
ABC RESULTS:                OR cells:       51
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       53
ABC RESULTS:        internal signals:     1068
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3346' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3345' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3343' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3561' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3342' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3339' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3559' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3788' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3790' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3271' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3278' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3288' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3305' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3525' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3527' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3523' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3522' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3524' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3519' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3518' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3520' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3761' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3763' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3404' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3478' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3480' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3476' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3475' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3477' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3472' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3471' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3473' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3738' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3740' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3429' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3426' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3430' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3424' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3423' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3425' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3420' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3419' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3421' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3712' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3714' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3629' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3627' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3838' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3840' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3594' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3592' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3811' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3813' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3660' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3658' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3861' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3863' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3563' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3338' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3336' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3558' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3560' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3564' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3528' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3516' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3515' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3517' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3521' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3529' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3481' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3469' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3468' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3470' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3474' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3482' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3431' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3417' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3416' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3418' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3422' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3432' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3347' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3344' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3340' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3687' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3689' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3662' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3657' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3659' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3663' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3631' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3626' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3628' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3632' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3596' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3591' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3593' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3597' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3348' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3268' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3335' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3337' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3341' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$3241$auto$blifparse.cc:286:parse_blif$3349' in module `NRISC_ULA'.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=32'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=32..
  removing unused non-port wire \Baux.
  removing unused non-port wire \w.
  removing unused non-port wire \x.
  removing unused non-port wire \y.
  removed 4 unused temporary wires.
Finding unused cells or wires in module \NRISC_ULA..
  removing unused non-port wire \OUT[1].
  removing unused non-port wire \OUT[2].
  removing unused non-port wire \OUT[3].
  removing unused non-port wire \OUT[4].
  removing unused non-port wire \OUT[5].
  removing unused non-port wire \OUT[6].
  removing unused non-port wire \OUT[7].
  removed 7 unused temporary wires.

3.21.5. Finished fast OPT passes.

3.22. Executing HIERARCHY pass (managing design hierarchy).

3.22.1. Analyzing design hierarchy..
Top module:  \NRISC_ULA

3.22.2. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Removing unused module `$paramod\somaUla\TAM=32'.
Removed 1 unused modules.

3.23. Printing statistics.

=== NRISC_ULA ===

   Number of wires:                968
   Number of wire bits:           1101
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1024
     $_AND_                        125
     $_AOI3_                        64
     $_AOI4_                        18
     $_DFF_P_                       33
     $_MUX_                        392
     $_NAND_                        29
     $_NOR_                         46
     $_NOT_                        117
     $_OAI3_                        67
     $_OAI4_                        14
     $_OR_                          51
     $_XNOR_                        15
     $_XOR_                         53

3.24. Executing CHECK pass (checking for obvious problems).
checking module NRISC_ULA..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=7.98) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=7.98) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=10.32) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\NRISC_ULA':
  mapped 33 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NRISC_ULA..

5.8. Executing OPT_EXPR pass (perform const folding).

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\NRISC_ULA' to `<abc-temp-dir>/input.blif'..
Extracted 991 gates and 1059 wires to a netlist network with 68 inputs and 33 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/gscl45nm/gscl45nm.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "gscl45nm" from "/usr/local/share/qflow/tech/gscl45nm/gscl45nm.lib" has 25 cells (6 skipped: 4 seq; 2 tri-state; 0 no func).  Time =     0.01 sec
ABC: Memory =    0.36 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:      634
ABC RESULTS:           AOI21X1 cells:       42
ABC RESULTS:           AOI22X1 cells:        2
ABC RESULTS:             INVX1 cells:       59
ABC RESULTS:            MUX2X1 cells:      104
ABC RESULTS:           NAND2X1 cells:       76
ABC RESULTS:           NAND3X1 cells:       64
ABC RESULTS:            NOR2X1 cells:       15
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       38
ABC RESULTS:             OR2X2 cells:      462
ABC RESULTS:           XNOR2X1 cells:        4
ABC RESULTS:            XOR2X1 cells:        7
ABC RESULTS:        internal signals:      958
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
No more expansions possible.
Removed 0 unused cells and 1061 unused wires.

8. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port NRISC_ULA.ULA_A: Missing option -inpad.
Don't map input port NRISC_ULA.ULA_B: Missing option -inpad.
Mapping port NRISC_ULA.ULA_OUT using BUFX2.
Don't map input port NRISC_ULA.ULA_ctrl: Missing option -inpad.
Mapping port NRISC_ULA.ULA_flags using BUFX2.
Don't map input port NRISC_ULA.clk: Missing option -inpad.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NRISC_ULA..

9.8. Executing OPT_EXPR pass (perform const folding).

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing BLIF backend.

11. Printing statistics.

=== NRISC_ULA ===

   Number of wires:               1485
   Number of wire bits:           1647
   Number of public wires:        1485
   Number of public wire bits:    1647
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1576
     AND2X2                        634
     AOI21X1                        42
     AOI22X1                         2
     BUFX2                          35
     DFFPOSX1                       33
     INVX1                          59
     MUX2X1                        104
     NAND2X1                        76
     NAND3X1                        64
     NOR2X1                         15
     NOR3X1                          1
     OAI21X1                        38
     OR2X2                         462
     XNOR2X1                         4
     XOR2X1                          7

End of script. Logfile hash: b5a39f5bba
CPU: user 1.58s system 0.04s, MEM: 43.87 MB total, 16.76 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 17% 21x opt_expr (0 sec), 14% 17x opt_merge (0 sec), ...
Cleaning up output syntax
ypostproc.tcl NRISC_ULA_mapped.blif NRISC_ULA /usr/local/share/qflow/tech/gscl45nm/gscl45nm.sh
Cleaning up blif file syntax
Running blifFanout (iterative)
Each iteration calls:
blifFanout -l 200 -c 50 -I NRISC_ULA_nofanout -p /usr/local/share/qflow/tech/gscl45nm/gscl45nm.lib  -b BUFX2 -i A -o Y tmp.blif NRISC_ULA.blif

Parsing library "gscl45nm"
End of library at line 6016
Lib Read:  Processed 6017 lines.
Top internal fanout is 63 (load 250.776) from node _684_,
driven by INVX1 with strength 64.0522 (fF driven at latency 200)
Top fanout load-to-strength ratio is 2.14239 (latency = 428.478 ps)
Top input node fanout is 73 (load 283.039) from node ULA_B<1>.
Warning 1: load of 88.3178 is 1.43461 times greater than strongest gate XOR2X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
3 gates exceed specified minimum load.
139 buffers were added.
6 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 445    	Out: 439    	-6
	"2" gates	In: 1131    	Out: 1137    	+6

Number of gates changed: 145
gates resized: 145
Parsing library "gscl45nm"
End of library at line 6016
Lib Read:  Processed 6017 lines.
Top internal fanout is 16 (load 202.281) from node _729_,
driven by OR2X2 with strength 455.322 (fF driven at latency 200)
Top fanout load-to-strength ratio is 0.580394 (latency = 116.079 ps)
Top input node fanout is 11 (load 27.3799) from node ULA_ctrl<2>.
0 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 439    	Out: 439    	+0
	"2" gates	In: 1276    	Out: 1276    	+0

Number of gates changed: 0
gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula
Files:
   Verilog: /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.rtl.v
   Verilog: /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.rtlnopwr.v
   Spice:   /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
Synthesis script ended on seg jan 8 23:09:53 -02 2018
