---
description: >-
  Terminology conflicting with SystemVerilog/UVM and so on. Specific and
  important concepts.
---

# Terminology and conventions

>



