\doxysection{stm32g4xx\+\_\+ll\+\_\+system.\+h}
\hypertarget{stm32g4xx__ll__system_8h_source}{}\label{stm32g4xx__ll__system_8h_source}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_system.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_system.h}}
\mbox{\hyperlink{stm32g4xx__ll__system_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00033\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32G4xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ \_\_STM32G4xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00036\ }
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00038\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00040\ }
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx_8h}{stm32g4xx.h}}"{}}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#if\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ ||\ defined\ (VREFBUF)}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00055\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Defines\ used\ for\ position\ in\ the\ register\ */}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ DBGMCU\_REVID\_POSITION\ \ \ \ \ \ \ \ \ (uint32\_t)POSITION\_VAL(DBGMCU\_IDCODE\_REV\_ID)}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ FLASH\_PDKEY1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x04152637U\ }}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ FLASH\_PDKEY2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFAFBFCFDU\ }}
\DoxyCodeLine{00076\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00077\ }
\DoxyCodeLine{00078\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00079\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_SYSTEMFLASH\ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_MEMRMP\_MEM\_MODE\_1\ |\ SYSCFG\_MEMRMP\_MEM\_MODE\_0)\ }}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1\_R)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_FMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\_R\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_QUADSPI\ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_MEMRMP\_MEM\_MODE\_2\ |\ SYSCFG\_MEMRMP\_MEM\_MODE\_1)\ }}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_MEMRMP\_FB\_MODE)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BANKMODE\_BANK1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BANKMODE\_BANK2\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_FB\_MODE\ \ \ \ \ }}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_MEMRMP\_FB\_MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB6\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ }}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB7\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ }}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR1\_I2C\_PB8\_FMP)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB8\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ }}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR1\_I2C\_PB9\_FMP)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB9\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ }}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C1\ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C2\ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C3\ \ \ \ SYSCFG\_CFGR1\_I2C3\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C4\ \ \ \ SYSCFG\_CFGR1\_I2C4\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\ \ }}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\ \ }}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM\_PARITY\ \ \ \ \ SYSCFG\_CFGR2\_SPL\ \ \ }}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_LOCKUP\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\ \ \ }}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE0\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE0\ \ }}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE1\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE1\ \ }}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE2\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE2\ \ }}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE3\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE3\ \ }}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE4\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE4\ \ }}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE5\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE5\ \ }}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE6\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE6\ \ }}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE7\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE7\ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE8\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE8\ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE9\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE9\ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_SWPR\_PAGE10)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE10\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE10\ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE11\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE11\ }}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE12\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE12\ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE13\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE13\ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE14\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE14\ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE15\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE15\ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE16\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE16\ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE17\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE17\ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE18\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE18\ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE19\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE19\ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE20\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE20\ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE21\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE21\ }}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE22\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE22\ }}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE23\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE23\ }}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE24\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE24\ }}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE25\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE25\ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE26\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE26\ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE27\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE27\ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE28\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE28\ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE29\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE29\ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE30\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE30\ }}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE31\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE31\ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_SWPR\_PAGE10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_ASYNCH\ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE1\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_0)\ }}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE2\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_1)\ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE4\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE)\ \ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\ \ \ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM3\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\ \ \ }}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM4\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\ \ \ }}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM5\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\ \ \ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM6\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\ \ \ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM7\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\ \ \ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_RTC\_STOP\ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_WWDG\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\ \ \ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_IWDG\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\ \ \ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C1\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\ \ \ }}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\ \ \ }}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C3\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\ \ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_LPTIM1\_STOP\ \ \ \ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\ }}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_I2C4\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\ \ \ }}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM1\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\ \ \ \ \ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM8\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\ \ \ \ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM15\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\ \ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM16\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\ \ \ \ }}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM17\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\ \ \ \ }}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM20\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\ \ \ \ }}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_HRTIM1\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\ \ \ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#if\ defined(VREFBUF)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE0\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VREFBUF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_0WS\ \ \ }}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_1WS\ \ \ }}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_2WS\ \ \ }}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_3WS\ \ \ }}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_4WS\ \ \ }}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#if\ defined(FLASH\_ACR\_LATENCY\_5WS)}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_5WS\ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_6WS\ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_7WS\ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_8WS\ \ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_9WS\ \ \ }}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_10WS\ \ }}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_11WS\ \ }}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_12WS\ \ }}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_13WS\ \ }}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_14WS\ \ }}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_15WS\ \ }}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FLASH\_ACR\_LATENCY\_5WS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00344\ }
\DoxyCodeLine{00345\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00367\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetRemapMemory(uint32\_t\ Memory)}
\DoxyCodeLine{00368\ \{}
\DoxyCodeLine{00369\ \ \ MODIFY\_REG(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\_MEMRMP\_MEM\_MODE}},\ Memory);}
\DoxyCodeLine{00370\ \}}
\DoxyCodeLine{00371\ }
\DoxyCodeLine{00384\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetRemapMemory(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00385\ \{}
\DoxyCodeLine{00386\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\_MEMRMP\_MEM\_MODE}}));}
\DoxyCodeLine{00387\ \}}
\DoxyCodeLine{00388\ }
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_MEMRMP\_FB\_MODE)}}
\DoxyCodeLine{00398\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetFlashBankMode(uint32\_t\ Bank)}
\DoxyCodeLine{00399\ \{}
\DoxyCodeLine{00400\ \ \ MODIFY\_REG(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\_MEMRMP\_FB\_MODE}},\ Bank);}
\DoxyCodeLine{00401\ \}}
\DoxyCodeLine{00402\ }
\DoxyCodeLine{00410\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashBankMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00411\ \{}
\DoxyCodeLine{00412\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\_MEMRMP\_FB\_MODE}}));}
\DoxyCodeLine{00413\ \}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_MEMRMP\_FB\_MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00415\ }
\DoxyCodeLine{00430\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00431\ \{}
\DoxyCodeLine{00432\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\_CFGR1\_BOOSTEN}});}
\DoxyCodeLine{00433\ \}}
\DoxyCodeLine{00434\ }
\DoxyCodeLine{00449\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00450\ \{}
\DoxyCodeLine{00451\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\_CFGR1\_BOOSTEN}});}
\DoxyCodeLine{00452\ \}}
\DoxyCodeLine{00453\ }
\DoxyCodeLine{00471\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00472\ \{}
\DoxyCodeLine{00473\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ ConfigFastModePlus);}
\DoxyCodeLine{00474\ \}}
\DoxyCodeLine{00475\ }
\DoxyCodeLine{00493\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00494\ \{}
\DoxyCodeLine{00495\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ ConfigFastModePlus);}
\DoxyCodeLine{00496\ \}}
\DoxyCodeLine{00497\ }
\DoxyCodeLine{00503\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00504\ \{}
\DoxyCodeLine{00505\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}});}
\DoxyCodeLine{00506\ \}}
\DoxyCodeLine{00507\ }
\DoxyCodeLine{00513\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00514\ \{}
\DoxyCodeLine{00515\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}});}
\DoxyCodeLine{00516\ \}}
\DoxyCodeLine{00517\ }
\DoxyCodeLine{00523\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00524\ \{}
\DoxyCodeLine{00525\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}});}
\DoxyCodeLine{00526\ \}}
\DoxyCodeLine{00527\ }
\DoxyCodeLine{00533\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00534\ \{}
\DoxyCodeLine{00535\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}});}
\DoxyCodeLine{00536\ \}}
\DoxyCodeLine{00537\ }
\DoxyCodeLine{00543\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00544\ \{}
\DoxyCodeLine{00545\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}});}
\DoxyCodeLine{00546\ \}}
\DoxyCodeLine{00547\ }
\DoxyCodeLine{00553\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00554\ \{}
\DoxyCodeLine{00555\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}});}
\DoxyCodeLine{00556\ \}}
\DoxyCodeLine{00557\ }
\DoxyCodeLine{00563\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00564\ \{}
\DoxyCodeLine{00565\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}});}
\DoxyCodeLine{00566\ \}}
\DoxyCodeLine{00567\ }
\DoxyCodeLine{00573\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00574\ \{}
\DoxyCodeLine{00575\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}});}
\DoxyCodeLine{00576\ \}}
\DoxyCodeLine{00577\ }
\DoxyCodeLine{00583\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00584\ \{}
\DoxyCodeLine{00585\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}});}
\DoxyCodeLine{00586\ \}}
\DoxyCodeLine{00587\ }
\DoxyCodeLine{00593\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00594\ \{}
\DoxyCodeLine{00595\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}});}
\DoxyCodeLine{00596\ \}}
\DoxyCodeLine{00597\ }
\DoxyCodeLine{00603\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00604\ \{}
\DoxyCodeLine{00605\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}});}
\DoxyCodeLine{00606\ \}}
\DoxyCodeLine{00607\ }
\DoxyCodeLine{00613\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00614\ \{}
\DoxyCodeLine{00615\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}});}
\DoxyCodeLine{00616\ \}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00623\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00624\ \{}
\DoxyCodeLine{00625\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00626\ \}}
\DoxyCodeLine{00627\ }
\DoxyCodeLine{00633\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00634\ \{}
\DoxyCodeLine{00635\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00636\ \}}
\DoxyCodeLine{00637\ }
\DoxyCodeLine{00643\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00644\ \{}
\DoxyCodeLine{00645\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00646\ \}}
\DoxyCodeLine{00647\ }
\DoxyCodeLine{00653\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00654\ \{}
\DoxyCodeLine{00655\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00656\ \}}
\DoxyCodeLine{00657\ }
\DoxyCodeLine{00663\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00664\ \{}
\DoxyCodeLine{00665\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00666\ \}}
\DoxyCodeLine{00667\ }
\DoxyCodeLine{00673\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00674\ \{}
\DoxyCodeLine{00675\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00676\ \}}
\DoxyCodeLine{00677\ }
\DoxyCodeLine{00713\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetEXTISource(uint32\_t\ Port,\ uint32\_t\ Line)}
\DoxyCodeLine{00714\ \{}
\DoxyCodeLine{00715\ \ \ MODIFY\_REG(SYSCFG-\/>EXTICR[Line\ \&\ 0x3U],\ (Line\ >>\ 16U),\ Port\ <<\ (POSITION\_VAL((Line\ >>\ 16U))\ \&\ 0x1FU)\ );}
\DoxyCodeLine{00716\ \}}
\DoxyCodeLine{00717\ }
\DoxyCodeLine{00752\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetEXTISource(uint32\_t\ Line)}
\DoxyCodeLine{00753\ \{}
\DoxyCodeLine{00754\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>EXTICR[Line\ \&\ 0x3U],\ (Line\ >>\ 16U))\ >>\ (POSITION\_VAL(Line\ >>\ 16U)\ \&\ 0x1FU));}
\DoxyCodeLine{00755\ \}}
\DoxyCodeLine{00756\ }
\DoxyCodeLine{00766\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableCCMSRAMErase(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00767\ \{}
\DoxyCodeLine{00768\ \ \ \textcolor{comment}{/*\ Starts\ a\ hardware\ CCMSRAM\ erase\ operation*/}}
\DoxyCodeLine{00769\ \ \ SET\_BIT(SYSCFG-\/>SCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03ce77d50b0a70c5436ccdaac83a75d}{SYSCFG\_SCSR\_CCMER}});}
\DoxyCodeLine{00770\ \}}
\DoxyCodeLine{00771\ }
\DoxyCodeLine{00777\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsCCMSRAMEraseOngoing(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00778\ \{}
\DoxyCodeLine{00779\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>SCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbcb571cb43923c7237d3bceb4043d9}{SYSCFG\_SCSR\_CCMBSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbcb571cb43923c7237d3bceb4043d9}{SYSCFG\_SCSR\_CCMBSY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00780\ \}}
\DoxyCodeLine{00781\ }
\DoxyCodeLine{00795\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetTIMBreakInputs(uint32\_t\ Break)}
\DoxyCodeLine{00796\ \{}
\DoxyCodeLine{00797\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\_CFGR2\_CLL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\_CFGR2\_SPL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\_CFGR2\_PVDL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\_CFGR2\_ECCL}},\ Break);}
\DoxyCodeLine{00798\ \}}
\DoxyCodeLine{00799\ }
\DoxyCodeLine{00812\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetTIMBreakInputs(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00813\ \{}
\DoxyCodeLine{00814\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\_CFGR2\_CLL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\_CFGR2\_SPL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\_CFGR2\_PVDL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\_CFGR2\_ECCL}}));}
\DoxyCodeLine{00815\ \}}
\DoxyCodeLine{00816\ }
\DoxyCodeLine{00822\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsActiveFlag\_SP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00823\ \{}
\DoxyCodeLine{00824\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00825\ \}}
\DoxyCodeLine{00826\ }
\DoxyCodeLine{00832\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_ClearFlag\_SP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00833\ \{}
\DoxyCodeLine{00834\ \ \ SET\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}});}
\DoxyCodeLine{00835\ \}}
\DoxyCodeLine{00836\ }
\DoxyCodeLine{00878\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableCCMSRAMPageWRP(uint32\_t\ CCMSRAMWRP)}
\DoxyCodeLine{00879\ \{}
\DoxyCodeLine{00880\ \ \ SET\_BIT(SYSCFG-\/>SWPR,\ CCMSRAMWRP);}
\DoxyCodeLine{00881\ \}}
\DoxyCodeLine{00882\ }
\DoxyCodeLine{00888\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_LockCCMSRAMWRP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00889\ \{}
\DoxyCodeLine{00890\ \ \ \textcolor{comment}{/*\ Writing\ a\ wrong\ key\ reactivates\ the\ write\ protection\ */}}
\DoxyCodeLine{00891\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0x00);}
\DoxyCodeLine{00892\ \}}
\DoxyCodeLine{00893\ }
\DoxyCodeLine{00899\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_UnlockCCMSRAMWRP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00900\ \{}
\DoxyCodeLine{00901\ \ \ \textcolor{comment}{/*\ unlock\ the\ write\ protection\ of\ the\ CCMER\ bit\ */}}
\DoxyCodeLine{00902\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0xCA);}
\DoxyCodeLine{00903\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0x53);}
\DoxyCodeLine{00904\ \}}
\DoxyCodeLine{00905\ }
\DoxyCodeLine{00920\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetDeviceID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00921\ \{}
\DoxyCodeLine{00922\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_DEV\_ID));}
\DoxyCodeLine{00923\ \}}
\DoxyCodeLine{00924\ }
\DoxyCodeLine{00931\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetRevisionID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00932\ \{}
\DoxyCodeLine{00933\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_REV\_ID)\ >>\ (DBGMCU\_REVID\_POSITION\ \&\ 0x1FU));}
\DoxyCodeLine{00934\ \}}
\DoxyCodeLine{00935\ }
\DoxyCodeLine{00941\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00942\ \{}
\DoxyCodeLine{00943\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEP);}
\DoxyCodeLine{00944\ \}}
\DoxyCodeLine{00945\ }
\DoxyCodeLine{00951\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00952\ \{}
\DoxyCodeLine{00953\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEP);}
\DoxyCodeLine{00954\ \}}
\DoxyCodeLine{00955\ }
\DoxyCodeLine{00961\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00962\ \{}
\DoxyCodeLine{00963\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOP);}
\DoxyCodeLine{00964\ \}}
\DoxyCodeLine{00965\ }
\DoxyCodeLine{00971\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00972\ \{}
\DoxyCodeLine{00973\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOP);}
\DoxyCodeLine{00974\ \}}
\DoxyCodeLine{00975\ }
\DoxyCodeLine{00981\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00982\ \{}
\DoxyCodeLine{00983\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBY);}
\DoxyCodeLine{00984\ \}}
\DoxyCodeLine{00985\ }
\DoxyCodeLine{00991\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00992\ \{}
\DoxyCodeLine{00993\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBY);}
\DoxyCodeLine{00994\ \}}
\DoxyCodeLine{00995\ }
\DoxyCodeLine{01008\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_SetTracePinAssignment(uint32\_t\ PinAssignment)}
\DoxyCodeLine{01009\ \{}
\DoxyCodeLine{01010\ \ \ MODIFY\_REG(DBGMCU-\/>CR,\ DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE,\ PinAssignment);}
\DoxyCodeLine{01011\ \}}
\DoxyCodeLine{01012\ }
\DoxyCodeLine{01024\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetTracePinAssignment(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01025\ \{}
\DoxyCodeLine{01026\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE));}
\DoxyCodeLine{01027\ \}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01050\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01051\ \{}
\DoxyCodeLine{01052\ \ \ SET\_BIT(DBGMCU-\/>APB1FZR1,\ Periphs);}
\DoxyCodeLine{01053\ \}}
\DoxyCodeLine{01054\ }
\DoxyCodeLine{01064\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01065\ \{}
\DoxyCodeLine{01066\ \ \ SET\_BIT(DBGMCU-\/>APB1FZR2,\ Periphs);}
\DoxyCodeLine{01067\ \}}
\DoxyCodeLine{01068\ }
\DoxyCodeLine{01090\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01091\ \{}
\DoxyCodeLine{01092\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1FZR1,\ Periphs);}
\DoxyCodeLine{01093\ \}}
\DoxyCodeLine{01094\ }
\DoxyCodeLine{01104\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01105\ \{}
\DoxyCodeLine{01106\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1FZR2,\ Periphs);}
\DoxyCodeLine{01107\ \}}
\DoxyCodeLine{01108\ }
\DoxyCodeLine{01124\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01125\ \{}
\DoxyCodeLine{01126\ \ \ SET\_BIT(DBGMCU-\/>APB2FZ,\ Periphs);}
\DoxyCodeLine{01127\ \}}
\DoxyCodeLine{01128\ }
\DoxyCodeLine{01144\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01145\ \{}
\DoxyCodeLine{01146\ \ \ CLEAR\_BIT(DBGMCU-\/>APB2FZ,\ Periphs);}
\DoxyCodeLine{01147\ \}}
\DoxyCodeLine{01148\ }
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#if\ defined(VREFBUF)}}
\DoxyCodeLine{01163\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01164\ \{}
\DoxyCodeLine{01165\ \ \ SET\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\_CSR\_ENVR}});}
\DoxyCodeLine{01166\ \}}
\DoxyCodeLine{01167\ }
\DoxyCodeLine{01173\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01174\ \{}
\DoxyCodeLine{01175\ \ \ CLEAR\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\_CSR\_ENVR}});}
\DoxyCodeLine{01176\ \}}
\DoxyCodeLine{01177\ }
\DoxyCodeLine{01183\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_EnableHIZ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01184\ \{}
\DoxyCodeLine{01185\ \ \ SET\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\_CSR\_HIZ}});}
\DoxyCodeLine{01186\ \}}
\DoxyCodeLine{01187\ }
\DoxyCodeLine{01193\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_DisableHIZ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01194\ \{}
\DoxyCodeLine{01195\ \ \ CLEAR\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\_CSR\_HIZ}});}
\DoxyCodeLine{01196\ \}}
\DoxyCodeLine{01197\ }
\DoxyCodeLine{01207\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_SetVoltageScaling(uint32\_t\ Scale)}
\DoxyCodeLine{01208\ \{}
\DoxyCodeLine{01209\ \ \ MODIFY\_REG(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\_CSR\_VRS}},\ Scale);}
\DoxyCodeLine{01210\ \}}
\DoxyCodeLine{01211\ }
\DoxyCodeLine{01220\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_GetVoltageScaling(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01221\ \{}
\DoxyCodeLine{01222\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\_CSR\_VRS}}));}
\DoxyCodeLine{01223\ \}}
\DoxyCodeLine{01224\ }
\DoxyCodeLine{01230\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_IsVREFReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01231\ \{}
\DoxyCodeLine{01232\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\_CSR\_VRR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\_CSR\_VRR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01233\ \}}
\DoxyCodeLine{01234\ }
\DoxyCodeLine{01240\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_GetTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01241\ \{}
\DoxyCodeLine{01242\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(VREFBUF-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\_CCR\_TRIM}}));}
\DoxyCodeLine{01243\ \}}
\DoxyCodeLine{01244\ }
\DoxyCodeLine{01251\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_SetTrimming(uint32\_t\ Value)}
\DoxyCodeLine{01252\ \{}
\DoxyCodeLine{01253\ \ \ WRITE\_REG(VREFBUF-\/>CCR,\ Value);}
\DoxyCodeLine{01254\ \}}
\DoxyCodeLine{01255\ }
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VREFBUF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01260\ }
\DoxyCodeLine{01289\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_SetLatency(uint32\_t\ Latency)}
\DoxyCodeLine{01290\ \{}
\DoxyCodeLine{01291\ \ \ MODIFY\_REG(FLASH-\/>ACR,\ FLASH\_ACR\_LATENCY,\ Latency);}
\DoxyCodeLine{01292\ \}}
\DoxyCodeLine{01293\ }
\DoxyCodeLine{01317\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_GetLatency(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01318\ \{}
\DoxyCodeLine{01319\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_LATENCY));}
\DoxyCodeLine{01320\ \}}
\DoxyCodeLine{01321\ }
\DoxyCodeLine{01327\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnablePrefetch(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01328\ \{}
\DoxyCodeLine{01329\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN);}
\DoxyCodeLine{01330\ \}}
\DoxyCodeLine{01331\ }
\DoxyCodeLine{01337\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisablePrefetch(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01338\ \{}
\DoxyCodeLine{01339\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN);}
\DoxyCodeLine{01340\ \}}
\DoxyCodeLine{01341\ }
\DoxyCodeLine{01347\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_IsPrefetchEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01348\ \{}
\DoxyCodeLine{01349\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN)\ ==\ (FLASH\_ACR\_PRFTEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01350\ \}}
\DoxyCodeLine{01351\ }
\DoxyCodeLine{01357\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableInstCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01358\ \{}
\DoxyCodeLine{01359\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICEN);}
\DoxyCodeLine{01360\ \}}
\DoxyCodeLine{01361\ }
\DoxyCodeLine{01367\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableInstCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01368\ \{}
\DoxyCodeLine{01369\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICEN);}
\DoxyCodeLine{01370\ \}}
\DoxyCodeLine{01371\ }
\DoxyCodeLine{01377\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableDataCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01378\ \{}
\DoxyCodeLine{01379\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCEN);}
\DoxyCodeLine{01380\ \}}
\DoxyCodeLine{01381\ }
\DoxyCodeLine{01387\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableDataCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01388\ \{}
\DoxyCodeLine{01389\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCEN);}
\DoxyCodeLine{01390\ \}}
\DoxyCodeLine{01391\ }
\DoxyCodeLine{01398\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableInstCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01399\ \{}
\DoxyCodeLine{01400\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICRST);}
\DoxyCodeLine{01401\ \}}
\DoxyCodeLine{01402\ }
\DoxyCodeLine{01408\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableInstCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01409\ \{}
\DoxyCodeLine{01410\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICRST);}
\DoxyCodeLine{01411\ \}}
\DoxyCodeLine{01412\ }
\DoxyCodeLine{01419\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableDataCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01420\ \{}
\DoxyCodeLine{01421\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCRST);}
\DoxyCodeLine{01422\ \}}
\DoxyCodeLine{01423\ }
\DoxyCodeLine{01429\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableDataCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01430\ \{}
\DoxyCodeLine{01431\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCRST);}
\DoxyCodeLine{01432\ \}}
\DoxyCodeLine{01433\ }
\DoxyCodeLine{01446\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableRunPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01447\ \{}
\DoxyCodeLine{01448\ \ \ \textcolor{comment}{/*\ Following\ values\ must\ be\ written\ consecutively\ to\ unlock\ the\ RUN\_PD\ bit\ in}}
\DoxyCodeLine{01449\ \textcolor{comment}{\ \ \ \ \ FLASH\_ACR\ */}}
\DoxyCodeLine{01450\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga75e165b072d1c66e15bab68f4b5bb969}{FLASH\_PDKEY1}});}
\DoxyCodeLine{01451\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga4fac68eedf8c34c59d1953525819748d}{FLASH\_PDKEY2}});}
\DoxyCodeLine{01452\ \ \ SET\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\_ACR\_RUN\_PD}});}
\DoxyCodeLine{01453\ \}}
\DoxyCodeLine{01454\ }
\DoxyCodeLine{01462\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableRunPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01463\ \{}
\DoxyCodeLine{01464\ \ \ \textcolor{comment}{/*\ Following\ values\ must\ be\ written\ consecutively\ to\ unlock\ the\ RUN\_PD\ bit\ in}}
\DoxyCodeLine{01465\ \textcolor{comment}{\ \ \ \ \ FLASH\_ACR\ */}}
\DoxyCodeLine{01466\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga75e165b072d1c66e15bab68f4b5bb969}{FLASH\_PDKEY1}});}
\DoxyCodeLine{01467\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga4fac68eedf8c34c59d1953525819748d}{FLASH\_PDKEY2}});}
\DoxyCodeLine{01468\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\_ACR\_RUN\_PD}});}
\DoxyCodeLine{01469\ \}}
\DoxyCodeLine{01470\ }
\DoxyCodeLine{01478\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableSleepPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01479\ \{}
\DoxyCodeLine{01480\ \ \ SET\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\_ACR\_SLEEP\_PD}});}
\DoxyCodeLine{01481\ \}}
\DoxyCodeLine{01482\ }
\DoxyCodeLine{01488\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableSleepPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01489\ \{}
\DoxyCodeLine{01490\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\_ACR\_SLEEP\_PD}});}
\DoxyCodeLine{01491\ \}}
\DoxyCodeLine{01492\ }
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ ||\ defined\ (VREFBUF)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01506\ }
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01512\ \}}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01514\ }
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32G4xx\_LL\_SYSTEM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01516\ }

\end{DoxyCode}
