Analysis & Synthesis report for som_2_bits_pf
Wed Jun 20 09:37:54 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jun 20 09:37:53 2018            ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; som_2_bits_pf                                ;
; Top-level Entity Name       ; som_2_bits_pf                                ;
; Family                      ; MAX7000S                                     ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+----------------------------------------------------------------------------+---------------+---------------+
; Option                                                                     ; Setting       ; Default Value ;
+----------------------------------------------------------------------------+---------------+---------------+
; Top-level entity name                                                      ; som_2_bits_pf ; som_2_bits_pf ;
; Family name                                                                ; MAX7000S      ; Stratix II    ;
; Type of Retiming Performed During Resynthesis                              ; Full          ;               ;
; Resynthesis Optimization Effort                                            ; Normal        ;               ;
; Physical Synthesis Level for Resynthesis                                   ; Normal        ;               ;
; Use Generated Physical Constraints File                                    ; On            ;               ;
; Use smart compilation                                                      ; Off           ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On            ; On            ;
; Enable compact report table                                                ; Off           ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off           ; Off           ;
; Preserve fewer node names                                                  ; On            ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off           ; Off           ;
; Verilog Version                                                            ; Verilog_2001  ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993     ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto          ; Auto          ;
; Safe State Machine                                                         ; Off           ; Off           ;
; Extract Verilog State Machines                                             ; On            ; On            ;
; Extract VHDL State Machines                                                ; On            ; On            ;
; Ignore Verilog initial constructs                                          ; Off           ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000          ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250           ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On            ; On            ;
; Parallel Synthesis                                                         ; On            ; On            ;
; NOT Gate Push-Back                                                         ; On            ; On            ;
; Power-Up Don't Care                                                        ; On            ; On            ;
; Remove Duplicate Registers                                                 ; On            ; On            ;
; Ignore CARRY Buffers                                                       ; Off           ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off           ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto          ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off           ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off           ; Off           ;
; Optimization Technique                                                     ; Speed         ; Speed         ;
; Allow XOR Gate Usage                                                       ; On            ; On            ;
; Auto Logic Cell Insertion                                                  ; On            ; On            ;
; Parallel Expander Chain Length                                             ; 4             ; 4             ;
; Auto Parallel Expanders                                                    ; On            ; On            ;
; Auto Open-Drain Pins                                                       ; On            ; On            ;
; Auto Resource Sharing                                                      ; Off           ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100           ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On            ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off           ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On            ; On            ;
; HDL message level                                                          ; Level2        ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off           ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000          ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100           ; 100           ;
; Block Design Naming                                                        ; Auto          ; Auto          ;
; Synthesis Effort                                                           ; Auto          ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On            ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium        ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto          ; Auto          ;
+----------------------------------------------------------------------------+---------------+---------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 20 09:37:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off som_2_bits_pf -c som_2_bits_pf
Info: Found 2 design units, including 0 entities, in source file som_2_bits_pf_package.vhd
    Info: Found design unit 1: som_2_bits_package
    Info: Found design unit 2: som_2_bits_package-body
Info: Found 2 design units, including 0 entities, in source file som_2_bits_pp_package.vhd
    Info: Found design unit 1: som_2_bits_pp_package
    Info: Found design unit 2: som_2_bits_pp_package-body
Info: Found 2 design units, including 1 entities, in source file som_2_bits_pf/som_2_bits_pf.vhd
    Info: Found design unit 1: som_2_bits_pf-function_add
    Info: Found entity 1: som_2_bits_pf
Error (10481): VHDL Use Clause error at som_2_bits_pf.vhd(2): design library "work" does not contain primary unit "som_2_bits_pf_package" File: C:/Users/luizf/Downloads/cd_20_06/som_2_bits_pf/som_2_bits_pf.vhd Line: 2
Error (10800): VHDL error at som_2_bits_pf.vhd(2): selected name in use clause is not an expanded name File: C:/Users/luizf/Downloads/cd_20_06/som_2_bits_pf/som_2_bits_pf.vhd Line: 2
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 224 megabytes
    Error: Processing ended: Wed Jun 20 09:37:54 2018
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:01


