project:
  title: "AKSP MBIST + MBISR"
  author: "Aditya Kumar Singh Pundir"
  description: "MBIST (March C-) and MBISR (CAM remap) Verilog project prepared for TinyTapeout IHP submission."
  language: "verilog"
  top_module: "tt_um_aksp_mbist_mbisr"

source_files:
  - src/tt_um_aksp_mbist_mbisr.v
  - src/top.v
  - src/mbist_marchc_controller.v
  - src/mbisr_controller.v
  - src/memory.v

clock:
  period: 10    # 10 ns = 100 MHz (TinyTapeout standard)
