:CORE0
	
	mov 0, reg[1]
	mov 15, reg[7]
	mov 14, reg[6]
	mov 0, reg[2]
	sub reg[7], reg[1], reg[5]
	dec 0, reg[5], reg[5]
	read reg[2], reg[3]
	inc 0, reg[2], reg[2]
	read reg[2], reg[4]
	jl reg[3], reg[4], 16
	write reg[3], reg[2]
	dec 0, reg[2], reg[2]
	write reg[4], reg[2]
	inc 0, reg[2], reg[2]
	jl reg[2], reg[5], 8
	inc 0, reg[1], reg[1]
	jl reg[1], reg[6], 5
	

:CORE1

:SHADER

