Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0x4862df2e

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0x4862df2e

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:     7/ 8640     0%
Info: 	                 IOB:    12/  274     4%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:     0/ 4320     0%
Info: 	           MUX2_LUT6:     0/ 2160     0%
Info: 	           MUX2_LUT7:     0/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 9 cells, random placement wirelen = 446.
Info:     at initial placer iter 0, wirelen = 124
Info:     at initial placer iter 1, wirelen = 123
Info:     at initial placer iter 2, wirelen = 124
Info:     at initial placer iter 3, wirelen = 123
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 124, spread = 128, legal = 137; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 137, spread = 137, legal = 137; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 137, spread = 137, legal = 137; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 123, spread = 126, legal = 129; time = 0.00s
Info: HeAP Placer Time: 0.03s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 129
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 89
Info:   at iteration #10: temp = 0.000000, timing cost = 0, wirelen = 83
Info:   at iteration #14: temp = 0.000000, timing cost = 0, wirelen = 82 
Info: SA placement time 0.00s

Info: Max delay <async> -> <async>: 11.50 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 25539,  26034) |** 
Info: [ 26034,  26529) | 
Info: [ 26529,  27024) | 
Info: [ 27024,  27519) | 
Info: [ 27519,  28014) |* 
Info: [ 28014,  28509) |* 
Info: [ 28509,  29004) |* 
Info: [ 29004,  29499) | 
Info: [ 29499,  29994) | 
Info: [ 29994,  30489) |*** 
Info: [ 30489,  30984) |** 
Info: [ 30984,  31479) | 
Info: [ 31479,  31974) |*** 
Info: [ 31974,  32469) |** 
Info: [ 32469,  32964) |* 
Info: [ 32964,  33459) |**** 
Info: [ 33459,  33954) | 
Info: [ 33954,  34449) |** 
Info: [ 34449,  34944) | 
Info: [ 34944,  35439) |***** 
Info: Checksum: 0xd763fed9
Info: Find global nets...
Info: Routing globals...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 28 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         29 |        1         28 |    1    28 |         0|       0.06       0.06|
Info: Routing complete.
Info: Router1 time 0.06s
Info: Checksum: 0x47eb2e73

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source gray_IBUF_I_1$iob.O
Info:  3.2  3.2    Net gray_IBUF_I_3_O[1] budget 37.037037 ns (10,28) -> (2,25)
Info:                Sink leds_OBUF_O_3_I_LUT4_F_LC.B
Info:                Defined in:
Info:                  C:\Users\achac\OneDrive\Escritorio\Diseno\oss-cad-suite\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  4.3  Source leds_OBUF_O_3_I_LUT4_F_LC.F
Info:  3.4  7.7    Net leds_OBUF_O_3_I budget 17.969519 ns (2,25) -> (0,14)
Info:                Sink leds_OBUF_O_3$iob.I
Info: 1.1 ns logic, 6.6 ns routing

Info: Max delay <async> -> <async>: 7.65 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 29386,  29725) |* 
Info: [ 29725,  30064) |* 
Info: [ 30064,  30403) | 
Info: [ 30403,  30742) |* 
Info: [ 30742,  31081) | 
Info: [ 31081,  31420) |** 
Info: [ 31420,  31759) | 
Info: [ 31759,  32098) | 
Info: [ 32098,  32437) |* 
Info: [ 32437,  32776) |*** 
Info: [ 32776,  33115) |* 
Info: [ 33115,  33454) |* 
Info: [ 33454,  33793) |** 
Info: [ 33793,  34132) |** 
Info: [ 34132,  34471) |**** 
Info: [ 34471,  34810) |* 
Info: [ 34810,  35149) | 
Info: [ 35149,  35488) |* 
Info: [ 35488,  35827) |***** 
Info: [ 35827,  36166) |* 

Info: Program finished normally.
