
Testing_project(sensors).elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001288  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000004c  20400000  00401288  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000bcc  2040004c  004012d4  0002004c  2**2
                  ALLOC
  3 .heap         00000200  20400c18  00401ea0  0002004c  2**0
                  ALLOC
  4 .stack        00000400  20400e18  004020a0  0002004c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002007a  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e691  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000224f  00000000  00000000  0002e764  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000389f  00000000  00000000  000309b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000518  00000000  00000000  00034252  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000458  00000000  00000000  0003476a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0003c0f6  00000000  00000000  00034bc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000cf17  00000000  00000000  00070cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00145dc0  00000000  00000000  0007dbcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000bd4  00000000  00000000  001c3990  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 12 40 20 e5 01 40 00 e1 01 40 00 e1 01 40 00     ..@ ..@...@...@.
  400010:	e1 01 40 00 e1 01 40 00 e1 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e1 01 40 00 e1 01 40 00 00 00 00 00 e1 01 40 00     ..@...@.......@.
  40003c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40004c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40005c:	e1 01 40 00 e1 01 40 00 00 00 00 00 e1 01 40 00     ..@...@.......@.
  40006c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40007c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40008c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40009c:	d5 0e 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000ac:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000bc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000cc:	7d 0c 40 00 e1 01 40 00 95 0c 40 00 e1 01 40 00     }.@...@...@...@.
  4000dc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000ec:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000fc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40010c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 00 00 00 00     ..@...@...@.....
  40011c:	00 00 00 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ......@...@...@.
  40012c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40013c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40014c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40015c:	e1 01 40 00 e1 01 40 00 e1 01 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	2040004c 	.word	0x2040004c
  400184:	00000000 	.word	0x00000000
  400188:	00401288 	.word	0x00401288

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00401288 	.word	0x00401288
  4001c8:	20400050 	.word	0x20400050
  4001cc:	00401288 	.word	0x00401288
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b01      	ldr	r3, [pc, #4]	; (4001dc <atmel_start_init+0x8>)
  4001d8:	4798      	blx	r3
  4001da:	bd08      	pop	{r3, pc}
  4001dc:	00400371 	.word	0x00400371

004001e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001e0:	e7fe      	b.n	4001e0 <Dummy_Handler>
	...

004001e4 <Reset_Handler>:
{
  4001e4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4001e6:	4b10      	ldr	r3, [pc, #64]	; (400228 <Reset_Handler+0x44>)
  4001e8:	4a10      	ldr	r2, [pc, #64]	; (40022c <Reset_Handler+0x48>)
  4001ea:	429a      	cmp	r2, r3
  4001ec:	d009      	beq.n	400202 <Reset_Handler+0x1e>
  4001ee:	4b0e      	ldr	r3, [pc, #56]	; (400228 <Reset_Handler+0x44>)
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <Reset_Handler+0x48>)
  4001f2:	e003      	b.n	4001fc <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4001f4:	6811      	ldr	r1, [r2, #0]
  4001f6:	6019      	str	r1, [r3, #0]
  4001f8:	3304      	adds	r3, #4
  4001fa:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4001fc:	490c      	ldr	r1, [pc, #48]	; (400230 <Reset_Handler+0x4c>)
  4001fe:	428b      	cmp	r3, r1
  400200:	d3f8      	bcc.n	4001f4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <Reset_Handler+0x50>)
  400204:	e002      	b.n	40020c <Reset_Handler+0x28>
                *pDest++ = 0;
  400206:	2200      	movs	r2, #0
  400208:	601a      	str	r2, [r3, #0]
  40020a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40020c:	4a0a      	ldr	r2, [pc, #40]	; (400238 <Reset_Handler+0x54>)
  40020e:	4293      	cmp	r3, r2
  400210:	d3f9      	bcc.n	400206 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400212:	4a0a      	ldr	r2, [pc, #40]	; (40023c <Reset_Handler+0x58>)
  400214:	4b0a      	ldr	r3, [pc, #40]	; (400240 <Reset_Handler+0x5c>)
  400216:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40021a:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  40021c:	4b09      	ldr	r3, [pc, #36]	; (400244 <Reset_Handler+0x60>)
  40021e:	4798      	blx	r3
        main();
  400220:	4b09      	ldr	r3, [pc, #36]	; (400248 <Reset_Handler+0x64>)
  400222:	4798      	blx	r3
  400224:	e7fe      	b.n	400224 <Reset_Handler+0x40>
  400226:	bf00      	nop
  400228:	20400000 	.word	0x20400000
  40022c:	00401288 	.word	0x00401288
  400230:	2040004c 	.word	0x2040004c
  400234:	2040004c 	.word	0x2040004c
  400238:	20400c18 	.word	0x20400c18
  40023c:	e000ed00 	.word	0xe000ed00
  400240:	00400000 	.word	0x00400000
  400244:	00401191 	.word	0x00401191
  400248:	00400fa9 	.word	0x00400fa9

0040024c <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
  40024c:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40024e:	4b08      	ldr	r3, [pc, #32]	; (400270 <TIMER_0_init+0x24>)
  400250:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400252:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400256:	d103      	bne.n	400260 <TIMER_0_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400258:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40025c:	4b04      	ldr	r3, [pc, #16]	; (400270 <TIMER_0_init+0x24>)
  40025e:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	TIMER_0_PORT_init();
	timer_init(&TIMER_0, TC0, _tc_get_timer());
  400260:	4b04      	ldr	r3, [pc, #16]	; (400274 <TIMER_0_init+0x28>)
  400262:	4798      	blx	r3
  400264:	4602      	mov	r2, r0
  400266:	4904      	ldr	r1, [pc, #16]	; (400278 <TIMER_0_init+0x2c>)
  400268:	4804      	ldr	r0, [pc, #16]	; (40027c <TIMER_0_init+0x30>)
  40026a:	4b05      	ldr	r3, [pc, #20]	; (400280 <TIMER_0_init+0x34>)
  40026c:	4798      	blx	r3
  40026e:	bd08      	pop	{r3, pc}
  400270:	400e0600 	.word	0x400e0600
  400274:	00400ed1 	.word	0x00400ed1
  400278:	4000c000 	.word	0x4000c000
  40027c:	204003e4 	.word	0x204003e4
  400280:	004005e9 	.word	0x004005e9

00400284 <CAN_0_CLOCK_init>:
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400284:	4b05      	ldr	r3, [pc, #20]	; (40029c <CAN_0_CLOCK_init+0x18>)
  400286:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  40028a:	f013 0f08 	tst.w	r3, #8
  40028e:	d103      	bne.n	400298 <CAN_0_CLOCK_init+0x14>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400290:	2208      	movs	r2, #8
  400292:	4b02      	ldr	r3, [pc, #8]	; (40029c <CAN_0_CLOCK_init+0x18>)
  400294:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	400e0600 	.word	0x400e0600

004002a0 <CAN_0_PORT_init>:
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4002a0:	4b0a      	ldr	r3, [pc, #40]	; (4002cc <CAN_0_PORT_init+0x2c>)
  4002a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4002a4:	f022 0208 	bic.w	r2, r2, #8
  4002a8:	671a      	str	r2, [r3, #112]	; 0x70
  4002aa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4002ac:	f022 0208 	bic.w	r2, r2, #8
  4002b0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4002b2:	2208      	movs	r2, #8
  4002b4:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4002b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4002b8:	f022 0204 	bic.w	r2, r2, #4
  4002bc:	671a      	str	r2, [r3, #112]	; 0x70
  4002be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4002c0:	f022 0204 	bic.w	r2, r2, #4
  4002c4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4002c6:	2204      	movs	r2, #4
  4002c8:	605a      	str	r2, [r3, #4]
  4002ca:	4770      	bx	lr
  4002cc:	400e1000 	.word	0x400e1000

004002d0 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
  4002d0:	b508      	push	{r3, lr}
	CAN_0_CLOCK_init();
  4002d2:	4b04      	ldr	r3, [pc, #16]	; (4002e4 <CAN_0_init+0x14>)
  4002d4:	4798      	blx	r3
	CAN_0_PORT_init();
  4002d6:	4b04      	ldr	r3, [pc, #16]	; (4002e8 <CAN_0_init+0x18>)
  4002d8:	4798      	blx	r3
	can_async_init(&CAN_0, MCAN0);
  4002da:	4904      	ldr	r1, [pc, #16]	; (4002ec <CAN_0_init+0x1c>)
  4002dc:	4804      	ldr	r0, [pc, #16]	; (4002f0 <CAN_0_init+0x20>)
  4002de:	4b05      	ldr	r3, [pc, #20]	; (4002f4 <CAN_0_init+0x24>)
  4002e0:	4798      	blx	r3
  4002e2:	bd08      	pop	{r3, pc}
  4002e4:	00400285 	.word	0x00400285
  4002e8:	004002a1 	.word	0x004002a1
  4002ec:	40030000 	.word	0x40030000
  4002f0:	20400394 	.word	0x20400394
  4002f4:	00400409 	.word	0x00400409

004002f8 <CAN_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4002f8:	4b05      	ldr	r3, [pc, #20]	; (400310 <CAN_1_CLOCK_init+0x18>)
  4002fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  4002fe:	f013 0f20 	tst.w	r3, #32
  400302:	d103      	bne.n	40030c <CAN_1_CLOCK_init+0x14>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400304:	2220      	movs	r2, #32
  400306:	4b02      	ldr	r3, [pc, #8]	; (400310 <CAN_1_CLOCK_init+0x18>)
  400308:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  40030c:	4770      	bx	lr
  40030e:	bf00      	nop
  400310:	400e0600 	.word	0x400e0600

00400314 <CAN_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400314:	4b0b      	ldr	r3, [pc, #44]	; (400344 <CAN_1_PORT_init+0x30>)
  400316:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400318:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40031c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40031e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400320:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400324:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400326:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40032a:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40032c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40032e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
  400332:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400334:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400336:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40033a:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40033c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400340:	605a      	str	r2, [r3, #4]
  400342:	4770      	bx	lr
  400344:	400e1200 	.word	0x400e1200

00400348 <CAN_1_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_1_init(void)
{
  400348:	b508      	push	{r3, lr}
	CAN_1_CLOCK_init();
  40034a:	4b04      	ldr	r3, [pc, #16]	; (40035c <CAN_1_init+0x14>)
  40034c:	4798      	blx	r3
	CAN_1_PORT_init();
  40034e:	4b04      	ldr	r3, [pc, #16]	; (400360 <CAN_1_init+0x18>)
  400350:	4798      	blx	r3
	can_async_init(&CAN_1, MCAN1);
  400352:	4904      	ldr	r1, [pc, #16]	; (400364 <CAN_1_init+0x1c>)
  400354:	4804      	ldr	r0, [pc, #16]	; (400368 <CAN_1_init+0x20>)
  400356:	4b05      	ldr	r3, [pc, #20]	; (40036c <CAN_1_init+0x24>)
  400358:	4798      	blx	r3
  40035a:	bd08      	pop	{r3, pc}
  40035c:	004002f9 	.word	0x004002f9
  400360:	00400315 	.word	0x00400315
  400364:	40034000 	.word	0x40034000
  400368:	204003bc 	.word	0x204003bc
  40036c:	00400409 	.word	0x00400409

00400370 <system_init>:
}

void system_init(void)
{
  400370:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  400372:	4b10      	ldr	r3, [pc, #64]	; (4003b4 <system_init+0x44>)
  400374:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400376:	4b10      	ldr	r3, [pc, #64]	; (4003b8 <system_init+0x48>)
  400378:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  40037a:	f413 6f00 	tst.w	r3, #2048	; 0x800
  40037e:	d103      	bne.n	400388 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400380:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400384:	4b0c      	ldr	r3, [pc, #48]	; (4003b8 <system_init+0x48>)
  400386:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  400388:	4a0c      	ldr	r2, [pc, #48]	; (4003bc <system_init+0x4c>)
  40038a:	6853      	ldr	r3, [r2, #4]
  40038c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400390:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_CODR = mask;
  400392:	4b0b      	ldr	r3, [pc, #44]	; (4003c0 <system_init+0x50>)
  400394:	2201      	movs	r2, #1
  400396:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400398:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40039a:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40039c:	2202      	movs	r2, #2
  40039e:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4003a0:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4003a2:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(CAN_SILENT1, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(CAN_SILENT1, GPIO_PIN_FUNCTION_OFF);

	TIMER_0_init();
  4003a4:	4b07      	ldr	r3, [pc, #28]	; (4003c4 <system_init+0x54>)
  4003a6:	4798      	blx	r3

	CAN_0_init();
  4003a8:	4b07      	ldr	r3, [pc, #28]	; (4003c8 <system_init+0x58>)
  4003aa:	4798      	blx	r3
	CAN_1_init();
  4003ac:	4b07      	ldr	r3, [pc, #28]	; (4003cc <system_init+0x5c>)
  4003ae:	4798      	blx	r3
  4003b0:	bd08      	pop	{r3, pc}
  4003b2:	bf00      	nop
  4003b4:	00400789 	.word	0x00400789
  4003b8:	400e0600 	.word	0x400e0600
  4003bc:	400e1850 	.word	0x400e1850
  4003c0:	400e1000 	.word	0x400e1000
  4003c4:	0040024d 	.word	0x0040024d
  4003c8:	004002d1 	.word	0x004002d1
  4003cc:	00400349 	.word	0x00400349

004003d0 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4003d0:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  4003d4:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4003d6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4003d8:	f3bf 8f5f 	dmb	sy
  4003dc:	4770      	bx	lr

004003de <atomic_leave_critical>:
  4003de:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  4003e2:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  4003e4:	f383 8810 	msr	PRIMASK, r3
  4003e8:	4770      	bx	lr

004003ea <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
  4003ea:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
  4003ec:	69c3      	ldr	r3, [r0, #28]
  4003ee:	b103      	cbz	r3, 4003f2 <can_tx_done+0x8>
		descr->cb.tx_done(descr);
  4003f0:	4798      	blx	r3
  4003f2:	bd08      	pop	{r3, pc}

004003f4 <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
  4003f4:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
  4003f6:	6a03      	ldr	r3, [r0, #32]
  4003f8:	b103      	cbz	r3, 4003fc <can_rx_done+0x8>
		descr->cb.rx_done(descr);
  4003fa:	4798      	blx	r3
  4003fc:	bd08      	pop	{r3, pc}

004003fe <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
  4003fe:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
  400400:	6a43      	ldr	r3, [r0, #36]	; 0x24
  400402:	b103      	cbz	r3, 400406 <can_irq_handler+0x8>
		descr->cb.irq_handler(descr, type);
  400404:	4798      	blx	r3
  400406:	bd08      	pop	{r3, pc}

00400408 <can_async_init>:
{
  400408:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  40040a:	4604      	mov	r4, r0
  40040c:	460d      	mov	r5, r1
  40040e:	2800      	cmp	r0, #0
  400410:	bf18      	it	ne
  400412:	2900      	cmpne	r1, #0
  400414:	bf14      	ite	ne
  400416:	2001      	movne	r0, #1
  400418:	2000      	moveq	r0, #0
  40041a:	2241      	movs	r2, #65	; 0x41
  40041c:	4908      	ldr	r1, [pc, #32]	; (400440 <can_async_init+0x38>)
  40041e:	4b09      	ldr	r3, [pc, #36]	; (400444 <can_async_init+0x3c>)
  400420:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
  400422:	4629      	mov	r1, r5
  400424:	4620      	mov	r0, r4
  400426:	4b08      	ldr	r3, [pc, #32]	; (400448 <can_async_init+0x40>)
  400428:	4798      	blx	r3
	if (rc) {
  40042a:	4603      	mov	r3, r0
  40042c:	b928      	cbnz	r0, 40043a <can_async_init+0x32>
	descr->dev.cb.tx_done     = can_tx_done;
  40042e:	4a07      	ldr	r2, [pc, #28]	; (40044c <can_async_init+0x44>)
  400430:	6062      	str	r2, [r4, #4]
	descr->dev.cb.rx_done     = can_rx_done;
  400432:	4a07      	ldr	r2, [pc, #28]	; (400450 <can_async_init+0x48>)
  400434:	60a2      	str	r2, [r4, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
  400436:	4a07      	ldr	r2, [pc, #28]	; (400454 <can_async_init+0x4c>)
  400438:	60e2      	str	r2, [r4, #12]
}
  40043a:	4618      	mov	r0, r3
  40043c:	bd38      	pop	{r3, r4, r5, pc}
  40043e:	bf00      	nop
  400440:	004011f0 	.word	0x004011f0
  400444:	00400709 	.word	0x00400709
  400448:	00400851 	.word	0x00400851
  40044c:	004003eb 	.word	0x004003eb
  400450:	004003f5 	.word	0x004003f5
  400454:	004003ff 	.word	0x004003ff

00400458 <can_async_enable>:
{
  400458:	b510      	push	{r4, lr}
	ASSERT(descr);
  40045a:	4604      	mov	r4, r0
  40045c:	225c      	movs	r2, #92	; 0x5c
  40045e:	4905      	ldr	r1, [pc, #20]	; (400474 <can_async_enable+0x1c>)
  400460:	3000      	adds	r0, #0
  400462:	bf18      	it	ne
  400464:	2001      	movne	r0, #1
  400466:	4b04      	ldr	r3, [pc, #16]	; (400478 <can_async_enable+0x20>)
  400468:	4798      	blx	r3
	return _can_async_enable(&descr->dev);
  40046a:	4620      	mov	r0, r4
  40046c:	4b03      	ldr	r3, [pc, #12]	; (40047c <can_async_enable+0x24>)
  40046e:	4798      	blx	r3
}
  400470:	bd10      	pop	{r4, pc}
  400472:	bf00      	nop
  400474:	004011f0 	.word	0x004011f0
  400478:	00400709 	.word	0x00400709
  40047c:	00400a29 	.word	0x00400a29

00400480 <can_async_read>:
{
  400480:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && msg);
  400482:	4604      	mov	r4, r0
  400484:	460d      	mov	r5, r1
  400486:	2800      	cmp	r0, #0
  400488:	bf18      	it	ne
  40048a:	2900      	cmpne	r1, #0
  40048c:	bf14      	ite	ne
  40048e:	2001      	movne	r0, #1
  400490:	2000      	moveq	r0, #0
  400492:	226e      	movs	r2, #110	; 0x6e
  400494:	4903      	ldr	r1, [pc, #12]	; (4004a4 <can_async_read+0x24>)
  400496:	4b04      	ldr	r3, [pc, #16]	; (4004a8 <can_async_read+0x28>)
  400498:	4798      	blx	r3
	return _can_async_read(&descr->dev, msg);
  40049a:	4629      	mov	r1, r5
  40049c:	4620      	mov	r0, r4
  40049e:	4b03      	ldr	r3, [pc, #12]	; (4004ac <can_async_read+0x2c>)
  4004a0:	4798      	blx	r3
}
  4004a2:	bd38      	pop	{r3, r4, r5, pc}
  4004a4:	004011f0 	.word	0x004011f0
  4004a8:	00400709 	.word	0x00400709
  4004ac:	00400a39 	.word	0x00400a39

004004b0 <can_async_write>:
{
  4004b0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && msg);
  4004b2:	4604      	mov	r4, r0
  4004b4:	460d      	mov	r5, r1
  4004b6:	2800      	cmp	r0, #0
  4004b8:	bf18      	it	ne
  4004ba:	2900      	cmpne	r1, #0
  4004bc:	bf14      	ite	ne
  4004be:	2001      	movne	r0, #1
  4004c0:	2000      	moveq	r0, #0
  4004c2:	2277      	movs	r2, #119	; 0x77
  4004c4:	4903      	ldr	r1, [pc, #12]	; (4004d4 <can_async_write+0x24>)
  4004c6:	4b04      	ldr	r3, [pc, #16]	; (4004d8 <can_async_write+0x28>)
  4004c8:	4798      	blx	r3
	return _can_async_write(&descr->dev, msg);
  4004ca:	4629      	mov	r1, r5
  4004cc:	4620      	mov	r0, r4
  4004ce:	4b03      	ldr	r3, [pc, #12]	; (4004dc <can_async_write+0x2c>)
  4004d0:	4798      	blx	r3
}
  4004d2:	bd38      	pop	{r3, r4, r5, pc}
  4004d4:	004011f0 	.word	0x004011f0
  4004d8:	00400709 	.word	0x00400709
  4004dc:	00400b05 	.word	0x00400b05

004004e0 <can_async_register_callback>:
{
  4004e0:	b570      	push	{r4, r5, r6, lr}
  4004e2:	460c      	mov	r4, r1
  4004e4:	4616      	mov	r6, r2
	ASSERT(descr);
  4004e6:	4605      	mov	r5, r0
  4004e8:	2281      	movs	r2, #129	; 0x81
  4004ea:	490e      	ldr	r1, [pc, #56]	; (400524 <can_async_register_callback+0x44>)
  4004ec:	3000      	adds	r0, #0
  4004ee:	bf18      	it	ne
  4004f0:	2001      	movne	r0, #1
  4004f2:	4b0d      	ldr	r3, [pc, #52]	; (400528 <can_async_register_callback+0x48>)
  4004f4:	4798      	blx	r3
	switch (type) {
  4004f6:	2c01      	cmp	r4, #1
  4004f8:	d00f      	beq.n	40051a <can_async_register_callback+0x3a>
  4004fa:	b124      	cbz	r4, 400506 <can_async_register_callback+0x26>
  4004fc:	2c02      	cmp	r4, #2
  4004fe:	d00e      	beq.n	40051e <can_async_register_callback+0x3e>
		return ERR_INVALID_ARG;
  400500:	f06f 000c 	mvn.w	r0, #12
}
  400504:	bd70      	pop	{r4, r5, r6, pc}
		descr->cb.rx_done = (cb != NULL) ? (can_cb_t)cb : NULL;
  400506:	622e      	str	r6, [r5, #32]
	_can_async_set_irq_state(&descr->dev, type, NULL != cb);
  400508:	1c32      	adds	r2, r6, #0
  40050a:	bf18      	it	ne
  40050c:	2201      	movne	r2, #1
  40050e:	4621      	mov	r1, r4
  400510:	4628      	mov	r0, r5
  400512:	4b06      	ldr	r3, [pc, #24]	; (40052c <can_async_register_callback+0x4c>)
  400514:	4798      	blx	r3
	return ERR_NONE;
  400516:	2000      	movs	r0, #0
  400518:	bd70      	pop	{r4, r5, r6, pc}
		descr->cb.tx_done = (cb != NULL) ? (can_cb_t)cb : NULL;
  40051a:	61ee      	str	r6, [r5, #28]
		break;
  40051c:	e7f4      	b.n	400508 <can_async_register_callback+0x28>
		    = (cb != NULL) ? (void (*)(struct can_async_descriptor *const, enum can_async_interrupt_type))cb : NULL;
  40051e:	626e      	str	r6, [r5, #36]	; 0x24
		break;
  400520:	e7f2      	b.n	400508 <can_async_register_callback+0x28>
  400522:	bf00      	nop
  400524:	004011f0 	.word	0x004011f0
  400528:	00400709 	.word	0x00400709
  40052c:	00400c39 	.word	0x00400c39

00400530 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  400530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  400532:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  400534:	b117      	cbz	r7, 40053c <timer_add_timer_task+0xc>
  400536:	463c      	mov	r4, r7
  400538:	2600      	movs	r6, #0
  40053a:	e00b      	b.n	400554 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  40053c:	4b0e      	ldr	r3, [pc, #56]	; (400578 <timer_add_timer_task+0x48>)
  40053e:	4798      	blx	r3
		return;
  400540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  400542:	68a5      	ldr	r5, [r4, #8]
  400544:	442b      	add	r3, r5
  400546:	1a9b      	subs	r3, r3, r2
  400548:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  40054a:	688d      	ldr	r5, [r1, #8]
  40054c:	42ab      	cmp	r3, r5
  40054e:	d209      	bcs.n	400564 <timer_add_timer_task+0x34>
			break;
		prev = it;
  400550:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  400552:	6824      	ldr	r4, [r4, #0]
  400554:	b134      	cbz	r4, 400564 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  400556:	6863      	ldr	r3, [r4, #4]
  400558:	4293      	cmp	r3, r2
  40055a:	d8f2      	bhi.n	400542 <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  40055c:	68a5      	ldr	r5, [r4, #8]
  40055e:	1a9b      	subs	r3, r3, r2
  400560:	442b      	add	r3, r5
  400562:	e7f2      	b.n	40054a <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  400564:	42bc      	cmp	r4, r7
  400566:	d003      	beq.n	400570 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  400568:	4630      	mov	r0, r6
  40056a:	4b04      	ldr	r3, [pc, #16]	; (40057c <timer_add_timer_task+0x4c>)
  40056c:	4798      	blx	r3
  40056e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  400570:	4b01      	ldr	r3, [pc, #4]	; (400578 <timer_add_timer_task+0x48>)
  400572:	4798      	blx	r3
  400574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400576:	bf00      	nop
  400578:	00400725 	.word	0x00400725
  40057c:	00400751 	.word	0x00400751

00400580 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  400580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400582:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  400584:	6906      	ldr	r6, [r0, #16]
  400586:	3601      	adds	r6, #1
  400588:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  40058a:	7e03      	ldrb	r3, [r0, #24]
  40058c:	f013 0f01 	tst.w	r3, #1
  400590:	d105      	bne.n	40059e <timer_process_counted+0x1e>
  400592:	7e03      	ldrb	r3, [r0, #24]
  400594:	f013 0f02 	tst.w	r3, #2
  400598:	d101      	bne.n	40059e <timer_process_counted+0x1e>
  40059a:	4605      	mov	r5, r0
  40059c:	e009      	b.n	4005b2 <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  40059e:	7e03      	ldrb	r3, [r0, #24]
  4005a0:	f043 0302 	orr.w	r3, r3, #2
  4005a4:	7603      	strb	r3, [r0, #24]
		return;
  4005a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4005a8:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  4005aa:	68e3      	ldr	r3, [r4, #12]
  4005ac:	4620      	mov	r0, r4
  4005ae:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  4005b0:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  4005b2:	b19c      	cbz	r4, 4005dc <timer_process_counted+0x5c>
  4005b4:	6863      	ldr	r3, [r4, #4]
  4005b6:	1af3      	subs	r3, r6, r3
  4005b8:	68a2      	ldr	r2, [r4, #8]
  4005ba:	4293      	cmp	r3, r2
  4005bc:	d30e      	bcc.n	4005dc <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  4005be:	f105 0714 	add.w	r7, r5, #20
  4005c2:	4638      	mov	r0, r7
  4005c4:	4b06      	ldr	r3, [pc, #24]	; (4005e0 <timer_process_counted+0x60>)
  4005c6:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  4005c8:	7c23      	ldrb	r3, [r4, #16]
  4005ca:	2b01      	cmp	r3, #1
  4005cc:	d1ec      	bne.n	4005a8 <timer_process_counted+0x28>
			tmp->time_label = time;
  4005ce:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  4005d0:	4632      	mov	r2, r6
  4005d2:	4621      	mov	r1, r4
  4005d4:	4638      	mov	r0, r7
  4005d6:	4b03      	ldr	r3, [pc, #12]	; (4005e4 <timer_process_counted+0x64>)
  4005d8:	4798      	blx	r3
  4005da:	e7e5      	b.n	4005a8 <timer_process_counted+0x28>
  4005dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4005de:	bf00      	nop
  4005e0:	00400759 	.word	0x00400759
  4005e4:	00400531 	.word	0x00400531

004005e8 <timer_init>:
{
  4005e8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4005ea:	4604      	mov	r4, r0
  4005ec:	460d      	mov	r5, r1
  4005ee:	2800      	cmp	r0, #0
  4005f0:	bf18      	it	ne
  4005f2:	2900      	cmpne	r1, #0
  4005f4:	bf14      	ite	ne
  4005f6:	2001      	movne	r0, #1
  4005f8:	2000      	moveq	r0, #0
  4005fa:	223b      	movs	r2, #59	; 0x3b
  4005fc:	4905      	ldr	r1, [pc, #20]	; (400614 <timer_init+0x2c>)
  4005fe:	4b06      	ldr	r3, [pc, #24]	; (400618 <timer_init+0x30>)
  400600:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  400602:	4629      	mov	r1, r5
  400604:	4620      	mov	r0, r4
  400606:	4b05      	ldr	r3, [pc, #20]	; (40061c <timer_init+0x34>)
  400608:	4798      	blx	r3
	descr->time                           = 0;
  40060a:	2000      	movs	r0, #0
  40060c:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  40060e:	4b04      	ldr	r3, [pc, #16]	; (400620 <timer_init+0x38>)
  400610:	6023      	str	r3, [r4, #0]
}
  400612:	bd38      	pop	{r3, r4, r5, pc}
  400614:	0040120c 	.word	0x0040120c
  400618:	00400709 	.word	0x00400709
  40061c:	00400de9 	.word	0x00400de9
  400620:	00400581 	.word	0x00400581

00400624 <timer_start>:
{
  400624:	b510      	push	{r4, lr}
	ASSERT(descr);
  400626:	4604      	mov	r4, r0
  400628:	2253      	movs	r2, #83	; 0x53
  40062a:	4909      	ldr	r1, [pc, #36]	; (400650 <timer_start+0x2c>)
  40062c:	3000      	adds	r0, #0
  40062e:	bf18      	it	ne
  400630:	2001      	movne	r0, #1
  400632:	4b08      	ldr	r3, [pc, #32]	; (400654 <timer_start+0x30>)
  400634:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  400636:	4620      	mov	r0, r4
  400638:	4b07      	ldr	r3, [pc, #28]	; (400658 <timer_start+0x34>)
  40063a:	4798      	blx	r3
  40063c:	b920      	cbnz	r0, 400648 <timer_start+0x24>
	_timer_start(&descr->device);
  40063e:	4620      	mov	r0, r4
  400640:	4b06      	ldr	r3, [pc, #24]	; (40065c <timer_start+0x38>)
  400642:	4798      	blx	r3
	return ERR_NONE;
  400644:	2000      	movs	r0, #0
  400646:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  400648:	f06f 0010 	mvn.w	r0, #16
}
  40064c:	bd10      	pop	{r4, pc}
  40064e:	bf00      	nop
  400650:	0040120c 	.word	0x0040120c
  400654:	00400709 	.word	0x00400709
  400658:	00400ead 	.word	0x00400ead
  40065c:	00400ea5 	.word	0x00400ea5

00400660 <timer_add_task>:
{
  400660:	b570      	push	{r4, r5, r6, lr}
  400662:	b082      	sub	sp, #8
	ASSERT(descr && task);
  400664:	4604      	mov	r4, r0
  400666:	460d      	mov	r5, r1
  400668:	2800      	cmp	r0, #0
  40066a:	bf18      	it	ne
  40066c:	2900      	cmpne	r1, #0
  40066e:	bf14      	ite	ne
  400670:	2001      	movne	r0, #1
  400672:	2000      	moveq	r0, #0
  400674:	227a      	movs	r2, #122	; 0x7a
  400676:	491d      	ldr	r1, [pc, #116]	; (4006ec <timer_add_task+0x8c>)
  400678:	4b1d      	ldr	r3, [pc, #116]	; (4006f0 <timer_add_task+0x90>)
  40067a:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
  40067c:	7e23      	ldrb	r3, [r4, #24]
  40067e:	f043 0301 	orr.w	r3, r3, #1
  400682:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
  400684:	f104 0614 	add.w	r6, r4, #20
  400688:	4629      	mov	r1, r5
  40068a:	4630      	mov	r0, r6
  40068c:	4b19      	ldr	r3, [pc, #100]	; (4006f4 <timer_add_task+0x94>)
  40068e:	4798      	blx	r3
  400690:	b988      	cbnz	r0, 4006b6 <timer_add_task+0x56>
	task->time_label = descr->time;
  400692:	6923      	ldr	r3, [r4, #16]
  400694:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
  400696:	6922      	ldr	r2, [r4, #16]
  400698:	4629      	mov	r1, r5
  40069a:	4630      	mov	r0, r6
  40069c:	4b16      	ldr	r3, [pc, #88]	; (4006f8 <timer_add_task+0x98>)
  40069e:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
  4006a0:	7e23      	ldrb	r3, [r4, #24]
  4006a2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  4006a6:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
  4006a8:	7e23      	ldrb	r3, [r4, #24]
  4006aa:	f013 0f02 	tst.w	r3, #2
  4006ae:	d10e      	bne.n	4006ce <timer_add_task+0x6e>
	return ERR_NONE;
  4006b0:	2000      	movs	r0, #0
}
  4006b2:	b002      	add	sp, #8
  4006b4:	bd70      	pop	{r4, r5, r6, pc}
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
  4006b6:	7e23      	ldrb	r3, [r4, #24]
  4006b8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  4006bc:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
  4006be:	227f      	movs	r2, #127	; 0x7f
  4006c0:	490a      	ldr	r1, [pc, #40]	; (4006ec <timer_add_task+0x8c>)
  4006c2:	2000      	movs	r0, #0
  4006c4:	4b0a      	ldr	r3, [pc, #40]	; (4006f0 <timer_add_task+0x90>)
  4006c6:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
  4006c8:	f06f 0011 	mvn.w	r0, #17
  4006cc:	e7f1      	b.n	4006b2 <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
  4006ce:	a801      	add	r0, sp, #4
  4006d0:	4b0a      	ldr	r3, [pc, #40]	; (4006fc <timer_add_task+0x9c>)
  4006d2:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
  4006d4:	7e23      	ldrb	r3, [r4, #24]
  4006d6:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
  4006da:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
  4006dc:	4620      	mov	r0, r4
  4006de:	4b08      	ldr	r3, [pc, #32]	; (400700 <timer_add_task+0xa0>)
  4006e0:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
  4006e2:	a801      	add	r0, sp, #4
  4006e4:	4b07      	ldr	r3, [pc, #28]	; (400704 <timer_add_task+0xa4>)
  4006e6:	4798      	blx	r3
	return ERR_NONE;
  4006e8:	2000      	movs	r0, #0
  4006ea:	e7e2      	b.n	4006b2 <timer_add_task+0x52>
  4006ec:	0040120c 	.word	0x0040120c
  4006f0:	00400709 	.word	0x00400709
  4006f4:	0040070f 	.word	0x0040070f
  4006f8:	00400531 	.word	0x00400531
  4006fc:	004003d1 	.word	0x004003d1
  400700:	00400eb9 	.word	0x00400eb9
  400704:	004003df 	.word	0x004003df

00400708 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  400708:	b900      	cbnz	r0, 40070c <assert+0x4>
		__asm("BKPT #0");
  40070a:	be00      	bkpt	0x0000
  40070c:	4770      	bx	lr

0040070e <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  40070e:	6803      	ldr	r3, [r0, #0]
  400710:	b11b      	cbz	r3, 40071a <is_list_element+0xc>
		if (it == element) {
  400712:	428b      	cmp	r3, r1
  400714:	d003      	beq.n	40071e <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  400716:	681b      	ldr	r3, [r3, #0]
  400718:	e7fa      	b.n	400710 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  40071a:	2000      	movs	r0, #0
  40071c:	4770      	bx	lr
			return true;
  40071e:	2001      	movs	r0, #1
}
  400720:	4770      	bx	lr
	...

00400724 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  400724:	b538      	push	{r3, r4, r5, lr}
  400726:	4604      	mov	r4, r0
  400728:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  40072a:	4b06      	ldr	r3, [pc, #24]	; (400744 <list_insert_as_head+0x20>)
  40072c:	4798      	blx	r3
  40072e:	f080 0001 	eor.w	r0, r0, #1
  400732:	2239      	movs	r2, #57	; 0x39
  400734:	4904      	ldr	r1, [pc, #16]	; (400748 <list_insert_as_head+0x24>)
  400736:	b2c0      	uxtb	r0, r0
  400738:	4b04      	ldr	r3, [pc, #16]	; (40074c <list_insert_as_head+0x28>)
  40073a:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  40073c:	6823      	ldr	r3, [r4, #0]
  40073e:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  400740:	6025      	str	r5, [r4, #0]
  400742:	bd38      	pop	{r3, r4, r5, pc}
  400744:	0040070f 	.word	0x0040070f
  400748:	00401224 	.word	0x00401224
  40074c:	00400709 	.word	0x00400709

00400750 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  400750:	6803      	ldr	r3, [r0, #0]
  400752:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  400754:	6001      	str	r1, [r0, #0]
  400756:	4770      	bx	lr

00400758 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  400758:	6803      	ldr	r3, [r0, #0]
  40075a:	b11b      	cbz	r3, 400764 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  40075c:	681a      	ldr	r2, [r3, #0]
  40075e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  400760:	4618      	mov	r0, r3
  400762:	4770      	bx	lr
	}

	return NULL;
  400764:	2000      	movs	r0, #0
}
  400766:	4770      	bx	lr

00400768 <_irq_set>:
/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
  400768:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  40076a:	2b00      	cmp	r3, #0
  40076c:	db09      	blt.n	400782 <_irq_set+0x1a>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40076e:	095b      	lsrs	r3, r3, #5
  400770:	f000 001f 	and.w	r0, r0, #31
  400774:	2201      	movs	r2, #1
  400776:	fa02 f000 	lsl.w	r0, r2, r0
  40077a:	3340      	adds	r3, #64	; 0x40
  40077c:	4a01      	ldr	r2, [pc, #4]	; (400784 <_irq_set+0x1c>)
  40077e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  400782:	4770      	bx	lr
  400784:	e000e100 	.word	0xe000e100

00400788 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  400788:	b500      	push	{lr}
  40078a:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  40078c:	a801      	add	r0, sp, #4
  40078e:	4b0e      	ldr	r3, [pc, #56]	; (4007c8 <_init_chip+0x40>)
  400790:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  400792:	4a0e      	ldr	r2, [pc, #56]	; (4007cc <_init_chip+0x44>)
  400794:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  400798:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40079c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  4007a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007a4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  4007a8:	a801      	add	r0, sp, #4
  4007aa:	4b09      	ldr	r3, [pc, #36]	; (4007d0 <_init_chip+0x48>)
  4007ac:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  4007ae:	4a09      	ldr	r2, [pc, #36]	; (4007d4 <_init_chip+0x4c>)
  4007b0:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  4007b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  4007b6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  4007ba:	6013      	str	r3, [r2, #0]
#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();

#endif
	_pmc_init();
  4007bc:	4b06      	ldr	r3, [pc, #24]	; (4007d8 <_init_chip+0x50>)
  4007be:	4798      	blx	r3
}
  4007c0:	b003      	add	sp, #12
  4007c2:	f85d fb04 	ldr.w	pc, [sp], #4
  4007c6:	bf00      	nop
  4007c8:	004003d1 	.word	0x004003d1
  4007cc:	e000ed00 	.word	0xe000ed00
  4007d0:	004003df 	.word	0x004003df
  4007d4:	400e0c00 	.word	0x400e0c00
  4007d8:	00400d69 	.word	0x00400d69

004007dc <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  4007dc:	b538      	push	{r3, r4, r5, lr}
  4007de:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  4007e0:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  4007e2:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  4007e4:	f014 0f01 	tst.w	r4, #1
  4007e8:	d11a      	bne.n	400820 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  4007ea:	f414 7f00 	tst.w	r4, #512	; 0x200
  4007ee:	d11a      	bne.n	400826 <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  4007f0:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  4007f4:	d11b      	bne.n	40082e <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  4007f6:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  4007fa:	d11d      	bne.n	400838 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  4007fc:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  400800:	d008      	beq.n	400814 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  400802:	68eb      	ldr	r3, [r5, #12]
  400804:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  400806:	6c52      	ldr	r2, [r2, #68]	; 0x44
  400808:	f012 0f20 	tst.w	r2, #32
  40080c:	d019      	beq.n	400842 <_can_irq_handler+0x66>
  40080e:	2102      	movs	r1, #2
  400810:	4628      	mov	r0, r5
  400812:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  400814:	f014 0f08 	tst.w	r4, #8
  400818:	d115      	bne.n	400846 <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  40081a:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  40081c:	651c      	str	r4, [r3, #80]	; 0x50
  40081e:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  400820:	6883      	ldr	r3, [r0, #8]
  400822:	4798      	blx	r3
  400824:	e7e1      	b.n	4007ea <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  400826:	686b      	ldr	r3, [r5, #4]
  400828:	4628      	mov	r0, r5
  40082a:	4798      	blx	r3
  40082c:	e7e0      	b.n	4007f0 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  40082e:	68eb      	ldr	r3, [r5, #12]
  400830:	2103      	movs	r1, #3
  400832:	4628      	mov	r0, r5
  400834:	4798      	blx	r3
  400836:	e7de      	b.n	4007f6 <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  400838:	68eb      	ldr	r3, [r5, #12]
  40083a:	2100      	movs	r1, #0
  40083c:	4628      	mov	r0, r5
  40083e:	4798      	blx	r3
  400840:	e7dc      	b.n	4007fc <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  400842:	2101      	movs	r1, #1
  400844:	e7e4      	b.n	400810 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  400846:	68eb      	ldr	r3, [r5, #12]
  400848:	2104      	movs	r1, #4
  40084a:	4628      	mov	r0, r5
  40084c:	4798      	blx	r3
  40084e:	e7e4      	b.n	40081a <_can_irq_handler+0x3e>

00400850 <_can_async_init>:
{
  400850:	b430      	push	{r4, r5}
	dev->hw = hw;
  400852:	6001      	str	r1, [r0, #0]
	((Mcan *)hw)->MCAN_CCCR |= MCAN_CCCR_INIT;
  400854:	698b      	ldr	r3, [r1, #24]
  400856:	f043 0301 	orr.w	r3, r3, #1
  40085a:	618b      	str	r3, [r1, #24]
	while (hri_mcan_get_CCCR_INIT_bit(dev->hw) == 0)
  40085c:	6803      	ldr	r3, [r0, #0]
	tmp = ((Mcan *)hw)->MCAN_CCCR;
  40085e:	699a      	ldr	r2, [r3, #24]
  400860:	f012 0f01 	tst.w	r2, #1
  400864:	d0fa      	beq.n	40085c <_can_async_init+0xc>
	((Mcan *)hw)->MCAN_CCCR |= MCAN_CCCR_CCE;
  400866:	699a      	ldr	r2, [r3, #24]
  400868:	f042 0202 	orr.w	r2, r2, #2
  40086c:	619a      	str	r2, [r3, #24]
	if (hw == MCAN0) {
  40086e:	4b63      	ldr	r3, [pc, #396]	; (4009fc <_can_async_init+0x1ac>)
  400870:	4299      	cmp	r1, r3
  400872:	d014      	beq.n	40089e <_can_async_init+0x4e>
	if (hw == MCAN1) {
  400874:	4b62      	ldr	r3, [pc, #392]	; (400a00 <_can_async_init+0x1b0>)
  400876:	4299      	cmp	r1, r3
  400878:	d067      	beq.n	40094a <_can_async_init+0xfa>
	hri_mcan_clear_CCCR_CCE_bit(dev->hw);
  40087a:	6802      	ldr	r2, [r0, #0]
	((Mcan *)hw)->MCAN_CCCR &= ~MCAN_CCCR_CCE;
  40087c:	6993      	ldr	r3, [r2, #24]
  40087e:	f023 0302 	bic.w	r3, r3, #2
  400882:	6193      	str	r3, [r2, #24]
	hri_mcan_clear_CCCR_INIT_bit(dev->hw);
  400884:	6802      	ldr	r2, [r0, #0]
	((Mcan *)hw)->MCAN_CCCR &= ~MCAN_CCCR_INIT;
  400886:	6993      	ldr	r3, [r2, #24]
  400888:	f023 0301 	bic.w	r3, r3, #1
  40088c:	6193      	str	r3, [r2, #24]
	while (hri_mcan_get_CCCR_INIT_bit(dev->hw)) {
  40088e:	6803      	ldr	r3, [r0, #0]
	tmp = ((Mcan *)hw)->MCAN_CCCR;
  400890:	699b      	ldr	r3, [r3, #24]
  400892:	f013 0f01 	tst.w	r3, #1
  400896:	d1fa      	bne.n	40088e <_can_async_init+0x3e>
}
  400898:	2000      	movs	r0, #0
  40089a:	bc30      	pop	{r4, r5}
  40089c:	4770      	bx	lr
		dev->context = (void *)&_can0_context;
  40089e:	4b59      	ldr	r3, [pc, #356]	; (400a04 <_can_async_init+0x1b4>)
  4008a0:	6183      	str	r3, [r0, #24]
		hri_mcan_set_CCCR_reg(dev->hw, CONF_CAN0_CCCR_REG);
  4008a2:	6802      	ldr	r2, [r0, #0]
	((Mcan *)hw)->MCAN_CCCR |= mask;
  4008a4:	6993      	ldr	r3, [r2, #24]
  4008a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4008aa:	6193      	str	r3, [r2, #24]
		hri_mcan_write_NBTP_reg(dev->hw, CONF_CAN0_NBTP_REG);
  4008ac:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_NBTP = data;
  4008ae:	4a56      	ldr	r2, [pc, #344]	; (400a08 <_can_async_init+0x1b8>)
  4008b0:	61da      	str	r2, [r3, #28]
		hri_mcan_write_DBTP_reg(dev->hw, CONF_CAN0_DBTP_REG);
  4008b2:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_DBTP = data;
  4008b4:	f640 1233 	movw	r2, #2355	; 0x933
  4008b8:	60da      	str	r2, [r3, #12]
		hri_mcan_write_TDCR_reg(dev->hw, CONF_CAN0_TDCR_REG);
  4008ba:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_TDCR = data;
  4008bc:	f640 320b 	movw	r2, #2827	; 0xb0b
  4008c0:	649a      	str	r2, [r3, #72]	; 0x48
		hri_mcan_write_RXF0C_reg(dev->hw, CONF_CAN0_RXF0C_REG | (((uint32_t)can0_rx_fifo) & 0xFFFF));
  4008c2:	6802      	ldr	r2, [r0, #0]
  4008c4:	4b51      	ldr	r3, [pc, #324]	; (400a0c <_can_async_init+0x1bc>)
  4008c6:	b29b      	uxth	r3, r3
  4008c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
}

static inline void hri_mcan_write_RXF0C_reg(const void *const hw, hri_mcan_rxf0c_reg_t data)
{
	MCAN_CRITICAL_SECTION_ENTER();
	((Mcan *)hw)->MCAN_RXF0C = data;
  4008cc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		hri_mcan_write_RXESC_reg(dev->hw, CONF_CAN0_RXESC_REG);
  4008d0:	6803      	ldr	r3, [r0, #0]
}

static inline void hri_mcan_write_RXESC_reg(const void *const hw, hri_mcan_rxesc_reg_t data)
{
	MCAN_CRITICAL_SECTION_ENTER();
	((Mcan *)hw)->MCAN_RXESC = data;
  4008d2:	2400      	movs	r4, #0
  4008d4:	f8c3 40bc 	str.w	r4, [r3, #188]	; 0xbc
		hri_mcan_write_TXESC_reg(dev->hw, CONF_CAN0_TXESC_REG);
  4008d8:	6803      	ldr	r3, [r0, #0]
}

static inline void hri_mcan_write_TXESC_reg(const void *const hw, hri_mcan_txesc_reg_t data)
{
	MCAN_CRITICAL_SECTION_ENTER();
	((Mcan *)hw)->MCAN_TXESC = data;
  4008da:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
		hri_mcan_write_TXBC_reg(dev->hw, CONF_CAN0_TXBC_REG | (((uint32_t)can0_tx_fifo) & 0xFFFF));
  4008de:	6802      	ldr	r2, [r0, #0]
  4008e0:	4b4b      	ldr	r3, [pc, #300]	; (400a10 <_can_async_init+0x1c0>)
  4008e2:	b29b      	uxth	r3, r3
  4008e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
	((Mcan *)hw)->MCAN_TXBC = data;
  4008e8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		hri_mcan_write_TXEFC_reg(dev->hw, CONF_CAN0_TXEFC_REG | (((uint32_t)can0_tx_event_fifo) & 0xFFFF));
  4008ec:	6805      	ldr	r5, [r0, #0]
  4008ee:	4a49      	ldr	r2, [pc, #292]	; (400a14 <_can_async_init+0x1c4>)
  4008f0:	b293      	uxth	r3, r2
  4008f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
}

static inline void hri_mcan_write_TXEFC_reg(const void *const hw, hri_mcan_txefc_reg_t data)
{
	MCAN_CRITICAL_SECTION_ENTER();
	((Mcan *)hw)->MCAN_TXEFC = data;
  4008f6:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
		hri_mcan_write_GFC_reg(dev->hw, CONF_CAN0_GFC_REG);
  4008fa:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_GFC = data;
  4008fc:	252b      	movs	r5, #43	; 0x2b
  4008fe:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
		hri_mcan_write_SIDFC_reg(dev->hw, CONF_CAN0_SIDFC_REG | (((uint32_t)can0_rx_std_filter) & 0xFFFF));
  400902:	6805      	ldr	r5, [r0, #0]
  400904:	f102 0310 	add.w	r3, r2, #16
  400908:	b29b      	uxth	r3, r3
  40090a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	((Mcan *)hw)->MCAN_SIDFC = data;
  40090e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
		hri_mcan_write_XIDFC_reg(dev->hw, CONF_CAN0_XIDFC_REG | (((uint32_t)can0_rx_ext_filter) & 0xFFFF));
  400912:	6805      	ldr	r5, [r0, #0]
  400914:	f102 0390 	add.w	r3, r2, #144	; 0x90
  400918:	b29b      	uxth	r3, r3
  40091a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	((Mcan *)hw)->MCAN_XIDFC = data;
  40091e:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
		hri_mcan_write_XIDAM_reg(dev->hw, CONF_CAN0_XIDAM_REG);
  400922:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_XIDAM = data;
  400924:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
		_can0_dev = dev;
  400928:	f8c2 0190 	str.w	r0, [r2, #400]	; 0x190
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40092c:	4b3a      	ldr	r3, [pc, #232]	; (400a18 <_can_async_init+0x1c8>)
  40092e:	2208      	movs	r2, #8
  400930:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400934:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400938:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40093c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400940:	605a      	str	r2, [r3, #4]
		hri_mcan_write_ILE_reg(dev->hw, MCAN_ILE_EINT0);
  400942:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_ILE = data;
  400944:	2201      	movs	r2, #1
  400946:	65da      	str	r2, [r3, #92]	; 0x5c
  400948:	e794      	b.n	400874 <_can_async_init+0x24>
		dev->context = (void *)&_can1_context;
  40094a:	4b34      	ldr	r3, [pc, #208]	; (400a1c <_can_async_init+0x1cc>)
  40094c:	6183      	str	r3, [r0, #24]
		hri_mcan_set_CCCR_reg(dev->hw, CONF_CAN1_CCCR_REG);
  40094e:	6802      	ldr	r2, [r0, #0]
	((Mcan *)hw)->MCAN_CCCR |= mask;
  400950:	6993      	ldr	r3, [r2, #24]
  400952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400956:	6193      	str	r3, [r2, #24]
		hri_mcan_write_NBTP_reg(dev->hw, CONF_CAN1_NBTP_REG);
  400958:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_NBTP = data;
  40095a:	4a2b      	ldr	r2, [pc, #172]	; (400a08 <_can_async_init+0x1b8>)
  40095c:	61da      	str	r2, [r3, #28]
		hri_mcan_write_DBTP_reg(dev->hw, CONF_CAN1_DBTP_REG);
  40095e:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_DBTP = data;
  400960:	f640 1233 	movw	r2, #2355	; 0x933
  400964:	60da      	str	r2, [r3, #12]
		hri_mcan_write_TDCR_reg(dev->hw, CONF_CAN1_TDCR_REG);
  400966:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_TDCR = data;
  400968:	f640 320b 	movw	r2, #2827	; 0xb0b
  40096c:	649a      	str	r2, [r3, #72]	; 0x48
		hri_mcan_write_RXF0C_reg(dev->hw, CONF_CAN1_RXF0C_REG | (((uint32_t)can1_rx_fifo) & 0xFFFF));
  40096e:	6802      	ldr	r2, [r0, #0]
  400970:	4b2b      	ldr	r3, [pc, #172]	; (400a20 <_can_async_init+0x1d0>)
  400972:	b29b      	uxth	r3, r3
  400974:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	((Mcan *)hw)->MCAN_RXF0C = data;
  400978:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		hri_mcan_write_RXESC_reg(dev->hw, CONF_CAN1_RXESC_REG);
  40097c:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_RXESC = data;
  40097e:	2200      	movs	r2, #0
  400980:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		hri_mcan_write_TXESC_reg(dev->hw, CONF_CAN1_TXESC_REG);
  400984:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_TXESC = data;
  400986:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		hri_mcan_write_TXBC_reg(dev->hw, CONF_CAN1_TXBC_REG | (((uint32_t)can1_tx_fifo) & 0xFFFF));
  40098a:	6801      	ldr	r1, [r0, #0]
  40098c:	4b25      	ldr	r3, [pc, #148]	; (400a24 <_can_async_init+0x1d4>)
  40098e:	b29b      	uxth	r3, r3
  400990:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
	((Mcan *)hw)->MCAN_TXBC = data;
  400994:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		hri_mcan_write_TXEFC_reg(dev->hw, CONF_CAN1_TXEFC_REG | (((uint32_t)can1_tx_event_fifo) & 0xFFFF));
  400998:	6804      	ldr	r4, [r0, #0]
  40099a:	491e      	ldr	r1, [pc, #120]	; (400a14 <_can_async_init+0x1c4>)
  40099c:	f501 73ca 	add.w	r3, r1, #404	; 0x194
  4009a0:	b29b      	uxth	r3, r3
  4009a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Mcan *)hw)->MCAN_TXEFC = data;
  4009a6:	f8c4 30f0 	str.w	r3, [r4, #240]	; 0xf0
		hri_mcan_write_GFC_reg(dev->hw, CONF_CAN1_GFC_REG);
  4009aa:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_GFC = data;
  4009ac:	242b      	movs	r4, #43	; 0x2b
  4009ae:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
		hri_mcan_write_SIDFC_reg(dev->hw, CONF_CAN1_SIDFC_REG | (((uint32_t)can1_rx_std_filter) & 0xFFFF));
  4009b2:	6804      	ldr	r4, [r0, #0]
  4009b4:	f501 73d2 	add.w	r3, r1, #420	; 0x1a4
  4009b8:	b29b      	uxth	r3, r3
  4009ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	((Mcan *)hw)->MCAN_SIDFC = data;
  4009be:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
		hri_mcan_write_XIDFC_reg(dev->hw, CONF_CAN1_XIDFC_REG | (((uint32_t)can1_rx_ext_filter) & 0xFFFF));
  4009c2:	6804      	ldr	r4, [r0, #0]
  4009c4:	f501 7309 	add.w	r3, r1, #548	; 0x224
  4009c8:	b29b      	uxth	r3, r3
  4009ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	((Mcan *)hw)->MCAN_XIDFC = data;
  4009ce:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
		hri_mcan_write_XIDAM_reg(dev->hw, CONF_CAN1_XIDAM_REG);
  4009d2:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_XIDAM = data;
  4009d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		_can1_dev = dev;
  4009d8:	f8c1 0324 	str.w	r0, [r1, #804]	; 0x324
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009dc:	4b0e      	ldr	r3, [pc, #56]	; (400a18 <_can_async_init+0x1c8>)
  4009de:	2220      	movs	r2, #32
  4009e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4009e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4009e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009f0:	605a      	str	r2, [r3, #4]
		hri_mcan_write_ILE_reg(dev->hw, MCAN_ILE_EINT0);
  4009f2:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_ILE = data;
  4009f4:	2201      	movs	r2, #1
  4009f6:	65da      	str	r2, [r3, #92]	; 0x5c
  4009f8:	e73f      	b.n	40087a <_can_async_init+0x2a>
  4009fa:	bf00      	nop
  4009fc:	40030000 	.word	0x40030000
  400a00:	40034000 	.word	0x40034000
  400a04:	20400000 	.word	0x20400000
  400a08:	06020a07 	.word	0x06020a07
  400a0c:	20400400 	.word	0x20400400
  400a10:	20400a00 	.word	0x20400a00
  400a14:	20400068 	.word	0x20400068
  400a18:	e000e100 	.word	0xe000e100
  400a1c:	20400014 	.word	0x20400014
  400a20:	20400800 	.word	0x20400800
  400a24:	20400600 	.word	0x20400600

00400a28 <_can_async_enable>:
	hri_mcan_clear_CCCR_INIT_bit(dev->hw);
  400a28:	6802      	ldr	r2, [r0, #0]
	((Mcan *)hw)->MCAN_CCCR &= ~MCAN_CCCR_INIT;
  400a2a:	6993      	ldr	r3, [r2, #24]
  400a2c:	f023 0301 	bic.w	r3, r3, #1
  400a30:	6193      	str	r3, [r2, #24]
}
  400a32:	2000      	movs	r0, #0
  400a34:	4770      	bx	lr
	...

00400a38 <_can_async_read>:
	if (!hri_mcan_read_RXF0S_F0FL_bf(dev->hw)) {
  400a38:	6803      	ldr	r3, [r0, #0]
	return (((Mcan *)hw)->MCAN_RXF0S & MCAN_RXF0S_F0FL_Msk) >> MCAN_RXF0S_F0FL_Pos;
  400a3a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
  400a3e:	f012 0f7f 	tst.w	r2, #127	; 0x7f
  400a42:	d04d      	beq.n	400ae0 <_can_async_read+0xa8>
{
  400a44:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a46:	b085      	sub	sp, #20
	return (((Mcan *)hw)->MCAN_RXF0S & MCAN_RXF0S_F0GI_Msk) >> MCAN_RXF0S_F0GI_Pos;
  400a48:	f8d3 60a4 	ldr.w	r6, [r3, #164]	; 0xa4
  400a4c:	f3c6 2605 	ubfx	r6, r6, #8, #6
	if (dev->hw == MCAN0) {
  400a50:	4a26      	ldr	r2, [pc, #152]	; (400aec <_can_async_read+0xb4>)
  400a52:	4293      	cmp	r3, r2
  400a54:	d032      	beq.n	400abc <_can_async_read+0x84>
	struct _can_rx_fifo_entry *f = NULL;
  400a56:	2400      	movs	r4, #0
	if (dev->hw == MCAN1) {
  400a58:	4a25      	ldr	r2, [pc, #148]	; (400af0 <_can_async_read+0xb8>)
  400a5a:	4293      	cmp	r3, r2
  400a5c:	d032      	beq.n	400ac4 <_can_async_read+0x8c>
	if (f == NULL) {
  400a5e:	2c00      	cmp	r4, #0
  400a60:	d041      	beq.n	400ae6 <_can_async_read+0xae>
	if (f->R0.bit.XTD == 1) {
  400a62:	6823      	ldr	r3, [r4, #0]
  400a64:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  400a68:	d130      	bne.n	400acc <_can_async_read+0x94>
		msg->fmt = CAN_FMT_STDID;
  400a6a:	2300      	movs	r3, #0
  400a6c:	734b      	strb	r3, [r1, #13]
		msg->id = f->R0.bit.ID >> 18;
  400a6e:	6823      	ldr	r3, [r4, #0]
  400a70:	f3c3 438a 	ubfx	r3, r3, #18, #11
  400a74:	600b      	str	r3, [r1, #0]
	if (f->R0.bit.RTR == 1) {
  400a76:	6823      	ldr	r3, [r4, #0]
  400a78:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  400a7c:	d12d      	bne.n	400ada <_can_async_read+0xa2>
  400a7e:	460d      	mov	r5, r1
  400a80:	4607      	mov	r7, r0
	const uint8_t dlc2len[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 12, 16, 20, 24, 32, 48, 64};
  400a82:	4b1c      	ldr	r3, [pc, #112]	; (400af4 <_can_async_read+0xbc>)
  400a84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400a86:	f10d 0e10 	add.w	lr, sp, #16
  400a8a:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
	msg->len                = dlc2len[f->R1.bit.DLC];
  400a8e:	6863      	ldr	r3, [r4, #4]
  400a90:	f3c3 4303 	ubfx	r3, r3, #16, #4
  400a94:	4473      	add	r3, lr
  400a96:	f813 2c10 	ldrb.w	r2, [r3, #-16]
  400a9a:	732a      	strb	r2, [r5, #12]
	memcpy(msg->data, f->data, msg->len);
  400a9c:	f104 0108 	add.w	r1, r4, #8
  400aa0:	68a8      	ldr	r0, [r5, #8]
  400aa2:	4b15      	ldr	r3, [pc, #84]	; (400af8 <_can_async_read+0xc0>)
  400aa4:	4798      	blx	r3
	hri_mcan_write_RXF0A_F0AI_bf(dev->hw, get_index);
  400aa6:	683a      	ldr	r2, [r7, #0]
	tmp = ((Mcan *)hw)->MCAN_RXF0A;
  400aa8:	f8d2 30a8 	ldr.w	r3, [r2, #168]	; 0xa8
	tmp &= ~MCAN_RXF0A_F0AI_Msk;
  400aac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
	tmp |= MCAN_RXF0A_F0AI(data);
  400ab0:	431e      	orrs	r6, r3
	((Mcan *)hw)->MCAN_RXF0A = tmp;
  400ab2:	f8c2 60a8 	str.w	r6, [r2, #168]	; 0xa8
	return ERR_NONE;
  400ab6:	2000      	movs	r0, #0
}
  400ab8:	b005      	add	sp, #20
  400aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		f = (struct _can_rx_fifo_entry *)(can0_rx_fifo + get_index * CONF_CAN0_F0DS);
  400abc:	4c0f      	ldr	r4, [pc, #60]	; (400afc <_can_async_read+0xc4>)
  400abe:	eb04 1406 	add.w	r4, r4, r6, lsl #4
  400ac2:	e7c9      	b.n	400a58 <_can_async_read+0x20>
		f = (struct _can_rx_fifo_entry *)(can1_rx_fifo + get_index * CONF_CAN1_F0DS);
  400ac4:	4c0e      	ldr	r4, [pc, #56]	; (400b00 <_can_async_read+0xc8>)
  400ac6:	eb04 1406 	add.w	r4, r4, r6, lsl #4
  400aca:	e7c8      	b.n	400a5e <_can_async_read+0x26>
		msg->fmt = CAN_FMT_EXTID;
  400acc:	2301      	movs	r3, #1
  400ace:	734b      	strb	r3, [r1, #13]
		msg->id  = f->R0.bit.ID;
  400ad0:	6823      	ldr	r3, [r4, #0]
  400ad2:	f3c3 031c 	ubfx	r3, r3, #0, #29
  400ad6:	600b      	str	r3, [r1, #0]
  400ad8:	e7cd      	b.n	400a76 <_can_async_read+0x3e>
		msg->type = CAN_TYPE_REMOTE;
  400ada:	2301      	movs	r3, #1
  400adc:	710b      	strb	r3, [r1, #4]
  400ade:	e7ce      	b.n	400a7e <_can_async_read+0x46>
		return ERR_NOT_FOUND;
  400ae0:	f06f 0009 	mvn.w	r0, #9
  400ae4:	4770      	bx	lr
		return ERR_NO_RESOURCE;
  400ae6:	f06f 001b 	mvn.w	r0, #27
  400aea:	e7e5      	b.n	400ab8 <_can_async_read+0x80>
  400aec:	40030000 	.word	0x40030000
  400af0:	40034000 	.word	0x40034000
  400af4:	00401244 	.word	0x00401244
  400af8:	004011d9 	.word	0x004011d9
  400afc:	20400400 	.word	0x20400400
  400b00:	20400800 	.word	0x20400800

00400b04 <_can_async_write>:
{
  400b04:	b538      	push	{r3, r4, r5, lr}
	if (hri_mcan_get_TXFQS_TFQF_bit(dev->hw)) {
  400b06:	6802      	ldr	r2, [r0, #0]
	return (((Mcan *)hw)->MCAN_TXFQS & MCAN_TXFQS_TFQF) > 0;
  400b08:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
  400b0c:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  400b10:	f040 8082 	bne.w	400c18 <_can_async_write+0x114>
	return (((Mcan *)hw)->MCAN_TXFQS & MCAN_TXFQS_TFQPI_Msk) >> MCAN_TXFQS_TFQPI_Pos;
  400b14:	f8d2 50c4 	ldr.w	r5, [r2, #196]	; 0xc4
  400b18:	f3c5 4504 	ubfx	r5, r5, #16, #5
	if (dev->hw == MCAN0) {
  400b1c:	4b41      	ldr	r3, [pc, #260]	; (400c24 <_can_async_write+0x120>)
  400b1e:	429a      	cmp	r2, r3
  400b20:	d034      	beq.n	400b8c <_can_async_write+0x88>
	struct _can_tx_fifo_entry *f = NULL;
  400b22:	2300      	movs	r3, #0
	if (dev->hw == MCAN1) {
  400b24:	4c40      	ldr	r4, [pc, #256]	; (400c28 <_can_async_write+0x124>)
  400b26:	42a2      	cmp	r2, r4
  400b28:	d034      	beq.n	400b94 <_can_async_write+0x90>
	if (f == NULL) {
  400b2a:	2b00      	cmp	r3, #0
  400b2c:	d077      	beq.n	400c1e <_can_async_write+0x11a>
	if (msg->fmt == CAN_FMT_EXTID) {
  400b2e:	7b4a      	ldrb	r2, [r1, #13]
  400b30:	2a01      	cmp	r2, #1
  400b32:	d033      	beq.n	400b9c <_can_async_write+0x98>
		f->T0.val = msg->id << 18;
  400b34:	680a      	ldr	r2, [r1, #0]
  400b36:	0492      	lsls	r2, r2, #18
  400b38:	601a      	str	r2, [r3, #0]
	if (msg->len <= 8) {
  400b3a:	7b0a      	ldrb	r2, [r1, #12]
  400b3c:	2a08      	cmp	r2, #8
  400b3e:	d834      	bhi.n	400baa <_can_async_write+0xa6>
		f->T1.bit.DLC = msg->len;
  400b40:	685c      	ldr	r4, [r3, #4]
  400b42:	f362 4413 	bfi	r4, r2, #16, #4
  400b46:	605c      	str	r4, [r3, #4]
  400b48:	4604      	mov	r4, r0
	f->T1.bit.FDF = hri_mcan_get_CCCR_FDOE_bit(dev->hw);
  400b4a:	6802      	ldr	r2, [r0, #0]
	tmp = ((Mcan *)hw)->MCAN_CCCR;
  400b4c:	6992      	ldr	r2, [r2, #24]
	tmp = (tmp & MCAN_CCCR_FDOE) >> MCAN_CCCR_FDOE_Pos;
  400b4e:	f3c2 2200 	ubfx	r2, r2, #8, #1
  400b52:	6858      	ldr	r0, [r3, #4]
  400b54:	f362 5055 	bfi	r0, r2, #21, #1
  400b58:	6058      	str	r0, [r3, #4]
	f->T1.bit.BRS = hri_mcan_get_CCCR_BRSE_bit(dev->hw);
  400b5a:	6822      	ldr	r2, [r4, #0]
	tmp = ((Mcan *)hw)->MCAN_CCCR;
  400b5c:	6992      	ldr	r2, [r2, #24]
	tmp = (tmp & MCAN_CCCR_BRSE) >> MCAN_CCCR_BRSE_Pos;
  400b5e:	f3c2 2240 	ubfx	r2, r2, #9, #1
  400b62:	6858      	ldr	r0, [r3, #4]
  400b64:	f362 5014 	bfi	r0, r2, #20, #1
  400b68:	6058      	str	r0, [r3, #4]
	memcpy(f->data, msg->data, msg->len);
  400b6a:	7b0a      	ldrb	r2, [r1, #12]
  400b6c:	6889      	ldr	r1, [r1, #8]
  400b6e:	f103 0008 	add.w	r0, r3, #8
  400b72:	4b2e      	ldr	r3, [pc, #184]	; (400c2c <_can_async_write+0x128>)
  400b74:	4798      	blx	r3
	hri_mcan_write_TXBAR_reg(dev->hw, 1 << hri_mcan_read_TXFQS_TFQPI_bf(dev->hw));
  400b76:	6821      	ldr	r1, [r4, #0]
	return (((Mcan *)hw)->MCAN_TXFQS & MCAN_TXFQS_TFQPI_Msk) >> MCAN_TXFQS_TFQPI_Pos;
  400b78:	f8d1 20c4 	ldr.w	r2, [r1, #196]	; 0xc4
  400b7c:	f3c2 4204 	ubfx	r2, r2, #16, #5
  400b80:	2301      	movs	r3, #1
  400b82:	4093      	lsls	r3, r2
	((Mcan *)hw)->MCAN_TXBAR = data;
  400b84:	f8c1 30d0 	str.w	r3, [r1, #208]	; 0xd0
	return ERR_NONE;
  400b88:	2000      	movs	r0, #0
  400b8a:	bd38      	pop	{r3, r4, r5, pc}
		f = (struct _can_tx_fifo_entry *)(can0_tx_fifo + put_index * CONF_CAN0_TBDS);
  400b8c:	4b28      	ldr	r3, [pc, #160]	; (400c30 <_can_async_write+0x12c>)
  400b8e:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  400b92:	e7c7      	b.n	400b24 <_can_async_write+0x20>
		f = (struct _can_tx_fifo_entry *)(can1_tx_fifo + put_index * CONF_CAN1_TBDS);
  400b94:	4b27      	ldr	r3, [pc, #156]	; (400c34 <_can_async_write+0x130>)
  400b96:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  400b9a:	e7c6      	b.n	400b2a <_can_async_write+0x26>
		f->T0.val     = msg->id;
  400b9c:	680a      	ldr	r2, [r1, #0]
  400b9e:	601a      	str	r2, [r3, #0]
		f->T0.bit.XTD = 1;
  400ba0:	681a      	ldr	r2, [r3, #0]
  400ba2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
  400ba6:	601a      	str	r2, [r3, #0]
  400ba8:	e7c7      	b.n	400b3a <_can_async_write+0x36>
	} else if (msg->len <= 12) {
  400baa:	2a0c      	cmp	r2, #12
  400bac:	d805      	bhi.n	400bba <_can_async_write+0xb6>
		f->T1.bit.DLC = 0x9;
  400bae:	685a      	ldr	r2, [r3, #4]
  400bb0:	2409      	movs	r4, #9
  400bb2:	f364 4213 	bfi	r2, r4, #16, #4
  400bb6:	605a      	str	r2, [r3, #4]
  400bb8:	e7c6      	b.n	400b48 <_can_async_write+0x44>
	} else if (msg->len <= 16) {
  400bba:	2a10      	cmp	r2, #16
  400bbc:	d805      	bhi.n	400bca <_can_async_write+0xc6>
		f->T1.bit.DLC = 0xA;
  400bbe:	685a      	ldr	r2, [r3, #4]
  400bc0:	240a      	movs	r4, #10
  400bc2:	f364 4213 	bfi	r2, r4, #16, #4
  400bc6:	605a      	str	r2, [r3, #4]
  400bc8:	e7be      	b.n	400b48 <_can_async_write+0x44>
	} else if (msg->len <= 20) {
  400bca:	2a14      	cmp	r2, #20
  400bcc:	d805      	bhi.n	400bda <_can_async_write+0xd6>
		f->T1.bit.DLC = 0xB;
  400bce:	685a      	ldr	r2, [r3, #4]
  400bd0:	240b      	movs	r4, #11
  400bd2:	f364 4213 	bfi	r2, r4, #16, #4
  400bd6:	605a      	str	r2, [r3, #4]
  400bd8:	e7b6      	b.n	400b48 <_can_async_write+0x44>
	} else if (msg->len <= 24) {
  400bda:	2a18      	cmp	r2, #24
  400bdc:	d805      	bhi.n	400bea <_can_async_write+0xe6>
		f->T1.bit.DLC = 0xC;
  400bde:	685a      	ldr	r2, [r3, #4]
  400be0:	240c      	movs	r4, #12
  400be2:	f364 4213 	bfi	r2, r4, #16, #4
  400be6:	605a      	str	r2, [r3, #4]
  400be8:	e7ae      	b.n	400b48 <_can_async_write+0x44>
	} else if (msg->len <= 32) {
  400bea:	2a20      	cmp	r2, #32
  400bec:	d805      	bhi.n	400bfa <_can_async_write+0xf6>
		f->T1.bit.DLC = 0xD;
  400bee:	685a      	ldr	r2, [r3, #4]
  400bf0:	240d      	movs	r4, #13
  400bf2:	f364 4213 	bfi	r2, r4, #16, #4
  400bf6:	605a      	str	r2, [r3, #4]
  400bf8:	e7a6      	b.n	400b48 <_can_async_write+0x44>
	} else if (msg->len <= 48) {
  400bfa:	2a30      	cmp	r2, #48	; 0x30
  400bfc:	d805      	bhi.n	400c0a <_can_async_write+0x106>
		f->T1.bit.DLC = 0xE;
  400bfe:	685a      	ldr	r2, [r3, #4]
  400c00:	240e      	movs	r4, #14
  400c02:	f364 4213 	bfi	r2, r4, #16, #4
  400c06:	605a      	str	r2, [r3, #4]
  400c08:	e79e      	b.n	400b48 <_can_async_write+0x44>
	} else if (msg->len <= 64) {
  400c0a:	2a40      	cmp	r2, #64	; 0x40
  400c0c:	d89c      	bhi.n	400b48 <_can_async_write+0x44>
		f->T1.bit.DLC = 0xF;
  400c0e:	685a      	ldr	r2, [r3, #4]
  400c10:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
  400c14:	605a      	str	r2, [r3, #4]
  400c16:	e797      	b.n	400b48 <_can_async_write+0x44>
		return ERR_NO_RESOURCE;
  400c18:	f06f 001b 	mvn.w	r0, #27
  400c1c:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NO_RESOURCE;
  400c1e:	f06f 001b 	mvn.w	r0, #27
}
  400c22:	bd38      	pop	{r3, r4, r5, pc}
  400c24:	40030000 	.word	0x40030000
  400c28:	40034000 	.word	0x40034000
  400c2c:	004011d9 	.word	0x004011d9
  400c30:	20400a00 	.word	0x20400a00
  400c34:	20400600 	.word	0x20400600

00400c38 <_can_async_set_irq_state>:
	if (type == CAN_ASYNC_RX_CB) {
  400c38:	b121      	cbz	r1, 400c44 <_can_async_set_irq_state+0xc>
	} else if (type == CAN_ASYNC_TX_CB) {
  400c3a:	2901      	cmp	r1, #1
  400c3c:	d009      	beq.n	400c52 <_can_async_set_irq_state+0x1a>
	} else if (type == CAN_ASYNC_IRQ_CB) {
  400c3e:	2902      	cmp	r1, #2
  400c40:	d014      	beq.n	400c6c <_can_async_set_irq_state+0x34>
  400c42:	4770      	bx	lr
		hri_mcan_write_IE_RF0NE_bit(dev->hw, state);
  400c44:	6801      	ldr	r1, [r0, #0]
	tmp = ((Mcan *)hw)->MCAN_IE;
  400c46:	6d4b      	ldr	r3, [r1, #84]	; 0x54
	tmp &= ~MCAN_IE_RF0NE;
  400c48:	f023 0301 	bic.w	r3, r3, #1
	tmp |= value << MCAN_IE_RF0NE_Pos;
  400c4c:	431a      	orrs	r2, r3
	((Mcan *)hw)->MCAN_IE = tmp;
  400c4e:	654a      	str	r2, [r1, #84]	; 0x54
  400c50:	4770      	bx	lr
		hri_mcan_write_IE_TCE_bit(dev->hw, state);
  400c52:	6801      	ldr	r1, [r0, #0]
	tmp = ((Mcan *)hw)->MCAN_IE;
  400c54:	6d4b      	ldr	r3, [r1, #84]	; 0x54
	tmp &= ~MCAN_IE_TCE;
  400c56:	f423 7300 	bic.w	r3, r3, #512	; 0x200
	tmp |= value << MCAN_IE_TCE_Pos;
  400c5a:	ea43 2242 	orr.w	r2, r3, r2, lsl #9
	((Mcan *)hw)->MCAN_IE = tmp;
  400c5e:	654a      	str	r2, [r1, #84]	; 0x54
		hri_mcan_write_TXBTIE_reg(dev->hw, MCAN_TXBTIE_MASK);
  400c60:	6803      	ldr	r3, [r0, #0]
	((Mcan *)hw)->MCAN_TXBTIE = data;
  400c62:	f04f 32ff 	mov.w	r2, #4294967295
  400c66:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  400c6a:	4770      	bx	lr
		ie = hri_mcan_get_IE_reg(dev->hw, MCAN_IE_RF0NE | MCAN_IE_TCE);
  400c6c:	6802      	ldr	r2, [r0, #0]
	tmp = ((Mcan *)hw)->MCAN_IE;
  400c6e:	6d53      	ldr	r3, [r2, #84]	; 0x54
	tmp &= mask;
  400c70:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
  400c74:	059b      	lsls	r3, r3, #22
  400c76:	0d9b      	lsrs	r3, r3, #22
	((Mcan *)hw)->MCAN_IE = data;
  400c78:	6553      	str	r3, [r2, #84]	; 0x54
	return;
  400c7a:	e7e2      	b.n	400c42 <_can_async_set_irq_state+0xa>

00400c7c <MCAN0_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN0_INT0_Handler(void)
{
  400c7c:	b508      	push	{r3, lr}
	_can_irq_handler(_can0_dev);
  400c7e:	4b03      	ldr	r3, [pc, #12]	; (400c8c <MCAN0_INT0_Handler+0x10>)
  400c80:	f8d3 0190 	ldr.w	r0, [r3, #400]	; 0x190
  400c84:	4b02      	ldr	r3, [pc, #8]	; (400c90 <MCAN0_INT0_Handler+0x14>)
  400c86:	4798      	blx	r3
  400c88:	bd08      	pop	{r3, pc}
  400c8a:	bf00      	nop
  400c8c:	20400068 	.word	0x20400068
  400c90:	004007dd 	.word	0x004007dd

00400c94 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  400c94:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  400c96:	4b03      	ldr	r3, [pc, #12]	; (400ca4 <MCAN1_INT0_Handler+0x10>)
  400c98:	f8d3 0324 	ldr.w	r0, [r3, #804]	; 0x324
  400c9c:	4b02      	ldr	r3, [pc, #8]	; (400ca8 <MCAN1_INT0_Handler+0x14>)
  400c9e:	4798      	blx	r3
  400ca0:	bd08      	pop	{r3, pc}
  400ca2:	bf00      	nop
  400ca4:	20400068 	.word	0x20400068
  400ca8:	004007dd 	.word	0x004007dd

00400cac <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  400cac:	490e      	ldr	r1, [pc, #56]	; (400ce8 <_pmc_init_sources+0x3c>)
  400cae:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  400cb0:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  400cb4:	4b0d      	ldr	r3, [pc, #52]	; (400cec <_pmc_init_sources+0x40>)
  400cb6:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  400cb8:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  400cba:	4b0b      	ldr	r3, [pc, #44]	; (400ce8 <_pmc_init_sources+0x3c>)
  400cbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  400cbe:	f013 0f01 	tst.w	r3, #1
  400cc2:	d0fa      	beq.n	400cba <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  400cc4:	4b08      	ldr	r3, [pc, #32]	; (400ce8 <_pmc_init_sources+0x3c>)
  400cc6:	6a19      	ldr	r1, [r3, #32]
  400cc8:	4a09      	ldr	r2, [pc, #36]	; (400cf0 <_pmc_init_sources+0x44>)
  400cca:	430a      	orrs	r2, r1
  400ccc:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  400cce:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  400cd0:	4a08      	ldr	r2, [pc, #32]	; (400cf4 <_pmc_init_sources+0x48>)
  400cd2:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  400cd4:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  400cd6:	4a08      	ldr	r2, [pc, #32]	; (400cf8 <_pmc_init_sources+0x4c>)
  400cd8:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  400cda:	4b03      	ldr	r3, [pc, #12]	; (400ce8 <_pmc_init_sources+0x3c>)
  400cdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  400cde:	f013 0f02 	tst.w	r3, #2
  400ce2:	d0fa      	beq.n	400cda <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  400ce4:	4770      	bx	lr
  400ce6:	bf00      	nop
  400ce8:	400e0600 	.word	0x400e0600
  400cec:	00373e01 	.word	0x00373e01
  400cf0:	01370000 	.word	0x01370000
  400cf4:	f800ffff 	.word	0xf800ffff
  400cf8:	20183f01 	.word	0x20183f01

00400cfc <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400cfc:	4a11      	ldr	r2, [pc, #68]	; (400d44 <_pmc_init_master_clock+0x48>)
  400cfe:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  400d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  400d04:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  400d06:	4b0f      	ldr	r3, [pc, #60]	; (400d44 <_pmc_init_master_clock+0x48>)
  400d08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  400d0a:	f013 0f08 	tst.w	r3, #8
  400d0e:	d0fa      	beq.n	400d06 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400d10:	4a0c      	ldr	r2, [pc, #48]	; (400d44 <_pmc_init_master_clock+0x48>)
  400d12:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  400d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  400d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  400d1c:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  400d1e:	4b09      	ldr	r3, [pc, #36]	; (400d44 <_pmc_init_master_clock+0x48>)
  400d20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  400d22:	f013 0f08 	tst.w	r3, #8
  400d26:	d0fa      	beq.n	400d1e <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400d28:	4a06      	ldr	r2, [pc, #24]	; (400d44 <_pmc_init_master_clock+0x48>)
  400d2a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  400d2c:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  400d30:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  400d34:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  400d36:	4b03      	ldr	r3, [pc, #12]	; (400d44 <_pmc_init_master_clock+0x48>)
  400d38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  400d3a:	f013 0f08 	tst.w	r3, #8
  400d3e:	d0fa      	beq.n	400d36 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	400e0600 	.word	0x400e0600

00400d48 <_pmc_init_program_clock>:
}

static inline void hri_pmc_write_PCK_reg(const void *const hw, uint8_t index, hri_pmc_pck_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->PMC_PCK[index] = data;
  400d48:	2201      	movs	r2, #1
  400d4a:	4b06      	ldr	r3, [pc, #24]	; (400d64 <_pmc_init_program_clock+0x1c>)
  400d4c:	655a      	str	r2, [r3, #84]	; 0x54
	return (((Pmc *)hw)->PMC_SR & PMC_SR_PCKRDY5) > 0;
  400d4e:	4b05      	ldr	r3, [pc, #20]	; (400d64 <_pmc_init_program_clock+0x1c>)
  400d50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_SCER_reg(PMC, PMC_SCER_PCK4);
#endif

#if (CONF_CLK_PCK5_ENABLE == 1)
	hri_pmc_write_PCK_reg(PMC, 5, PMC_PCK_CSS(CONF_CLK_GEN_PCK5_SRC) | PMC_PCK_PRES(CONF_PCK5_PRESC - 1));
	while (!hri_pmc_get_SR_PCKRDY5_bit(PMC)) {
  400d52:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  400d56:	d0fa      	beq.n	400d4e <_pmc_init_program_clock+0x6>
	((Pmc *)hw)->PMC_SCER = data;
  400d58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400d5c:	4b01      	ldr	r3, [pc, #4]	; (400d64 <_pmc_init_program_clock+0x1c>)
  400d5e:	601a      	str	r2, [r3, #0]
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0600 	.word	0x400e0600

00400d68 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  400d68:	b508      	push	{r3, lr}
	_pmc_init_sources();
  400d6a:	4b03      	ldr	r3, [pc, #12]	; (400d78 <_pmc_init+0x10>)
  400d6c:	4798      	blx	r3
	_pmc_init_master_clock();
  400d6e:	4b03      	ldr	r3, [pc, #12]	; (400d7c <_pmc_init+0x14>)
  400d70:	4798      	blx	r3
	_pmc_init_program_clock();
  400d72:	4b03      	ldr	r3, [pc, #12]	; (400d80 <_pmc_init+0x18>)
  400d74:	4798      	blx	r3
  400d76:	bd08      	pop	{r3, pc}
  400d78:	00400cad 	.word	0x00400cad
  400d7c:	00400cfd 	.word	0x00400cfd
  400d80:	00400d49 	.word	0x00400d49

00400d84 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  400d84:	2300      	movs	r3, #0
  400d86:	b13b      	cbz	r3, 400d98 <get_cfg+0x14>
		if (_tcs[i].hw == hw) {
			return &(_tcs[i]);
		}
	}

	return NULL;
  400d88:	2000      	movs	r0, #0
  400d8a:	4770      	bx	lr
			return &(_tcs[i]);
  400d8c:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  400d90:	00a3      	lsls	r3, r4, #2
  400d92:	4608      	mov	r0, r1
  400d94:	4418      	add	r0, r3
  400d96:	e00c      	b.n	400db2 <get_cfg+0x2e>
{
  400d98:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  400d9a:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  400d9e:	008a      	lsls	r2, r1, #2
  400da0:	4905      	ldr	r1, [pc, #20]	; (400db8 <get_cfg+0x34>)
  400da2:	588a      	ldr	r2, [r1, r2]
  400da4:	4282      	cmp	r2, r0
  400da6:	d0f1      	beq.n	400d8c <get_cfg+0x8>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  400da8:	3301      	adds	r3, #1
  400daa:	b2db      	uxtb	r3, r3
  400dac:	2b00      	cmp	r3, #0
  400dae:	d0f4      	beq.n	400d9a <get_cfg+0x16>
	return NULL;
  400db0:	2000      	movs	r0, #0
}
  400db2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400db6:	4770      	bx	lr
  400db8:	20400028 	.word	0x20400028

00400dbc <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  400dbc:	4b03      	ldr	r3, [pc, #12]	; (400dcc <_tc_init_irq_param+0x10>)
  400dbe:	4298      	cmp	r0, r3
  400dc0:	d000      	beq.n	400dc4 <_tc_init_irq_param+0x8>
  400dc2:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  400dc4:	4b02      	ldr	r3, [pc, #8]	; (400dd0 <_tc_init_irq_param+0x14>)
  400dc6:	6019      	str	r1, [r3, #0]
	}
}
  400dc8:	e7fb      	b.n	400dc2 <_tc_init_irq_param+0x6>
  400dca:	bf00      	nop
  400dcc:	4000c000 	.word	0x4000c000
  400dd0:	20400390 	.word	0x20400390

00400dd4 <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  400dd4:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  400dd6:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  400dd8:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  400dda:	f013 0f10 	tst.w	r3, #16
  400dde:	d100      	bne.n	400de2 <tc_interrupt_handler+0xe>
  400de0:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  400de2:	6803      	ldr	r3, [r0, #0]
  400de4:	4798      	blx	r3
	}
}
  400de6:	e7fb      	b.n	400de0 <tc_interrupt_handler+0xc>

00400de8 <_timer_init>:
{
  400de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400dea:	4607      	mov	r7, r0
  400dec:	460c      	mov	r4, r1
	struct tc_configuration *cfg     = get_cfg(hw);
  400dee:	4608      	mov	r0, r1
  400df0:	4b27      	ldr	r3, [pc, #156]	; (400e90 <_timer_init+0xa8>)
  400df2:	4798      	blx	r3
  400df4:	4605      	mov	r5, r0
	uint32_t                 ch_mode = cfg->channel_mode;
  400df6:	6886      	ldr	r6, [r0, #8]
	device->hw = hw;
  400df8:	60fc      	str	r4, [r7, #12]
	ASSERT(ARRAY_SIZE(_tcs));
  400dfa:	2291      	movs	r2, #145	; 0x91
  400dfc:	4925      	ldr	r1, [pc, #148]	; (400e94 <_timer_init+0xac>)
  400dfe:	2001      	movs	r0, #1
  400e00:	4b25      	ldr	r3, [pc, #148]	; (400e98 <_timer_init+0xb0>)
  400e02:	4798      	blx	r3
	if (ch_mode & TC_CMR_WAVE) {
  400e04:	f416 4f00 	tst.w	r6, #32768	; 0x8000
  400e08:	d001      	beq.n	400e0e <_timer_init+0x26>
		ch_mode |= (0x02 << 13) | (0x01 << 16) | (0x02 << 18);
  400e0a:	f446 2614 	orr.w	r6, r6, #606208	; 0x94000
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  400e0e:	6066      	str	r6, [r4, #4]
	hri_tc_write_RA_reg(hw, 0, cfg->ra);
  400e10:	696b      	ldr	r3, [r5, #20]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  400e12:	6163      	str	r3, [r4, #20]
	hri_tc_write_RB_reg(hw, 0, cfg->rb);
  400e14:	69ab      	ldr	r3, [r5, #24]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  400e16:	61a3      	str	r3, [r4, #24]
	hri_tc_write_EMR_reg(hw, 0, cfg->ext_mode);
  400e18:	68eb      	ldr	r3, [r5, #12]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  400e1a:	6323      	str	r3, [r4, #48]	; 0x30
	hri_tc_write_RC_reg(hw, 0, cfg->rc);
  400e1c:	69eb      	ldr	r3, [r5, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  400e1e:	61e3      	str	r3, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  400e20:	2310      	movs	r3, #16
  400e22:	6263      	str	r3, [r4, #36]	; 0x24
	hri_tc_write_FMR_reg(hw, cfg->fmr);
  400e24:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  400e26:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
	_tc_init_irq_param(hw, device);
  400e2a:	4639      	mov	r1, r7
  400e2c:	4620      	mov	r0, r4
  400e2e:	4b1b      	ldr	r3, [pc, #108]	; (400e9c <_timer_init+0xb4>)
  400e30:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  400e32:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  400e36:	2b00      	cmp	r3, #0
  400e38:	db0d      	blt.n	400e56 <_timer_init+0x6e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e3a:	095a      	lsrs	r2, r3, #5
  400e3c:	f003 031f 	and.w	r3, r3, #31
  400e40:	2101      	movs	r1, #1
  400e42:	fa01 f303 	lsl.w	r3, r1, r3
  400e46:	3220      	adds	r2, #32
  400e48:	4915      	ldr	r1, [pc, #84]	; (400ea0 <_timer_init+0xb8>)
  400e4a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  400e4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e52:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  400e56:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  400e5a:	2b00      	cmp	r3, #0
  400e5c:	db09      	blt.n	400e72 <_timer_init+0x8a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e5e:	095a      	lsrs	r2, r3, #5
  400e60:	f003 031f 	and.w	r3, r3, #31
  400e64:	2101      	movs	r1, #1
  400e66:	fa01 f303 	lsl.w	r3, r1, r3
  400e6a:	3260      	adds	r2, #96	; 0x60
  400e6c:	490c      	ldr	r1, [pc, #48]	; (400ea0 <_timer_init+0xb8>)
  400e6e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  400e72:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  400e76:	2b00      	cmp	r3, #0
  400e78:	db08      	blt.n	400e8c <_timer_init+0xa4>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e7a:	0959      	lsrs	r1, r3, #5
  400e7c:	f003 031f 	and.w	r3, r3, #31
  400e80:	2201      	movs	r2, #1
  400e82:	fa02 f303 	lsl.w	r3, r2, r3
  400e86:	4a06      	ldr	r2, [pc, #24]	; (400ea0 <_timer_init+0xb8>)
  400e88:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  400e8c:	2000      	movs	r0, #0
  400e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e90:	00400d85 	.word	0x00400d85
  400e94:	00401254 	.word	0x00401254
  400e98:	00400709 	.word	0x00400709
  400e9c:	00400dbd 	.word	0x00400dbd
  400ea0:	e000e100 	.word	0xe000e100

00400ea4 <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  400ea4:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  400ea6:	2205      	movs	r2, #5
  400ea8:	601a      	str	r2, [r3, #0]
  400eaa:	4770      	bx	lr

00400eac <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0);
  400eac:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  400eae:	6a18      	ldr	r0, [r3, #32]
}
  400eb0:	f3c0 4000 	ubfx	r0, r0, #16, #1
  400eb4:	4770      	bx	lr
	...

00400eb8 <_timer_set_irq>:
{
  400eb8:	b508      	push	{r3, lr}
	struct tc_configuration *cfg = get_cfg(device->hw);
  400eba:	68c0      	ldr	r0, [r0, #12]
  400ebc:	4b02      	ldr	r3, [pc, #8]	; (400ec8 <_timer_set_irq+0x10>)
  400ebe:	4798      	blx	r3
	_irq_set((IRQn_Type)(cfg->irq));
  400ec0:	7900      	ldrb	r0, [r0, #4]
  400ec2:	4b02      	ldr	r3, [pc, #8]	; (400ecc <_timer_set_irq+0x14>)
  400ec4:	4798      	blx	r3
  400ec6:	bd08      	pop	{r3, pc}
  400ec8:	00400d85 	.word	0x00400d85
  400ecc:	00400769 	.word	0x00400769

00400ed0 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  400ed0:	2000      	movs	r0, #0
  400ed2:	4770      	bx	lr

00400ed4 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  400ed4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  400ed6:	4b02      	ldr	r3, [pc, #8]	; (400ee0 <TC0_Handler+0xc>)
  400ed8:	6818      	ldr	r0, [r3, #0]
  400eda:	4b02      	ldr	r3, [pc, #8]	; (400ee4 <TC0_Handler+0x10>)
  400edc:	4798      	blx	r3
  400ede:	bd08      	pop	{r3, pc}
  400ee0:	20400390 	.word	0x20400390
  400ee4:	00400dd5 	.word	0x00400dd5

00400ee8 <sensors_suite1_heartbeat_callback>:
	while (1) {
	}
}

void sensors_suite1_heartbeat_callback(void)
{
  400ee8:	b570      	push	{r4, r5, r6, lr}
  400eea:	b084      	sub	sp, #16
	shift_can_message_t heartbeat_message;
	
	pod_state_struct_t data_struct;
	data_struct.state = (uint8_t)current_state; //note that current_state has to be a variable in your code
  400eec:	4b10      	ldr	r3, [pc, #64]	; (400f30 <sensors_suite1_heartbeat_callback+0x48>)
  400eee:	781b      	ldrb	r3, [r3, #0]
  400ef0:	ac04      	add	r4, sp, #16
  400ef2:	f804 3d10 	strb.w	r3, [r4, #-16]!
	
	uint8_t* buff;
	uint8_t datasize = dlc_to_data_size(sizeof(data_struct));
  400ef6:	2001      	movs	r0, #1
  400ef8:	4b0e      	ldr	r3, [pc, #56]	; (400f34 <sensors_suite1_heartbeat_callback+0x4c>)
  400efa:	4798      	blx	r3
  400efc:	b2c5      	uxtb	r5, r0
	serialize_data(&data_struct, datasize, buff);
  400efe:	2600      	movs	r6, #0
  400f00:	4632      	mov	r2, r6
  400f02:	4629      	mov	r1, r5
  400f04:	4620      	mov	r0, r4
  400f06:	4b0c      	ldr	r3, [pc, #48]	; (400f38 <sensors_suite1_heartbeat_callback+0x50>)
  400f08:	4798      	blx	r3
	
	heartbeat_message.data = buff;
  400f0a:	9602      	str	r6, [sp, #8]
	heartbeat_message.id = ID_SENSOR_SUITE1_HEARTBEAT; //use correct subsystem ID. Example: ID_BMS2_HEARTBEAT (defined in shift_can.h)
  400f0c:	f240 23a7 	movw	r3, #679	; 0x2a7
  400f10:	9301      	str	r3, [sp, #4]
	heartbeat_message.dataSize = datasize;
  400f12:	f88d 500c 	strb.w	r5, [sp, #12]
	tmp = ((Pio *)hw)->PIO_ODSR;
  400f16:	4a09      	ldr	r2, [pc, #36]	; (400f3c <sensors_suite1_heartbeat_callback+0x54>)
  400f18:	6b93      	ldr	r3, [r2, #56]	; 0x38
	tmp &= mask;
  400f1a:	f003 0301 	and.w	r3, r3, #1
{
	uint32_t    bits_clear, bits_set;
	void *const hw = port_to_reg(port);

	bits_clear = hri_pio_get_ODSR_reg(hw, mask);
	bits_set   = (~bits_clear) & mask;
  400f1e:	f083 0101 	eor.w	r1, r3, #1
	((Pio *)hw)->PIO_SODR = mask;
  400f22:	6311      	str	r1, [r2, #48]	; 0x30
	((Pio *)hw)->PIO_CODR = mask;
  400f24:	6353      	str	r3, [r2, #52]	; 0x34
	
	gpio_toggle_pin_level(LED_A);
	
	send_message_module_0(&heartbeat_message); //sent on high-pri bus
  400f26:	a801      	add	r0, sp, #4
  400f28:	4b05      	ldr	r3, [pc, #20]	; (400f40 <sensors_suite1_heartbeat_callback+0x58>)
  400f2a:	4798      	blx	r3
}
  400f2c:	b004      	add	sp, #16
  400f2e:	bd70      	pop	{r4, r5, r6, pc}
  400f30:	20400c00 	.word	0x20400c00
  400f34:	00401065 	.word	0x00401065
  400f38:	00401095 	.word	0x00401095
  400f3c:	400e1200 	.word	0x400e1200
  400f40:	00401151 	.word	0x00401151

00400f44 <start_heartbeat>:

void start_heartbeat(uint16_t heartbeat_interval)
{
  400f44:	b508      	push	{r3, lr}
	TIMER_0_sensors_suite1_heartbeat.interval = heartbeat_interval; //naming example: TIMER_0_telemetry_heartbeat
  400f46:	4905      	ldr	r1, [pc, #20]	; (400f5c <start_heartbeat+0x18>)
  400f48:	6088      	str	r0, [r1, #8]
	TIMER_0_sensors_suite1_heartbeat.mode = TIMER_TASK_REPEAT;
  400f4a:	2301      	movs	r3, #1
  400f4c:	740b      	strb	r3, [r1, #16]
	TIMER_0_sensors_suite1_heartbeat.cb = sensors_suite1_heartbeat_callback; //the name of the callback-function
  400f4e:	4b04      	ldr	r3, [pc, #16]	; (400f60 <start_heartbeat+0x1c>)
  400f50:	60cb      	str	r3, [r1, #12]
	timer_add_task(&TIMER_0, &TIMER_0_sensors_suite1_heartbeat);
  400f52:	4804      	ldr	r0, [pc, #16]	; (400f64 <start_heartbeat+0x20>)
  400f54:	4b04      	ldr	r3, [pc, #16]	; (400f68 <start_heartbeat+0x24>)
  400f56:	4798      	blx	r3
  400f58:	bd08      	pop	{r3, pc}
  400f5a:	bf00      	nop
  400f5c:	20400c04 	.word	0x20400c04
  400f60:	00400ee9 	.word	0x00400ee9
  400f64:	204003e4 	.word	0x204003e4
  400f68:	00400661 	.word	0x00400661

00400f6c <subsystem_timer_setup>:
}

void subsystem_timer_setup()
{
  400f6c:	b508      	push	{r3, lr}
	/*Some timer setup code here*/
	
	start_heartbeat(HEARTBEAT_INTERVAL);
  400f6e:	200a      	movs	r0, #10
  400f70:	4b02      	ldr	r3, [pc, #8]	; (400f7c <subsystem_timer_setup+0x10>)
  400f72:	4798      	blx	r3
	
	/*Some more timer setup code here*/
	
	timer_start(&TIMER_0); //NOTE: this is the last line in the function, as it should be called after all other timer-configuration is done
  400f74:	4802      	ldr	r0, [pc, #8]	; (400f80 <subsystem_timer_setup+0x14>)
  400f76:	4b03      	ldr	r3, [pc, #12]	; (400f84 <subsystem_timer_setup+0x18>)
  400f78:	4798      	blx	r3
  400f7a:	bd08      	pop	{r3, pc}
  400f7c:	00400f45 	.word	0x00400f45
  400f80:	204003e4 	.word	0x204003e4
  400f84:	00400625 	.word	0x00400625

00400f88 <subsystem_setup>:
}

void subsystem_setup()
{
  400f88:	b508      	push	{r3, lr}
	/*Some setup-code here*/
	
	init_can_module();
  400f8a:	4b04      	ldr	r3, [pc, #16]	; (400f9c <subsystem_setup+0x14>)
  400f8c:	4798      	blx	r3
	
	subsystem_timer_setup();
  400f8e:	4b04      	ldr	r3, [pc, #16]	; (400fa0 <subsystem_setup+0x18>)
  400f90:	4798      	blx	r3
	current_state = INITIALIZING_LV;
  400f92:	2200      	movs	r2, #0
  400f94:	4b03      	ldr	r3, [pc, #12]	; (400fa4 <subsystem_setup+0x1c>)
  400f96:	701a      	strb	r2, [r3, #0]
  400f98:	bd08      	pop	{r3, pc}
  400f9a:	bf00      	nop
  400f9c:	004010a9 	.word	0x004010a9
  400fa0:	00400f6d 	.word	0x00400f6d
  400fa4:	20400c00 	.word	0x20400c00

00400fa8 <main>:
{
  400fa8:	b508      	push	{r3, lr}
	atmel_start_init();
  400faa:	4b04      	ldr	r3, [pc, #16]	; (400fbc <main+0x14>)
  400fac:	4798      	blx	r3
	subsystem_setup();
  400fae:	4b04      	ldr	r3, [pc, #16]	; (400fc0 <main+0x18>)
  400fb0:	4798      	blx	r3
	((Pio *)hw)->PIO_OER = mask;
  400fb2:	4b04      	ldr	r3, [pc, #16]	; (400fc4 <main+0x1c>)
  400fb4:	2201      	movs	r2, #1
  400fb6:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_SODR = mask;
  400fb8:	631a      	str	r2, [r3, #48]	; 0x30
  400fba:	e7fe      	b.n	400fba <main+0x12>
  400fbc:	004001d5 	.word	0x004001d5
  400fc0:	00400f89 	.word	0x00400f89
  400fc4:	400e1200 	.word	0x400e1200

00400fc8 <message_received_CAN0>:
	/*Some more setup-code here*/
}

void message_received_CAN0(shift_can_message_t message)
{
  400fc8:	b084      	sub	sp, #16
  400fca:	ab04      	add	r3, sp, #16
  400fcc:	e903 0007 	stmdb	r3, {r0, r1, r2}
	uint32_t msg_id = message.id;
  400fd0:	9b01      	ldr	r3, [sp, #4]
	pod_state_struct_t* pod_state_struct_ptr;

	switch (msg_id)
  400fd2:	2bce      	cmp	r3, #206	; 0xce
  400fd4:	d103      	bne.n	400fde <message_received_CAN0+0x16>
	{
		case ID_CHANGE_POD_STATE:
			pod_state_struct_ptr = (pod_state_struct_t*) message.data;
  400fd6:	9b02      	ldr	r3, [sp, #8]
			current_state = pod_state_struct_ptr->state;
  400fd8:	781a      	ldrb	r2, [r3, #0]
  400fda:	4b02      	ldr	r3, [pc, #8]	; (400fe4 <message_received_CAN0+0x1c>)
  400fdc:	701a      	strb	r2, [r3, #0]
			break;
		default:
		/* Your code here */
		break;
	}
}
  400fde:	b004      	add	sp, #16
  400fe0:	4770      	bx	lr
  400fe2:	bf00      	nop
  400fe4:	20400c00 	.word	0x20400c00

00400fe8 <message_received_CAN1>:


void message_received_CAN1(shift_can_message_t message)
{
  400fe8:	b084      	sub	sp, #16
  400fea:	ab04      	add	r3, sp, #16
  400fec:	e903 0007 	stmdb	r3, {r0, r1, r2}
	
  400ff0:	b004      	add	sp, #16
  400ff2:	4770      	bx	lr

00400ff4 <CAN0_RX_CALLBACK>:
		sf->S0.bit.SFEC  = _CAN_SFEC_STF0M;
	}
}

void CAN0_RX_CALLBACK(struct can_async_descriptor *const descr)
{
  400ff4:	b500      	push	{lr}
  400ff6:	b099      	sub	sp, #100	; 0x64
	struct can_message msg;
	uint8_t data[64];
	msg.data = data;
  400ff8:	ab04      	add	r3, sp, #16
  400ffa:	9316      	str	r3, [sp, #88]	; 0x58
	can_async_read(descr, &msg);
  400ffc:	a914      	add	r1, sp, #80	; 0x50
  400ffe:	4b09      	ldr	r3, [pc, #36]	; (401024 <CAN0_RX_CALLBACK+0x30>)
  401000:	4798      	blx	r3
	
	shift_can_message_t message;
	message.data = msg.data;
  401002:	9b16      	ldr	r3, [sp, #88]	; 0x58
  401004:	9302      	str	r3, [sp, #8]
	message.dataSize = msg.len;
  401006:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
  40100a:	f88d 300c 	strb.w	r3, [sp, #12]
	message.id = msg.id;
  40100e:	ab18      	add	r3, sp, #96	; 0x60
  401010:	9a14      	ldr	r2, [sp, #80]	; 0x50
  401012:	f843 2d5c 	str.w	r2, [r3, #-92]!
	message_received_CAN0(message);
  401016:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40101a:	4b03      	ldr	r3, [pc, #12]	; (401028 <CAN0_RX_CALLBACK+0x34>)
  40101c:	4798      	blx	r3
}
  40101e:	b019      	add	sp, #100	; 0x64
  401020:	f85d fb04 	ldr.w	pc, [sp], #4
  401024:	00400481 	.word	0x00400481
  401028:	00400fc9 	.word	0x00400fc9

0040102c <CAN1_RX_CALLBACK>:

void CAN1_RX_CALLBACK(struct can_async_descriptor *const descr)
{
  40102c:	b500      	push	{lr}
  40102e:	b099      	sub	sp, #100	; 0x64
	struct can_message msg;
	uint8_t data[64];
	msg.data = data;
  401030:	ab04      	add	r3, sp, #16
  401032:	9316      	str	r3, [sp, #88]	; 0x58
	can_async_read(descr, &msg);
  401034:	a914      	add	r1, sp, #80	; 0x50
  401036:	4b09      	ldr	r3, [pc, #36]	; (40105c <CAN1_RX_CALLBACK+0x30>)
  401038:	4798      	blx	r3
	
	shift_can_message_t message;
	message.data = msg.data;
  40103a:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40103c:	9302      	str	r3, [sp, #8]
	message.dataSize = msg.len;
  40103e:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
  401042:	f88d 300c 	strb.w	r3, [sp, #12]
	message.id = msg.id;
  401046:	ab18      	add	r3, sp, #96	; 0x60
  401048:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40104a:	f843 2d5c 	str.w	r2, [r3, #-92]!
	message_received_CAN1(message);
  40104e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  401052:	4b03      	ldr	r3, [pc, #12]	; (401060 <CAN1_RX_CALLBACK+0x34>)
  401054:	4798      	blx	r3
}
  401056:	b019      	add	sp, #100	; 0x64
  401058:	f85d fb04 	ldr.w	pc, [sp], #4
  40105c:	00400481 	.word	0x00400481
  401060:	00400fe9 	.word	0x00400fe9

00401064 <dlc_to_data_size>:
	switch(dlc)
  401064:	f1a0 0309 	sub.w	r3, r0, #9
  401068:	2b06      	cmp	r3, #6
  40106a:	d812      	bhi.n	401092 <dlc_to_data_size+0x2e>
  40106c:	e8df f003 	tbb	[pc, r3]
  401070:	08061004 	.word	0x08061004
  401074:	0c0a      	.short	0x0c0a
  401076:	0e          	.byte	0x0e
  401077:	00          	.byte	0x00
			return 12;
  401078:	200c      	movs	r0, #12
  40107a:	4770      	bx	lr
			return 20;
  40107c:	2014      	movs	r0, #20
  40107e:	4770      	bx	lr
			return 24;
  401080:	2018      	movs	r0, #24
  401082:	4770      	bx	lr
			return 32;
  401084:	2020      	movs	r0, #32
  401086:	4770      	bx	lr
			return 48;
  401088:	2030      	movs	r0, #48	; 0x30
  40108a:	4770      	bx	lr
			return 64;
  40108c:	2040      	movs	r0, #64	; 0x40
  40108e:	4770      	bx	lr
			return 16;
  401090:	2010      	movs	r0, #16
}
  401092:	4770      	bx	lr

00401094 <serialize_data>:
{
  401094:	b508      	push	{r3, lr}
  401096:	4613      	mov	r3, r2
	memcpy(buffer, data_struct, data_size);
  401098:	460a      	mov	r2, r1
  40109a:	4601      	mov	r1, r0
  40109c:	4618      	mov	r0, r3
  40109e:	4b01      	ldr	r3, [pc, #4]	; (4010a4 <serialize_data+0x10>)
  4010a0:	4798      	blx	r3
  4010a2:	bd08      	pop	{r3, pc}
  4010a4:	004011d9 	.word	0x004011d9

004010a8 <init_can_module>:
{		
  4010a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	can_async_init(&module_0, MCAN0);
  4010aa:	4d10      	ldr	r5, [pc, #64]	; (4010ec <init_can_module+0x44>)
  4010ac:	4910      	ldr	r1, [pc, #64]	; (4010f0 <init_can_module+0x48>)
  4010ae:	4628      	mov	r0, r5
  4010b0:	4e10      	ldr	r6, [pc, #64]	; (4010f4 <init_can_module+0x4c>)
  4010b2:	47b0      	blx	r6
	can_async_init(&module_1, MCAN1);
  4010b4:	4c10      	ldr	r4, [pc, #64]	; (4010f8 <init_can_module+0x50>)
  4010b6:	4911      	ldr	r1, [pc, #68]	; (4010fc <init_can_module+0x54>)
  4010b8:	4620      	mov	r0, r4
  4010ba:	47b0      	blx	r6
	can_async_register_callback(&module_0, CAN_ASYNC_RX_CB, (FUNC_PTR)CAN0_RX_CALLBACK);
  4010bc:	4a10      	ldr	r2, [pc, #64]	; (401100 <init_can_module+0x58>)
  4010be:	2100      	movs	r1, #0
  4010c0:	4628      	mov	r0, r5
  4010c2:	4e10      	ldr	r6, [pc, #64]	; (401104 <init_can_module+0x5c>)
  4010c4:	47b0      	blx	r6
	can_async_register_callback(&module_1, CAN_ASYNC_RX_CB, (FUNC_PTR)CAN1_RX_CALLBACK);
  4010c6:	4a10      	ldr	r2, [pc, #64]	; (401108 <init_can_module+0x60>)
  4010c8:	2100      	movs	r1, #0
  4010ca:	4620      	mov	r0, r4
  4010cc:	47b0      	blx	r6
	can_async_register_callback(&module_0, CAN_ASYNC_IRQ_CB, (FUNC_PTR)ERROR_CALLBACK);
  4010ce:	4f0f      	ldr	r7, [pc, #60]	; (40110c <init_can_module+0x64>)
  4010d0:	463a      	mov	r2, r7
  4010d2:	2102      	movs	r1, #2
  4010d4:	4628      	mov	r0, r5
  4010d6:	47b0      	blx	r6
	can_async_register_callback(&module_1, CAN_ASYNC_IRQ_CB, (FUNC_PTR)ERROR_CALLBACK);
  4010d8:	463a      	mov	r2, r7
  4010da:	2102      	movs	r1, #2
  4010dc:	4620      	mov	r0, r4
  4010de:	47b0      	blx	r6
	can_async_enable(&module_0);
  4010e0:	4628      	mov	r0, r5
  4010e2:	4d0b      	ldr	r5, [pc, #44]	; (401110 <init_can_module+0x68>)
  4010e4:	47a8      	blx	r5
	can_async_enable(&module_1);
  4010e6:	4620      	mov	r0, r4
  4010e8:	47a8      	blx	r5
  4010ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4010ec:	20400394 	.word	0x20400394
  4010f0:	40030000 	.word	0x40030000
  4010f4:	00400409 	.word	0x00400409
  4010f8:	204003bc 	.word	0x204003bc
  4010fc:	40034000 	.word	0x40034000
  401100:	00400ff5 	.word	0x00400ff5
  401104:	004004e1 	.word	0x004004e1
  401108:	0040102d 	.word	0x0040102d
  40110c:	00401115 	.word	0x00401115
  401110:	00400459 	.word	0x00400459

00401114 <ERROR_CALLBACK>:

void ERROR_CALLBACK(struct can_async_descriptor *const descr)
{
  401114:	b508      	push	{r3, lr}
	init_can_module();
  401116:	4b01      	ldr	r3, [pc, #4]	; (40111c <ERROR_CALLBACK+0x8>)
  401118:	4798      	blx	r3
  40111a:	bd08      	pop	{r3, pc}
  40111c:	004010a9 	.word	0x004010a9

00401120 <checkMessage>:
	uint32_t id = message->id;
  401120:	6802      	ldr	r2, [r0, #0]
	uint8_t* data = message->data;
  401122:	6841      	ldr	r1, [r0, #4]
	uint8_t dataSize = message->dataSize;
  401124:	7a03      	ldrb	r3, [r0, #8]
	if(id && data && dataSize && dataSize <= 64 && id < 0x7FF)
  401126:	2a00      	cmp	r2, #0
  401128:	bf18      	it	ne
  40112a:	2900      	cmpne	r1, #0
  40112c:	d009      	beq.n	401142 <checkMessage+0x22>
  40112e:	3b01      	subs	r3, #1
  401130:	b2db      	uxtb	r3, r3
  401132:	2b3f      	cmp	r3, #63	; 0x3f
  401134:	d807      	bhi.n	401146 <checkMessage+0x26>
  401136:	f240 73fe 	movw	r3, #2046	; 0x7fe
  40113a:	429a      	cmp	r2, r3
  40113c:	d905      	bls.n	40114a <checkMessage+0x2a>
	return 0;
  40113e:	2000      	movs	r0, #0
  401140:	4770      	bx	lr
  401142:	2000      	movs	r0, #0
  401144:	4770      	bx	lr
  401146:	2000      	movs	r0, #0
  401148:	4770      	bx	lr
		return 1;
  40114a:	2001      	movs	r0, #1
}
  40114c:	4770      	bx	lr
	...

00401150 <send_message_module_0>:
{
  401150:	b510      	push	{r4, lr}
  401152:	b084      	sub	sp, #16
  401154:	4604      	mov	r4, r0
	if (checkMessage(message))
  401156:	4b0b      	ldr	r3, [pc, #44]	; (401184 <send_message_module_0+0x34>)
  401158:	4798      	blx	r3
  40115a:	b908      	cbnz	r0, 401160 <send_message_module_0+0x10>
}
  40115c:	b004      	add	sp, #16
  40115e:	bd10      	pop	{r4, pc}
		msg.id = message->id;
  401160:	6823      	ldr	r3, [r4, #0]
  401162:	9300      	str	r3, [sp, #0]
		msg.type = CAN_TYPE_DATA;
  401164:	2300      	movs	r3, #0
  401166:	f88d 3004 	strb.w	r3, [sp, #4]
		msg.data = message->data;
  40116a:	6862      	ldr	r2, [r4, #4]
  40116c:	9202      	str	r2, [sp, #8]
		msg.len = message->dataSize;
  40116e:	7a22      	ldrb	r2, [r4, #8]
  401170:	f88d 200c 	strb.w	r2, [sp, #12]
		msg.fmt  = CAN_FMT_STDID;
  401174:	f88d 300d 	strb.w	r3, [sp, #13]
		can_async_write(&module_0, &msg);
  401178:	4669      	mov	r1, sp
  40117a:	4803      	ldr	r0, [pc, #12]	; (401188 <send_message_module_0+0x38>)
  40117c:	4b03      	ldr	r3, [pc, #12]	; (40118c <send_message_module_0+0x3c>)
  40117e:	4798      	blx	r3
}
  401180:	e7ec      	b.n	40115c <send_message_module_0+0xc>
  401182:	bf00      	nop
  401184:	00401121 	.word	0x00401121
  401188:	20400394 	.word	0x20400394
  40118c:	004004b1 	.word	0x004004b1

00401190 <__libc_init_array>:
  401190:	b570      	push	{r4, r5, r6, lr}
  401192:	4e0d      	ldr	r6, [pc, #52]	; (4011c8 <__libc_init_array+0x38>)
  401194:	4c0d      	ldr	r4, [pc, #52]	; (4011cc <__libc_init_array+0x3c>)
  401196:	1ba4      	subs	r4, r4, r6
  401198:	10a4      	asrs	r4, r4, #2
  40119a:	2500      	movs	r5, #0
  40119c:	42a5      	cmp	r5, r4
  40119e:	d109      	bne.n	4011b4 <__libc_init_array+0x24>
  4011a0:	4e0b      	ldr	r6, [pc, #44]	; (4011d0 <__libc_init_array+0x40>)
  4011a2:	4c0c      	ldr	r4, [pc, #48]	; (4011d4 <__libc_init_array+0x44>)
  4011a4:	f000 f860 	bl	401268 <_init>
  4011a8:	1ba4      	subs	r4, r4, r6
  4011aa:	10a4      	asrs	r4, r4, #2
  4011ac:	2500      	movs	r5, #0
  4011ae:	42a5      	cmp	r5, r4
  4011b0:	d105      	bne.n	4011be <__libc_init_array+0x2e>
  4011b2:	bd70      	pop	{r4, r5, r6, pc}
  4011b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  4011b8:	4798      	blx	r3
  4011ba:	3501      	adds	r5, #1
  4011bc:	e7ee      	b.n	40119c <__libc_init_array+0xc>
  4011be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  4011c2:	4798      	blx	r3
  4011c4:	3501      	adds	r5, #1
  4011c6:	e7f2      	b.n	4011ae <__libc_init_array+0x1e>
  4011c8:	00401274 	.word	0x00401274
  4011cc:	00401274 	.word	0x00401274
  4011d0:	00401274 	.word	0x00401274
  4011d4:	00401278 	.word	0x00401278

004011d8 <memcpy>:
  4011d8:	b510      	push	{r4, lr}
  4011da:	1e43      	subs	r3, r0, #1
  4011dc:	440a      	add	r2, r1
  4011de:	4291      	cmp	r1, r2
  4011e0:	d100      	bne.n	4011e4 <memcpy+0xc>
  4011e2:	bd10      	pop	{r4, pc}
  4011e4:	f811 4b01 	ldrb.w	r4, [r1], #1
  4011e8:	f803 4f01 	strb.w	r4, [r3, #1]!
  4011ec:	e7f7      	b.n	4011de <memcpy+0x6>
  4011ee:	0000      	movs	r0, r0
  4011f0:	682f2e2e 	.word	0x682f2e2e
  4011f4:	732f6c61 	.word	0x732f6c61
  4011f8:	682f6372 	.word	0x682f6372
  4011fc:	635f6c61 	.word	0x635f6c61
  401200:	615f6e61 	.word	0x615f6e61
  401204:	636e7973 	.word	0x636e7973
  401208:	0000632e 	.word	0x0000632e
  40120c:	682f2e2e 	.word	0x682f2e2e
  401210:	732f6c61 	.word	0x732f6c61
  401214:	682f6372 	.word	0x682f6372
  401218:	745f6c61 	.word	0x745f6c61
  40121c:	72656d69 	.word	0x72656d69
  401220:	0000632e 	.word	0x0000632e
  401224:	682f2e2e 	.word	0x682f2e2e
  401228:	752f6c61 	.word	0x752f6c61
  40122c:	736c6974 	.word	0x736c6974
  401230:	6372732f 	.word	0x6372732f
  401234:	6974752f 	.word	0x6974752f
  401238:	6c5f736c 	.word	0x6c5f736c
  40123c:	2e747369 	.word	0x2e747369
  401240:	00000063 	.word	0x00000063
  401244:	03020100 	.word	0x03020100
  401248:	07060504 	.word	0x07060504
  40124c:	14100c08 	.word	0x14100c08
  401250:	40302018 	.word	0x40302018
  401254:	682f2e2e 	.word	0x682f2e2e
  401258:	742f6c70 	.word	0x742f6c70
  40125c:	70682f63 	.word	0x70682f63
  401260:	63745f6c 	.word	0x63745f6c
  401264:	0000632e 	.word	0x0000632e

00401268 <_init>:
  401268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40126a:	bf00      	nop
  40126c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40126e:	bc08      	pop	{r3}
  401270:	469e      	mov	lr, r3
  401272:	4770      	bx	lr

00401274 <__init_array_start>:
  401274:	0040018d 	.word	0x0040018d

00401278 <_fini>:
  401278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40127a:	bf00      	nop
  40127c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40127e:	bc08      	pop	{r3}
  401280:	469e      	mov	lr, r3
  401282:	4770      	bx	lr

00401284 <__fini_array_start>:
  401284:	00400169 	.word	0x00400169
