library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity jk_ff is
  port (
    j, k, clk : in std_logic;
    q, qbar : out std_logic
  );
end entity jk_ff;
architecture Behavioral of jk_ff is
  signal next_q : std_logic;
begin

  process(clk, j, k)
  begin
    if rising_edge(clk) then
      case j & k is
        when "00" => next_q <= q;
        when "01" => next_q <= '0';
        when "10" => next_q <= '1';
        when "11" => next_q <= not q;
        when others => next_q <= q;  -- Default case to avoid undefined behavior
      end case;
    end if;
  end process;

  q <= next_q;
  qbar <= not next_q;

end architecture Behavioral;

