$date
	Sun Oct 23 01:29:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#813085
b100 !
1"
#813086
b100 &
b100 %
1$
#813087
0"
#813090
b10 &
b10 %
#813094
b1 &
1#
b1 %
#813098
b0 &
b0 %
0#
0$
#1840269
b10 !
1"
#1840270
b10 &
b10 %
1$
#1840271
0"
#1840274
b1 &
b1 %
1#
#1840278
b0 &
0#
b0 %
0$
#2778551
b11100 !
1"
#2778554
b11100 &
b11100 %
1$
#2778555
0"
#2778558
b1110 &
b1110 %
#2778562
b111 &
b111 %
#2778566
b10110 &
b10110 %
#2778570
b1011 &
b1011 %
#2778574
b100010 &
b100010 %
#2778578
b10001 &
b10001 %
#2778582
b110100 &
b110100 %
#2778586
b11010 &
b11010 %
#2778590
b1101 &
b1101 %
#2778594
b101000 &
b101000 %
#2778598
b10100 &
b10100 %
#2778602
b1010 &
b1010 %
#2778606
b101 &
b101 %
#2778610
b10000 &
b10000 %
#2778614
b1000 &
b1000 %
#2778618
b100 &
b100 %
#2778622
b10 &
b10 %
#2778626
b1 &
b1 %
1#
#2778630
b0 &
0#
b0 %
0$
#4500012
