Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: combo3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "combo3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "combo3"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : combo3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : combo3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/pwm.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/counter_8_bit.vhd" in Library work.
Architecture behavioral of Entity counter_8_bit is up to date.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/mode_generator.vhd" in Library work.
Architecture behavioral of Entity mode_generator is up to date.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/dual_sweep.vhd" in Library work.
Entity <dual_sweep> compiled.
Entity <dual_sweep> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/combo3.vhd" in Library work.
Entity <combo3> compiled.
Entity <combo3> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <combo3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pwm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_8_bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mode_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dual_sweep> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <combo3> in library <work> (Architecture <behavioral>).
Entity <combo3> analyzed. Unit <combo3> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd" line 22: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <pwm> in library <work> (Architecture <behavioral>).
Entity <pwm> analyzed. Unit <pwm> generated.

Analyzing Entity <counter_8_bit> in library <work> (Architecture <behavioral>).
Entity <counter_8_bit> analyzed. Unit <counter_8_bit> generated.

Analyzing Entity <mode_generator> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/mode_generator.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset45>
Entity <mode_generator> analyzed. Unit <mode_generator> generated.

Analyzing Entity <dual_sweep> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/dual_sweep.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
Entity <dual_sweep> analyzed. Unit <dual_sweep> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd".
    Found 1-bit register for signal <clk_int>.
    Found 8-bit up counter for signal <count_1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <pwm>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/pwm.vhd".
WARNING:Xst:653 - Signal <pulse_period100> is used but never assigned. This sourceless signal will be automatically connected to value 0010011100001111.
WARNING:Xst:653 - Signal <pulse_period> is used but never assigned. This sourceless signal will be automatically connected to value 011111001111.
    Found 1-bit register for signal <pwm_out>.
    Found 1-bit register for signal <tick20>.
    Found 1-bit register for signal <tick100>.
    Found 12-bit up counter for signal <num_clks>.
    Found 12-bit comparator greatequal for signal <num_clks$cmp_ge0000> created at line 74.
    Found 16-bit up counter for signal <num_clks100>.
    Found 16-bit comparator greatequal for signal <num_clks100$cmp_ge0000> created at line 81.
    Found 12-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 68.
    Found 16-bit comparator greatequal for signal <tick100$cmp_ge0000> created at line 81.
    Found 12-bit comparator greatequal for signal <tick20$cmp_ge0000> created at line 74.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <pwm> synthesized.


Synthesizing Unit <counter_8_bit>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/counter_8_bit.vhd".
    Found 8-bit register for signal <count_temp>.
    Found 8-bit adder for signal <count_temp$addsub0000> created at line 73.
    Found 8-bit comparator greatequal for signal <count_temp$cmp_ge0000> created at line 70.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_8_bit> synthesized.


Synthesizing Unit <mode_generator>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/mode_generator.vhd".
    Found 8-bit register for signal <pan_load_v>.
    Found 1-bit register for signal <pan_pause>.
    Found 8-bit register for signal <tilt_load_v>.
    Found 1-bit register for signal <tilt_pause>.
    Found 1-bit register for signal <pan_load>.
    Found 1-bit register for signal <tilt_load>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mode_generator> synthesized.


Synthesizing Unit <dual_sweep>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/dual_sweep.vhd".
    Found 3-bit register for signal <inc_by>.
    Found 1-bit register for signal <tilt_inc>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dual_sweep> synthesized.


Synthesizing Unit <combo3>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/combo3.vhd".
WARNING:Xst:646 - Signal <tick2_20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <combo3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 5
 12-bit up counter                                     : 2
 16-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 17
 1-bit register                                        : 12
 3-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 12
 12-bit comparator greatequal                          : 4
 12-bit comparator less                                : 2
 16-bit comparator greatequal                          : 4
 8-bit comparator greatequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <inc_by_0> (without init value) has a constant value of 1 in block <dual>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 5
 12-bit up counter                                     : 2
 16-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 31
 Flip-Flops                                            : 31
# Comparators                                          : 12
 12-bit comparator greatequal                          : 4
 12-bit comparator less                                : 2
 16-bit comparator greatequal                          : 4
 8-bit comparator greatequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <inc_by_0> (without init value) has a constant value of 1 in block <dual_sweep>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <5> in Unit <LPM_DFF_18> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_18> is equivalent to the following FF/Latch, which will be removed : <2> 
INFO:Xst:2261 - The FF/Latch <5> in Unit <LPM_DFF_15> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_15> is equivalent to the following FF/Latch, which will be removed : <2> 
INFO:Xst:2261 - The FF/Latch <pan_load_v_0> in Unit <mode_generator> is equivalent to the following FF/Latch, which will be removed : <pan_load_v_6> 
INFO:Xst:2261 - The FF/Latch <pan_load_v_1> in Unit <mode_generator> is equivalent to the following FF/Latch, which will be removed : <pan_load_v_7> 
INFO:Xst:2261 - The FF/Latch <tilt_load_v_0> in Unit <mode_generator> is equivalent to the following FF/Latch, which will be removed : <tilt_load_v_6> 
INFO:Xst:2261 - The FF/Latch <tilt_load_v_1> in Unit <mode_generator> is equivalent to the following FF/Latch, which will be removed : <tilt_load_v_7> 

Optimizing unit <combo3> ...

Optimizing unit <pwm> ...

Optimizing unit <counter_8_bit> ...

Optimizing unit <mode_generator> ...
WARNING:Xst:2677 - Node <pan_pwm/tick20> of sequential type is unconnected in block <combo3>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block combo3, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : combo3.ngr
Top Level Output File Name         : combo3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 380
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 22
#      LUT2                        : 31
#      LUT3                        : 67
#      LUT4                        : 42
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 113
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 101
#      FDC                         : 27
#      FDCE                        : 8
#      FDCP                        : 8
#      FDE                         : 38
#      FDP                         : 4
#      FDPE                        : 8
#      FDR                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 6
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       96  out of   4656     2%  
 Number of Slice Flip Flops:            101  out of   9312     1%  
 Number of 4 input LUTs:                183  out of   9312     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 9     |
u1/clk_int1                        | BUFG                   | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+----------------------------+-------+
Control Signal                                                    | Buffer(FF name)            | Load  |
------------------------------------------------------------------+----------------------------+-------+
N0(XST_GND:G)                                                     | NONE(pan_pwm/num_clks_0)   | 26    |
reset                                                             | IBUF                       | 25    |
mode_gen/pan_load_v_1__and0000(mode_gen/pan_load_v_1__and000011:O)| NONE(mode_gen/pan_load_v_1)| 4     |
mode_gen/tilt_pause_or0000(mode_gen/tilt_pause_or00001:O)         | NONE(mode_gen/pan_load)    | 4     |
reset45                                                           | IBUF                       | 4     |
------------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.157ns (Maximum Frequency: 139.723MHz)
   Minimum input arrival time before clock: 4.692ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: 5.473ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 4.851ns (frequency: 206.143MHz)
  Total number of paths / destination ports: 109 / 18
-------------------------------------------------------------------------
Delay:               4.851ns (Levels of Logic = 2)
  Source:            u1/count_1_2 (FF)
  Destination:       u1/count_1_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: u1/count_1_2 to u1/count_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  u1/count_1_2 (u1/count_1_2)
     LUT4:I0->O            1   0.704   0.499  u1/count_1_cmp_eq000015 (u1/count_1_cmp_eq000015)
     LUT2:I1->O            9   0.704   0.820  u1/count_1_cmp_eq000016 (u1/count_1_cmp_eq0000)
     FDR:R                     0.911          u1/count_1_0
    ----------------------------------------
    Total                      4.851ns (2.910ns logic, 1.941ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clk_int1'
  Clock period: 7.157ns (frequency: 139.723MHz)
  Total number of paths / destination ports: 7901 / 94
-------------------------------------------------------------------------
Delay:               7.157ns (Levels of Logic = 24)
  Source:            tilt_pwm/num_clks100_0 (FF)
  Destination:       tilt_pwm/num_clks100_15 (FF)
  Source Clock:      u1/clk_int1 rising
  Destination Clock: u1/clk_int1 rising

  Data Path: tilt_pwm/num_clks100_0 to tilt_pwm/num_clks100_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  tilt_pwm/num_clks100_0 (tilt_pwm/num_clks100_0)
     LUT4:I0->O            1   0.704   0.000  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_lut<0> (tilt_pwm/Mcompar_num_clks100_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<0> (tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<1> (tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<2> (tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<3> (tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<4> (tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<4>)
     MUXCY:CI->O          18   0.331   1.103  tilt_pwm/Mcompar_num_clks100_cmp_ge0000_cy<5> (tilt_pwm/num_clks100_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  tilt_pwm/Mcount_num_clks100_lut<0> (tilt_pwm/Mcount_num_clks100_lut<0>)
     MUXCY:S->O            1   0.464   0.000  tilt_pwm/Mcount_num_clks100_cy<0> (tilt_pwm/Mcount_num_clks100_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<1> (tilt_pwm/Mcount_num_clks100_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<2> (tilt_pwm/Mcount_num_clks100_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<3> (tilt_pwm/Mcount_num_clks100_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<4> (tilt_pwm/Mcount_num_clks100_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<5> (tilt_pwm/Mcount_num_clks100_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<6> (tilt_pwm/Mcount_num_clks100_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<7> (tilt_pwm/Mcount_num_clks100_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<8> (tilt_pwm/Mcount_num_clks100_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<9> (tilt_pwm/Mcount_num_clks100_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<10> (tilt_pwm/Mcount_num_clks100_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<11> (tilt_pwm/Mcount_num_clks100_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<12> (tilt_pwm/Mcount_num_clks100_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<13> (tilt_pwm/Mcount_num_clks100_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  tilt_pwm/Mcount_num_clks100_cy<14> (tilt_pwm/Mcount_num_clks100_cy<14>)
     XORCY:CI->O           1   0.804   0.000  tilt_pwm/Mcount_num_clks100_xor<15> (tilt_pwm/Mcount_num_clks10015)
     FDE:D                     0.308          tilt_pwm/num_clks100_15
    ----------------------------------------
    Total                      7.157ns (5.432ns logic, 1.725ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/clk_int1'
  Total number of paths / destination ports: 72 / 17
-------------------------------------------------------------------------
Offset:              4.692ns (Levels of Logic = 3)
  Source:            SW<0> (PAD)
  Destination:       dual/tilt_inc (FF)
  Destination Clock: u1/clk_int1 rising

  Data Path: SW<0> to dual/tilt_inc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  SW_0_IBUF (SW_LED_0_OBUF)
     LUT4:I0->O            2   0.704   0.622  dual/tilt_inc_cmp_eq00001 (dual/tilt_inc_cmp_eq0000)
     LUT4:I0->O            1   0.704   0.000  dual/tilt_inc_mux000335 (dual/tilt_inc_mux0003)
     FDC:D                     0.308          dual/tilt_inc
    ----------------------------------------
    Total                      4.692ns (2.934ns logic, 1.758ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clk_int1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            pan_pwm/tick100 (FF)
  Destination:       LED_100 (PAD)
  Source Clock:      u1/clk_int1 rising

  Data Path: pan_pwm/tick100 to LED_100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  pan_pwm/tick100 (pan_pwm/tick100)
     OBUF:I->O                 3.272          LED_100_OBUF (LED_100)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               5.473ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       SW_LED<1> (PAD)

  Data Path: SW<1> to SW_LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   0.983  SW_1_IBUF (SW_LED_1_OBUF)
     OBUF:I->O                 3.272          SW_LED_1_OBUF (SW_LED<1>)
    ----------------------------------------
    Total                      5.473ns (4.490ns logic, 0.983ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.29 secs
 
--> 

Total memory usage is 244936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    8 (   0 filtered)

