# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EGR426_Project1.srcs/sources_1/new/Decoder_Seven_Segment.vhd" \
"../../../../EGR426_Project1.srcs/sim_1/new/Decoder_Seven_Segment_tb.vhd" \

# Do not sort compile order
nosort
