<Devs>
    <Dev DevType="CpuInfo" entity="CpuInfo" iface="OcpCore" />
    <Dev DevType="Timer" entity="Timer" iface="OcpCore" />
    <Dev DevType="Uart" entity="Uart" iface="OcpCore">
        <!-- Maybe the Dev should also have a srcfile attribute -->
        <params>
            <param name="baud_rate" value="115200" />
        </params>
        <ports>
            <inport name="rxd" />
            <outport name="txd" />
        </ports>
    </Dev>
    <Dev DevType="Leds" entity="Leds" iface="OcpCore">
        <params>
            <param name="ledCount" value="9" />
        </params>
        <ports>
            <outport name="led" width="9" />
        </ports>
    </Dev>
    <Dev DevType="ExtIODevice" entity="ExtIODevice" iface="OcpCore">
        <params>
            <param name="extAddrWidth" value="8" />
            <param name="dataWidth" value="32" />
        </params>
        <ports>
            <outport name="io_ExtIODevice_M_Addr" width="8" />
            <outport name="io_ExtIODevice_M_Data" width="32" />
            <outport name="io_ExtIODevice_M_RespAccept" width="1" />
            <inport name="io_ExtIODevice_S_Data" width="32" />
            <inport name="io_ExtIODevice_S_Resp" width="2" />
            <inport name="io_ExtIODevice_S_CmdAccept" width="1" />

        </ports>
    </Dev>
    <Dev DevType="Ssram32" entity="SSRam32Ctrl" iface="OcpBurst">
        <params>
            <param name="addr_width" value="21" />
        </params>
        <ports>
            <outport name="io_sSRam32CtrlPins_ramOut_addr" width="19" />
            <outport name="io_sSRam32CtrlPins_ramOut_dout" width="32" />
            <inport  name="io_sSRam32CtrlPins_ramIn_din" width="32" />
            <outport name="io_sSRam32CtrlPins_ramOut_doutEna" />
            <outport name="io_sSRam32CtrlPins_ramOut_nadsc" />
            <outport name="io_sSRam32CtrlPins_ramOut_noe" />
            <outport name="io_sSRam32CtrlPins_ramOut_nbwe" />
            <outport name="io_sSRam32CtrlPins_ramOut_nbw" width="4" />
            <outport name="io_sSRam32CtrlPins_ramOut_ngw" />
            <outport name="io_sSRam32CtrlPins_ramOut_nce1" />
            <outport name="io_sSRam32CtrlPins_ramOut_ce2" />
            <outport name="io_sSRam32CtrlPins_ramOut_nce3" />
            <outport name="io_sSRam32CtrlPins_ramOut_nadsp" />
            <outport name="io_sSRam32CtrlPins_ramOut_nadv" />
        </ports>
    </Dev>
    <Dev DevType="Ssram16" entity="SRamCtrl" iface="OcpBurst">
        <params>
            <param name="addr_width" value="21" />
        </params>
        <ports>
            <outport name="io_sRamCtrlPins_ramOut_addr" width="20" />
            <outport name="io_sRamCtrlPins_ramOut_dout" width="16" />
            <inport  name="io_sRamCtrlPins_ramIn_din" width="16" />
            <outport name="io_sRamCtrlPins_ramOut_doutEna" />
            <outport name="io_sRamCtrlPins_ramOut_nce" />
            <outport name="io_sRamCtrlPins_ramOut_noe" />
            <outport name="io_sRamCtrlPins_ramOut_nwe" />
            <outport name="io_sRamCtrlPins_ramOut_nlb" />
            <outport name="io_sRamCtrlPins_ramOut_nub" />
        </ports>
    </Dev>
    <Dev DevType="OCRam" entity="OCRamCtrl" iface="OcpBurst">
        <params>
            <param name="addr_width" value="20" />
        </params>
    </Dev>
</Devs>
