#translate the xml to tcl commands
set_property CONFIG.PSU__PRESET_APPLIED 1  [get_bd_cells mpsoc]
set_property CONFIG.PSU__PSS_REF_CLK__FREQMHZ 33.333333 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USE__IRQ0      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USE__IRQ1      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USE__M_AXI_GP0 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USE__M_AXI_GP1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USE__M_AXI_GP2 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU_BANK_0_IO_STANDARD LVCMOS18 [get_bd_cells mpsoc]
set_property CONFIG.PSU_BANK_1_IO_STANDARD LVCMOS18 [get_bd_cells mpsoc]
set_property CONFIG.PSU_BANK_2_IO_STANDARD LVCMOS18 [get_bd_cells mpsoc]
set_property CONFIG.PSU_BANK_3_IO_STANDARD LVCMOS18 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_0_DIRECTION       out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_0_INPUT_TYPE      cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_5_DIRECTION       out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_5_INPUT_TYPE      cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_7_PULLUPDOWN      pulldown [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_6_DIRECTION       out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_6_INPUT_TYPE      cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_10_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_10_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_10_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_11_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_11_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_12_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_12_PULLUPDOWN     pullup [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_22_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_22_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_23_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_23_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_24_PULLUPDOWN     pulldown [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_25_PULLUPDOWN     pulldown [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_26_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_26_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_26_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_27_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_27_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_28_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_28_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_28_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_29_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_29_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_30_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_30_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_30_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_33_PULLUPDOWN     pulldown [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_34_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_34_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_45_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_45_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_45_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_46_DRIVE_STRENGTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_47_DRIVE_STRENGTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_48_DRIVE_STRENGTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_49_DRIVE_STRENGTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_50_DRIVE_STRENGTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_51_DRIVE_STRENGTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_51_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_51_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_52_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_52_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_52_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_52_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_53_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_53_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_53_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_53_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_54_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_54_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_55_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_55_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_55_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_55_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_56_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_56_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_57_DIRECTION      out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_57_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_58_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_58_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_58_INPUT_TYPE     cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_58_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_59_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_59_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_59_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_60_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_60_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_60_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_61_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_61_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_61_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_62_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_62_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_62_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_63_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_63_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_63_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_64_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_64_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_64_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_65_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_65_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_65_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_67_DIRECTION      in [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_67_DRIVE_STRENGTH 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_67_SLEW           fast [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_70_DIRECTION     out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_70_INPUT_TYPE    cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_76_DIRECTION     out [get_bd_cells mpsoc]
set_property CONFIG.PSU_MIO_76_INPUT_TYPE    cmos [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__ECC               Disabled [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__BUS_WIDTH         {32 Bit} [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__DRAM_WIDTH        {32 Bits} [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__MEMORY_TYPE       LPDDR 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__SPEED_BIN         LPDDR4_1066 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__BANK_ADDR_COUNT   3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__DEVICE_CAPACITY   8192 MBits [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__RANK_ADDR_COUNT   0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__ROW_ADDR_COUNT    15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__COL_ADDR_COUNT    10 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__T_FAW             40.0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__T_RAS_MIN         42 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__T_RC              63 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__T_RCD             10 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__T_RP              12 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__DM_DBI            DM_NO_DBI [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE Normal (0-85) [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDRC__ADDR_MIRROR       1 [get_bd_cells mpsoc]
set_property CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN    0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DISPLAYPORT__LANE0__IO         GT Lane1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DISPLAYPORT__LANE1__IO         GT Lane0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DLL__ISUSED                    1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DP__LANE_SEL                   Dual Lower [get_bd_cells mpsoc]
set_property CONFIG.PSU__DP__REF_CLK_FREQ               27 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DP__REF_CLK_SEL                Ref Clk2 [get_bd_cells mpsoc]
set_property  [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET0__FIFO__ENABLE           0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET0__GRP_MDIO__ENABLE       0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET0__PERIPHERAL__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET0__PTP__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET0__TSU__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET1__FIFO__ENABLE           0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET1__GRP_MDIO__ENABLE       0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET1__PERIPHERAL__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET1__PTP__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET1__TSU__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__FIFO__ENABLE           0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__GRP_MDIO__ENABLE       1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__GRP_MDIO__IO           MIO 76 .. 77 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__PERIPHERAL__ENABLE     1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__PERIPHERAL__IO         MIO 52 .. 63 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__PTP__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET2__TSU__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET3__FIFO__ENABLE           0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET3__GRP_MDIO__ENABLE       0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET3__PERIPHERAL__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET3__PTP__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__ENET3__TSU__ENABLE            0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ  100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ      100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT APB [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM0_COHERENCY        0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM1_COHERENCY        0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM2_COHERENCY        0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM3_COHERENCY        0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GEM__TSU__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO0_MIO__IO                MIO 0 .. 25 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO1_MIO__IO                MIO 26 .. 51 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO2_MIO__IO                MIO 52 .. 77 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO_EMIO_WIDTH              30 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GT__LINK_SPEED    HBR [get_bd_cells mpsoc]
set_property CONFIG.PSU__GT__PRE_EMPH_LVL_4 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__GT__VLT_SWNG_LVL_4 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__HIGH_ADDRESS__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__I2C0__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__I2C1__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__I2C1__PERIPHERAL__IO    MIO 8 .. 9 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ  100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ      100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ  100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ      100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ  100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ      100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ  100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ      100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ  100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ      100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT APB [get_bd_cells mpsoc]
set_property CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ    100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__MAXIGP0__DATA_WIDTH 128 [get_bd_cells mpsoc]
set_property CONFIG.PSU__MAXIGP2__DATA_WIDTH 32 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND_COHERENCY           0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND_ROUTE_THROUGH_FPD   0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND__DATA_STROBE__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND__READY0_BUSY__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NAND__READY1_BUSY__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__NUM_FABRIC_RESETS 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USE__FABRIC__RST 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PL_CLK0_BUF TRUE [get_bd_cells mpsoc]
set_property CONFIG.PSU__PL_CLK1_BUF FALSE [get_bd_cells mpsoc]
set_property CONFIG.PSU__PL_CLK2_BUF FALSE [get_bd_cells mpsoc]
set_property CONFIG.PSU__PL_CLK3_BUF FALSE [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU_COHERENCY          0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__AIBACK__ENABLE    0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__EMIO_GPI__ENABLE  0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__EMIO_GPO__ENABLE  0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI0__ENABLE      1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI0__IO          MIO 26 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI1__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI2__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI3__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI4__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPI5__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO0__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO1__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO2__ENABLE      1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO2__IO          MIO 34 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO2__POLARITY    high [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO3__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO4__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__GPO5__ENABLE      0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__PMU__PLERROR__ENABLE   0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI_COHERENCY             0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE    1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI__GRP_FBCLK__IO        MIO 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE x4 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI__PERIPHERAL__ENABLE   1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI__PERIPHERAL__IO       MIO 0 .. 5 [get_bd_cells mpsoc]
set_property CONFIG.PSU__QSPI__PERIPHERAL__MODE     Single [get_bd_cells mpsoc]
set_property CONFIG.PSU__SATA__LANE0__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SATA__LANE1__ENABLE     0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SATA__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0_COHERENCY          0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0_ROUTE_THROUGH_FPD  0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0__DATA_TRANSFER_MODE 8Bit [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0__GRP_CD__ENABLE    0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0__GRP_POW__ENABLE   0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0__GRP_WP__ENABLE    0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD0__RESET__ENABLE     1 [get_bd_cells mpsoc]
set_property CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH  8 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1_COHERENCY 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1_ROUTE_THROUGH_FPD 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__DATA_TRANSFER_MODE 4Bit [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__GRP_CD__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__GRP_CD__IO MIO 45 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__GRP_POW__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__GRP_WP__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__PERIPHERAL__IO MIO 46 .. 51 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__RESET__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SD1__SLOT_TYPE SD 2.0 [get_bd_cells mpsoc]
set_property CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SPI0__GRP_SS0__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SPI0__GRP_SS0__IO MIO 41 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SPI0__GRP_SS1__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SPI0__GRP_SS2__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SPI0__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SPI0__PERIPHERAL__IO MIO 38 .. 43 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SWDT0__CLOCK__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SWDT0__RESET__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SWDT1__CLOCK__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SWDT1__RESET__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TSU__BUFG_PORT_PAIR 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC0__CLOCK__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC0__WAVEOUT__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC1__CLOCK__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC1__WAVEOUT__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC2__CLOCK__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC2__WAVEOUT__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC3__CLOCK__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC3__WAVEOUT__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__UART0__BAUD_RATE 115200 [get_bd_cells mpsoc]
set_property CONFIG.PSU__UART0__MODEM__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__UART0__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__UART0__PERIPHERAL__IO MIO 10 .. 11 [get_bd_cells mpsoc]
set_property CONFIG.PSU__UART1__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB0_COHERENCY 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB0__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB0__REF_CLK_FREQ 26 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB0__REF_CLK_SEL Ref Clk3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB0__RESET__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB1_COHERENCY 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB1__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB1__PERIPHERAL__IO MIO 64 .. 75 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB1__RESET__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB2_0__EMIO__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB2_1__EMIO__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB3_0__EMIO__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB3_1__EMIO__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB__RESET__MODE Boot Pin [get_bd_cells mpsoc]
set_property CONFIG.PSU__USB__RESET__POLARITY Active Low [get_bd_cells mpsoc]
set_property CONFIG.PSU__ACT_DDR_FREQ_MHZ 533.333313 [get_bd_cells mpsoc]
set_property CONFIG.PSU__DDR__INTERFACE__FREQMHZ 266.500 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CSUPMU__PERIPHERAL__VALID 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC0__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC1__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC2__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__TTC3__PERIPHERAL__ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPGA_PL0_ENABLE 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPGA_PL1_ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPGA_PL2_ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__FPGA_PL3_ENABLE 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__OVERRIDE__BASIC_CLOCK 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ 1200.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL APLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV 72 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL PSS_REF_CLK [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 2 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 5 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 2 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ 266.666656 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ 533 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL DPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ 600.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 2 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL APLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV 64 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ 300 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL PSS_REF_CLK [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ 9.362301 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 42 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL RPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ 10.082479 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 39 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL RPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ 297.029572 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL VPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ 600.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 2 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL APLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 5 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ 250 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 5 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ 533.333313 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 2 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL DPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV 71 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA 0.2871 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ 300 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL PSS_REF_CLK [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ 500.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ 50.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 30 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ 500.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ 500 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 4 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ 400 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ 1500.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ 125.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ 125.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 12 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV 45 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL PSS_REF_CLK [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED 0 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ 500.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ 99.999001 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ 187.500000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 8 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ 50.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 30 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ 100 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL RPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ 25.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 60 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ 100 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL RPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ 150.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 10 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ 100 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL RPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ 300.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 5 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV 70 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA 0.779 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ 25 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL PSS_REF_CLK [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 3 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ 187.500000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 8 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ 187.500000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 8 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ 187.500000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 8 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 7 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ 100.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ 250.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 6 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 1 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ 20.000000 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 5 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 15 [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL IOPLL [get_bd_cells mpsoc]
set_property CONFIG.PSU__CRL_APB__USB3__ENABLE 0 [get_bd_cells mpsoc]
