// Seed: 59873471
module module_0;
  assign module_2.type_2 = 0;
  logic [7:0] id_1 = id_1;
  wire id_2;
  assign id_1[1'd0] = id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  wire  id_1,
    output uwire id_2,
    input  logic id_3,
    output uwire id_4,
    input  uwire id_5
);
  always id_0 <= id_3;
  module_0 modCall_1 ();
endmodule
