Analysis & Synthesis report for PC8001
Sun Feb 26 16:15:39 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pc8001|ukp:ukp|state
 11. State Machine - |pc8001|crtc:crtc|state
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated
 20. Source assignments for altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated
 21. Source assignments for crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated
 22. Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated
 23. Source assignments for crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated
 24. Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated
 25. Parameter Settings for User Entity Instance: fz80:Z80|seq:seq
 26. Parameter Settings for User Entity Instance: altip_inside_rom:beeprom|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: crtc:crtc
 29. Parameter Settings for User Entity Instance: crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: ukp:ukp
 31. Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0
 33. Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "rtc:rtc"
 36. Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"
 37. Port Connectivity Checks: "crtc:crtc|ARAMB4_S8_S8:rowbuf"
 38. Port Connectivity Checks: "crtc:crtc"
 39. Port Connectivity Checks: "fz80:Z80|alu:alu"
 40. Port Connectivity Checks: "fz80:Z80"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Feb 26 16:15:39 2012    ;
; Quartus II Version          ; 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name               ; PC8001                                   ;
; Top-level Entity Name       ; pc8001                                   ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 2,328                                    ;
; Total pins                  ; 57                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 546,048                                  ;
; Total PLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                      ; pc8001             ; PC8001             ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ;
+-----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+
; rtl/ukprom.v                      ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukprom.v                      ;
; rtl/ukp.v                         ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v                         ;
; rtl/rtc.v                         ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v                         ;
; rtl/pc.v                          ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v                          ;
; rtl/crtc.v                        ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v                        ;
; rtl/clockgen.v                    ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v                    ;
; rtl/fz80/fz80.v                   ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v                   ;
; rtl/ip/ARAMB4_S8_S8.v             ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v             ;
; rtl/ip/ARAMB4_S4_S8.v             ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v             ;
; rtl/altip/altip_inside_rom.v      ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_rom.v      ;
; rtl/altip/altip_inside_ram_32KB.v ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_ram_32KB.v ;
; altsyncram.tdf                    ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf                                ;
; stratix_ram_block.inc             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;
; lpm_mux.inc                       ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;
; lpm_decode.inc                    ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                                ;
; aglobal110.inc                    ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                                ;
; a_rdenreg.inc                     ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;
; altrom.inc                        ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                                    ;
; altram.inc                        ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                                    ;
; altdpram.inc                      ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                                  ;
; db/altsyncram_bq31.tdf            ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_bq31.tdf            ;
; rtl/altip/main.hex                ; yes             ; Auto-Found Memory Initialization File                 ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/main.hex                ;
; db/mux_7bb.tdf                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/mux_7bb.tdf                    ;
; db/altsyncram_16b1.tdf            ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_16b1.tdf            ;
; db/decode_nga.tdf                 ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/decode_nga.tdf                 ;
; db/altsyncram_hh52.tdf            ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_hh52.tdf            ;
; db/altsyncram_4k52.tdf            ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_4k52.tdf            ;
; db/altsyncram_ph51.tdf            ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_ph51.tdf            ;
; db/pc8001.rom0_cg_cbc.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/pc8001.rom0_cg_cbc.hdl.mif     ;
; db/altsyncram_qku.tdf             ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_qku.tdf             ;
+-----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Total logic elements                        ; 2328      ;
;     -- Combinational with no register       ; 1705      ;
;     -- Register only                        ; 246       ;
;     -- Combinational with a register        ; 377       ;
;                                             ;           ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1331      ;
;     -- 3 input functions                    ; 480       ;
;     -- 2 input functions                    ; 247       ;
;     -- 1 input functions                    ; 21        ;
;     -- 0 input functions                    ; 3         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2201      ;
;     -- arithmetic mode                      ; 127       ;
;     -- qfbk mode                            ; 0         ;
;     -- register cascade mode                ; 0         ;
;     -- synchronous clear/load mode          ; 107       ;
;     -- asynchronous clear/load mode         ; 2         ;
;                                             ;           ;
; Total registers                             ; 623       ;
; Total logic cells in carry chains           ; 144       ;
; I/O pins                                    ; 57        ;
; Total memory bits                           ; 546048    ;
; Maximum fan-out node                        ; I_CLK_21M ;
; Maximum fan-out                             ; 684       ;
; Total fan-out                               ; 11101     ;
; Average fan-out                             ; 4.38      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                        ; Library Name ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |pc8001                                      ; 2328 (103)  ; 623          ; 546048      ; 57   ; 0            ; 1705 (71)    ; 246 (11)          ; 377 (21)         ; 144 (10)        ; 0 (0)      ; |pc8001                                                                                                                    ;              ;
;    |altip_inside_ram_32KB:inside_ram|        ; 46 (0)      ; 6            ; 262144      ; 0    ; 0            ; 40 (0)       ; 6 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_ram_32KB:inside_ram                                                                                   ;              ;
;       |altsyncram:altsyncram_component|      ; 46 (0)      ; 6            ; 262144      ; 0    ; 0            ; 40 (0)       ; 6 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component                                                   ;              ;
;          |altsyncram_16b1:auto_generated|    ; 46 (6)      ; 6            ; 262144      ; 0    ; 0            ; 40 (0)       ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated                    ;              ;
;             |decode_nga:decode3|             ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|decode_nga:decode3 ;              ;
;             |mux_7bb:mux2|                   ; 32 (32)     ; 0            ; 0           ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|mux_7bb:mux2       ;              ;
;    |altip_inside_rom:beeprom|                ; 38 (0)      ; 6            ; 262144      ; 0    ; 0            ; 32 (0)       ; 6 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_rom:beeprom                                                                                           ;              ;
;       |altsyncram:altsyncram_component|      ; 38 (0)      ; 6            ; 262144      ; 0    ; 0            ; 32 (0)       ; 6 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_rom:beeprom|altsyncram:altsyncram_component                                                           ;              ;
;          |altsyncram_bq31:auto_generated|    ; 38 (6)      ; 6            ; 262144      ; 0    ; 0            ; 32 (0)       ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated                            ;              ;
;             |mux_7bb:mux2|                   ; 32 (32)     ; 0            ; 0           ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated|mux_7bb:mux2               ;              ;
;    |crtc:crtc|                               ; 279 (266)   ; 141          ; 17408       ; 0    ; 0            ; 138 (129)    ; 45 (44)           ; 96 (93)          ; 62 (62)         ; 0 (0)      ; |pc8001|crtc:crtc                                                                                                          ;              ;
;       |ARAMB4_S8_S8:rowbuf|                  ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf                                                                                      ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component                                                      ;              ;
;             |altsyncram_hh52:auto_generated| ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated                       ;              ;
;       |cg:cg|                                ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|cg:cg                                                                                                    ;              ;
;          |altsyncram:Ram0_rtl_0|             ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0                                                                              ;              ;
;             |altsyncram_ph51:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated                                               ;              ;
;       |colordata:colordata|                  ; 13 (13)     ; 4            ; 0           ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|colordata:colordata                                                                                      ;              ;
;    |fz80:Z80|                                ; 1411 (626)  ; 250          ; 0           ; 0    ; 0            ; 1161 (623)   ; 140 (0)           ; 110 (3)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80                                                                                                           ;              ;
;       |alu:alu|                              ; 103 (103)   ; 0            ; 0           ; 0    ; 0            ; 103 (103)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|alu:alu                                                                                                   ;              ;
;       |asu:asu|                              ; 85 (85)     ; 0            ; 0           ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|asu:asu                                                                                                   ;              ;
;       |reg_2:reg_adrh|                       ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2:reg_adrh                                                                                            ;              ;
;       |reg_2:reg_adrl|                       ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2:reg_adrl                                                                                            ;              ;
;       |reg_2s:reg_sph|                       ; 11 (11)     ; 8            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2s:reg_sph                                                                                            ;              ;
;       |reg_2s:reg_spl|                       ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2s:reg_spl                                                                                            ;              ;
;       |reg_a:reg_a|                          ; 26 (26)     ; 16           ; 0           ; 0    ; 0            ; 10 (10)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_a:reg_a                                                                                               ;              ;
;       |reg_dual2:reg_b|                      ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_b                                                                                           ;              ;
;       |reg_dual2:reg_c|                      ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_c                                                                                           ;              ;
;       |reg_dual2:reg_d|                      ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_d                                                                                           ;              ;
;       |reg_dual2:reg_e|                      ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_e                                                                                           ;              ;
;       |reg_f:reg_f|                          ; 43 (43)     ; 12           ; 0           ; 0    ; 0            ; 31 (31)      ; 12 (12)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_f:reg_f                                                                                               ;              ;
;       |reg_pch:reg_pch|                      ; 26 (26)     ; 8            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_pch:reg_pch                                                                                           ;              ;
;       |reg_pcl:reg_pcl|                      ; 31 (31)     ; 8            ; 0           ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_pcl:reg_pcl                                                                                           ;              ;
;       |reg_quad3:reg_h|                      ; 69 (69)     ; 32           ; 0           ; 0    ; 0            ; 37 (37)      ; 16 (16)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_quad3:reg_h                                                                                           ;              ;
;       |reg_quad3:reg_l|                      ; 73 (73)     ; 32           ; 0           ; 0    ; 0            ; 41 (41)      ; 16 (16)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_quad3:reg_l                                                                                           ;              ;
;       |reg_r:reg_r|                          ; 19 (19)     ; 8            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_r:reg_r                                                                                               ;              ;
;       |reg_simple:reg_data|                  ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_simple:reg_data                                                                                       ;              ;
;       |reg_simplec:reg_i|                    ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_simplec:reg_i                                                                                         ;              ;
;       |seq:seq|                              ; 119 (119)   ; 19           ; 0           ; 0    ; 0            ; 100 (100)    ; 8 (8)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|seq:seq                                                                                                   ;              ;
;    |rtc:rtc|                                 ; 178 (107)   ; 95           ; 0           ; 0    ; 0            ; 83 (42)      ; 11 (11)           ; 84 (54)          ; 23 (23)         ; 0 (0)      ; |pc8001|rtc:rtc                                                                                                            ;              ;
;       |count101:c_day0|                      ; 10 (10)     ; 4            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count101:c_day0                                                                                            ;              ;
;       |count10:c_minute0|                    ; 10 (10)     ; 4            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count10:c_minute0                                                                                          ;              ;
;       |count10:c_second0|                    ; 10 (10)     ; 4            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count10:c_second0                                                                                          ;              ;
;       |count10c:c_hour0|                     ; 9 (9)       ; 4            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count10c:c_hour0                                                                                           ;              ;
;       |count121:c_month|                     ; 13 (13)     ; 4            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count121:c_month                                                                                           ;              ;
;       |count3c:c_hour1|                      ; 4 (4)       ; 2            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count3c:c_hour1                                                                                            ;              ;
;       |count4c:c_day1|                       ; 4 (4)       ; 2            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count4c:c_day1                                                                                             ;              ;
;       |count6:c_minute1|                     ; 5 (5)       ; 3            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count6:c_minute1                                                                                           ;              ;
;       |count6:c_second1|                     ; 6 (6)       ; 3            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count6:c_second1                                                                                           ;              ;
;    |ukp:ukp|                                 ; 273 (151)   ; 93           ; 4352        ; 0    ; 0            ; 180 (83)     ; 27 (21)           ; 66 (47)          ; 49 (38)         ; 0 (0)      ; |pc8001|ukp:ukp                                                                                                            ;              ;
;       |ARAMB4_S4_S8:keyboard|                ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard                                                                                      ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component                                                      ;              ;
;             |altsyncram_4k52:auto_generated| ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated                       ;              ;
;       |clockgen:clockgen|                    ; 33 (33)     ; 17           ; 0           ; 0    ; 0            ; 16 (16)      ; 6 (6)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |pc8001|ukp:ukp|clockgen:clockgen                                                                                          ;              ;
;       |keymap:keymap|                        ; 89 (89)     ; 8            ; 0           ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|keymap:keymap                                                                                              ;              ;
;       |ukprom:ukprom|                        ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ukprom:ukprom                                                                                              ;              ;
;          |altsyncram:WideOr7_rtl_0|          ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                                                                     ;              ;
;             |altsyncram_qku:auto_generated|  ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated                                       ;              ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated|ALTSYNCRAM         ; AUTO ; ROM            ; 32768        ; 8            ; --           ; --           ; 262144 ; main.hex                      ;
; crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated|ALTSYNCRAM    ; M4K  ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                          ;
; crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM            ; 2048         ; 8            ; --           ; --           ; 16384  ; db/PC8001.rom0_cg_cbc.hdl.mif ;
; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|ALTSYNCRAM    ; M4K  ; True Dual Port ; 512          ; 8            ; 1024         ; 4            ; 4096   ; None                          ;
; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM            ; 1024         ; 4            ; --           ; --           ; 4096   ; PC8001.pc80010.rtl.mif        ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 11.0    ; N/A          ; N/A          ; |pc8001|altip_inside_ram_32KB:inside_ram ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_ram_32KB.v ;
; Altera ; ROM: 1-PORT  ; 11.0    ; N/A          ; N/A          ; |pc8001|altip_inside_rom:beeprom         ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_rom.v      ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf    ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v             ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard    ; D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |pc8001|ukp:ukp|state                                            ;
+--------------+------------+--------------+--------------+-----------+------------+
; Name         ; state.S_B0 ; state.S_LDI1 ; state.S_LDI0 ; state.000 ; state.S_B1 ;
+--------------+------------+--------------+--------------+-----------+------------+
; state.000    ; 0          ; 0            ; 0            ; 0         ; 0          ;
; state.S_LDI0 ; 0          ; 0            ; 1            ; 1         ; 0          ;
; state.S_LDI1 ; 0          ; 1            ; 0            ; 1         ; 0          ;
; state.S_B0   ; 1          ; 0            ; 0            ; 1         ; 0          ;
; state.S_B1   ; 0          ; 0            ; 0            ; 1         ; 1          ;
+--------------+------------+--------------+--------------+-----------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |pc8001|crtc:crtc|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; w_ram_n_ce~0                                           ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; fz80:Z80|seq:seq|iff1                  ; Lost fanout                            ;
; crtc:crtc|xcnt[0]                      ; Merged with crtc:crtc|text_adr[0]      ;
; crtc:crtc|xcnt[1]                      ; Merged with crtc:crtc|text_adr[1]      ;
; crtc:crtc|xcnt[2]                      ; Merged with crtc:crtc|text_adr[2]      ;
; crtc:crtc|xcnt[3]                      ; Merged with crtc:crtc|text_adr[3]      ;
; crtc:crtc|xcnt[4]                      ; Merged with crtc:crtc|text_adr[4]      ;
; crtc:crtc|xcnt[5]                      ; Merged with crtc:crtc|text_adr[5]      ;
; crtc:crtc|xcnt[6]                      ; Merged with crtc:crtc|text_adr[6]      ;
; fz80:Z80|seq:seq|nmiack                ; Stuck at GND due to stuck port data_in ;
; fz80:Z80|seq:seq|eschalt               ; Stuck at GND due to stuck port data_in ;
; fz80:Z80|seq:seq|intack                ; Stuck at GND due to stuck port data_in ;
; fz80:Z80|seq:seq|intmode[0,1]          ; Lost fanout                            ;
; ukp:ukp|state~5                        ; Lost fanout                            ;
; ukp:ukp|state~6                        ; Lost fanout                            ;
; crtc:crtc|state~5                      ; Lost fanout                            ;
; crtc:crtc|state~6                      ; Lost fanout                            ;
; rtc:rtc|cnt[0]                         ; Merged with crtc:crtc|dotcnt[0]        ;
; Total Number of Removed Registers = 18 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-------------------------+---------------------------+----------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-------------------------+---------------------------+----------------------------------------------------------+
; fz80:Z80|seq:seq|intack ; Stuck at GND              ; fz80:Z80|seq:seq|intmode[0], fz80:Z80|seq:seq|intmode[1] ;
;                         ; due to stuck port data_in ;                                                          ;
+-------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 623   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 445   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; crtc:crtc|atr[4]                       ; 2       ;
; crtc:crtc|atr[5]                       ; 2       ;
; crtc:crtc|atr[6]                       ; 2       ;
; crtc:crtc|lpc[3]                       ; 1       ;
; crtc:crtc|lpc[0]                       ; 1       ;
; crtc:crtc|atr0[4]                      ; 1       ;
; crtc:crtc|atr0[5]                      ; 1       ;
; crtc:crtc|atr0[6]                      ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                  ;
+----------------------------------+-------------------------------------+------+
; Register Name                    ; Megafunction                        ; Type ;
+----------------------------------+-------------------------------------+------+
; crtc:crtc|cg:cg|data[0..7]       ; crtc:crtc|cg:cg|Ram0_rtl_0          ; RAM  ;
; ukp:ukp|ukprom:ukprom|data[0..3] ; ukp:ukp|ukprom:ukprom|WideOr7_rtl_0 ; ROM  ;
+----------------------------------+-------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------+----------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|ukp:ukp|bitadr[1]               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrl|q[1]    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrh|q[0]    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_simplec:reg_i|q[0] ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|rtc:rtc|sr[23]                  ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |pc8001|rtc:rtc|sr[8]                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count3c:c_hour1|q[1]    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count4c:c_day1|q[0]     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|seq:seq|inst_reg[7]    ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q1[4]      ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q0[0]      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q1[4]      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q0[4]      ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |pc8001|crtc:crtc|dma_dst_adr[0]        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_spl|q[1]    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_sph|q[1]    ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |pc8001|crtc:crtc|dma_src_adr[4]        ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pc8001|crtc:crtc|ycurs[1]              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[3]                    ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[7]                    ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_second0|q[0]  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_second1|q[0]   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_minute0|q[1]  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_minute1|q[1]   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count121:c_month|q[1]   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q1[0]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q0[7]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q1[0]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q0[1]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q1[3]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q0[1]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q1[3]  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q0[0]  ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; |pc8001|input_data[7]                   ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |pc8001|input_data[4]                   ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pc8001|fz80:Z80|seq:seq|intmode[1]     ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |pc8001|crtc:crtc|chrline[6]            ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count10c:c_hour0|q[3]   ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |pc8001|crtc:crtc|atr[0]                ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|crtc:crtc|seq[0]                ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count101:c_day0|q[2]    ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qx[7]  ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qx[1]  ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|seq:seq|idd            ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qy[4]  ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qy[1]  ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q1[4]  ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q0[5]  ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q1[3]  ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q0[4]  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |pc8001|crtc:crtc|atr[4]                ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_quad3:reg_h|Mux1   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|crtc:crtc|Mux1                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|fz80:Z80|Mux4                   ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux1                   ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|ukp:ukp|keydata[2]              ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pc8001|ukp:ukp|kbd_adr_in[4]           ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |pc8001|fz80:Z80|Mux23                  ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux14                  ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|Mux40                  ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux29                  ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux27                  ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|cpu_data_in[2]                  ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |pc8001|crtc:crtc|state                 ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |pc8001|crtc:crtc|state                 ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pc8001|ukp:ukp|state                   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fz80:Z80|seq:seq ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S_IF1          ; 0000  ; Unsigned Binary                      ;
; S_IF2          ; 0001  ; Unsigned Binary                      ;
; S_IMM1         ; 0010  ; Unsigned Binary                      ;
; S_IMM2         ; 0011  ; Unsigned Binary                      ;
; S_MR1          ; 0100  ; Unsigned Binary                      ;
; S_MR2          ; 0101  ; Unsigned Binary                      ;
; S_DISP         ; 0110  ; Unsigned Binary                      ;
; S_IN           ; 0111  ; Unsigned Binary                      ;
; S_IACK         ; 1000  ; Unsigned Binary                      ;
; S_MW1          ; 1100  ; Unsigned Binary                      ;
; S_MW2          ; 1101  ; Unsigned Binary                      ;
; S_OUT          ; 1111  ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altip_inside_rom:beeprom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; main.hex             ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_bq31      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_16b1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: crtc:crtc ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; START_H        ; 192   ; Signed Integer                ;
; END_H          ; 832   ; Signed Integer                ;
; START_V        ; 40    ; Signed Integer                ;
; END_V          ; 240   ; Signed Integer                ;
; CHCNT_RESET_V  ; 39    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; CLEAR1               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; CLEAR1               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hh52      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; S_OPCODE       ; 0     ; Signed Integer              ;
; S_LDI0         ; 1     ; Signed Integer              ;
; S_LDI1         ; 2     ; Signed Integer              ;
; S_B0           ; 3     ; Signed Integer              ;
; S_B1           ; 4     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; CLEAR1               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; CLEAR1               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_4k52      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------+-------------------+
; Parameter Name                     ; Value                         ; Type              ;
+------------------------------------+-------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped           ;
; OPERATION_MODE                     ; ROM                           ; Untyped           ;
; WIDTH_A                            ; 8                             ; Untyped           ;
; WIDTHAD_A                          ; 11                            ; Untyped           ;
; NUMWORDS_A                         ; 2048                          ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped           ;
; WIDTH_B                            ; 1                             ; Untyped           ;
; WIDTHAD_B                          ; 1                             ; Untyped           ;
; NUMWORDS_B                         ; 1                             ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped           ;
; BYTE_SIZE                          ; 8                             ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped           ;
; INIT_FILE                          ; db/PC8001.rom0_cg_cbc.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone                       ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_ph51               ; Untyped           ;
+------------------------------------+-------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0 ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; ROM                    ; Untyped                           ;
; WIDTH_A                            ; 4                      ; Untyped                           ;
; WIDTHAD_A                          ; 10                     ; Untyped                           ;
; NUMWORDS_A                         ; 1024                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 1                      ; Untyped                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                           ;
; INIT_FILE                          ; PC8001.pc80010.rtl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone                ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_qku         ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                ;
; Entity Instance                           ; altip_inside_rom:beeprom|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 512                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 4                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 512                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 4                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "rtc:rtc"               ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; ind  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; address_a[9..6] ; Input  ; Info     ; Stuck at GND           ;
; data_b          ; Input  ; Info     ; Stuck at GND           ;
; address_b[8..5] ; Input  ; Info     ; Stuck at GND           ;
; wren_b          ; Input  ; Info     ; Stuck at GND           ;
; enable_b        ; Input  ; Info     ; Stuck at VCC           ;
; aclr_a          ; Input  ; Info     ; Stuck at GND           ;
; aclr_b          ; Input  ; Info     ; Stuck at GND           ;
; q_a             ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "crtc:crtc|ARAMB4_S8_S8:rowbuf"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; data_a          ; Input  ; Info     ; Stuck at GND           ;
; wren_a          ; Input  ; Info     ; Stuck at GND           ;
; address_a[8..7] ; Input  ; Info     ; Stuck at GND           ;
; address_b[8..7] ; Input  ; Info     ; Stuck at GND           ;
; enable_a        ; Input  ; Info     ; Stuck at VCC           ;
; enable_b        ; Input  ; Info     ; Stuck at VCC           ;
; aclr_a          ; Input  ; Info     ; Stuck at GND           ;
; aclr_b          ; Input  ; Info     ; Stuck at GND           ;
; q_b             ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "crtc:crtc"                                                                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ram_adr[16..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ram_ce_n        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ram_oe_n        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ram_we_n        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80|alu:alu"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; co[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; intreq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmireq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; intack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
; mr         ; Output ; Info     ; Explicitly unconnected                                                              ;
; m1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; radr       ; Output ; Info     ; Explicitly unconnected                                                              ;
; nmiack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun Feb 26 16:15:25 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PC8001 -c PC8001
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file rtl/ukprom.v
    Info: Found entity 1: ukprom
Info: Found 2 design units, including 2 entities, in source file rtl/ukp.v
    Info: Found entity 1: ukp
    Info: Found entity 2: keymap
Info: Found 0 design units, including 0 entities, in source file rtl/switch.v
Info: Found 8 design units, including 8 entities, in source file rtl/rtc.v
    Info: Found entity 1: rtc
    Info: Found entity 2: count10c
    Info: Found entity 3: count101
    Info: Found entity 4: count10
    Info: Found entity 5: count3c
    Info: Found entity 6: count4c
    Info: Found entity 7: count6
    Info: Found entity 8: count121
Info: Found 1 design units, including 1 entities, in source file rtl/pc.v
    Info: Found entity 1: pc8001
Info: Found 3 design units, including 3 entities, in source file rtl/crtc.v
    Info: Found entity 1: crtc
    Info: Found entity 2: colordata
    Info: Found entity 3: cg
Info: Found 1 design units, including 1 entities, in source file rtl/clockgen.v
    Info: Found entity 1: clockgen
Info: Found 1 design units, including 1 entities, in source file rtl/boot.v
    Info: Found entity 1: boot
Warning (10463): Verilog HDL Declaration warning at fz80.v(286): "logic" is SystemVerilog-2005 keyword
Info: Found 15 design units, including 15 entities, in source file rtl/fz80/fz80.v
    Info: Found entity 1: fz80
    Info: Found entity 2: seq
    Info: Found entity 3: asu
    Info: Found entity 4: alu
    Info: Found entity 5: reg_a
    Info: Found entity 6: reg_f
    Info: Found entity 7: reg_simple
    Info: Found entity 8: reg_simplec
    Info: Found entity 9: reg_dual2
    Info: Found entity 10: reg_2
    Info: Found entity 11: reg_2s
    Info: Found entity 12: reg_quad3
    Info: Found entity 13: reg_pch
    Info: Found entity 14: reg_pcl
    Info: Found entity 15: reg_r
Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s8_s8.v
    Info: Found entity 1: ARAMB4_S8_S8
Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4_s8.v
    Info: Found entity 1: ARAMB4_S4_S8
Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4.v
    Info: Found entity 1: ARAMB4_S4
Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_rom.v
    Info: Found entity 1: altip_inside_rom
Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_ram_32kb.v
    Info: Found entity 1: altip_inside_ram_32KB
Warning (10236): Verilog HDL Implicit Net warning at rtc.v(21): created implicit net for "cnt_cy"
Warning (10236): Verilog HDL Implicit Net warning at pc.v(212): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at pc.v(419): created implicit net for "m1"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(14): created implicit net for "full_a"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(15): created implicit net for "full_b"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(662): created implicit net for "iff2"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(819): created implicit net for "co_pc"
Info: Elaborating entity "pc8001" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pc.v(194): object "w_i_sw_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(197): object "w_i_sw_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(290): object "porte0h" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(291): object "portefh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(532): object "narrow_wr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at pc.v(266): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at pc.v(359): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(613): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "debug" at pc.v(88) has no driver
Info: Elaborating entity "fz80" for hierarchy "fz80:Z80"
Info (10264): Verilog HDL Case Statement information at fz80.v(82): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fz80.v(154): all case item expressions in this case statement are onehot
Info: Elaborating entity "alu" for hierarchy "fz80:Z80|alu:alu"
Info: Elaborating entity "asu" for hierarchy "fz80:Z80|asu:asu"
Warning (10230): Verilog HDL assignment warning at fz80.v(1122): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fz80.v(1165): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at fz80.v(1166): truncated value with size 8 to match size of target (7)
Info: Elaborating entity "seq" for hierarchy "fz80:Z80|seq:seq"
Info: Elaborating entity "reg_a" for hierarchy "fz80:Z80|reg_a:reg_a"
Info: Elaborating entity "reg_f" for hierarchy "fz80:Z80|reg_f:reg_f"
Info: Elaborating entity "reg_dual2" for hierarchy "fz80:Z80|reg_dual2:reg_b"
Info: Elaborating entity "reg_quad3" for hierarchy "fz80:Z80|reg_quad3:reg_h"
Info: Elaborating entity "reg_2s" for hierarchy "fz80:Z80|reg_2s:reg_sph"
Info: Elaborating entity "reg_pch" for hierarchy "fz80:Z80|reg_pch:reg_pch"
Info: Elaborating entity "reg_pcl" for hierarchy "fz80:Z80|reg_pcl:reg_pcl"
Info: Elaborating entity "reg_2" for hierarchy "fz80:Z80|reg_2:reg_adrh"
Info: Elaborating entity "reg_r" for hierarchy "fz80:Z80|reg_r:reg_r"
Info: Elaborating entity "reg_simplec" for hierarchy "fz80:Z80|reg_simplec:reg_i"
Info: Elaborating entity "reg_simple" for hierarchy "fz80:Z80|reg_simple:reg_data"
Info: Elaborating entity "altip_inside_rom" for hierarchy "altip_inside_rom:beeprom"
Info: Elaborating entity "altsyncram" for hierarchy "altip_inside_rom:beeprom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "altip_inside_rom:beeprom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "altip_inside_rom:beeprom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "init_file" = "main.hex"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bq31.tdf
    Info: Found entity 1: altsyncram_bq31
Info: Elaborating entity "altsyncram_bq31" for hierarchy "altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated"
Warning: Byte addressed memory initialization file "main.hex" was read in the word-addressed format
Warning: Width of data items in "main.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 2 warnings, reporting 2
    Warning: Data at line (1) of memory initialization file "main.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (2) of memory initialization file "main.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Critical Warning: Memory depth (32768) in the design file differs from memory depth (48) in the Memory Initialization File "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/main.hex" -- setting initial value for remaining addresses to 0
Info: Found 1 design units, including 1 entities, in source file db/mux_7bb.tdf
    Info: Found entity 1: mux_7bb
Info: Elaborating entity "mux_7bb" for hierarchy "altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated|mux_7bb:mux2"
Info: Elaborating entity "altip_inside_ram_32KB" for hierarchy "altip_inside_ram_32KB:inside_ram"
Info: Elaborating entity "altsyncram" for hierarchy "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_16b1.tdf
    Info: Found entity 1: altsyncram_16b1
Info: Elaborating entity "altsyncram_16b1" for hierarchy "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_nga.tdf
    Info: Found entity 1: decode_nga
Info: Elaborating entity "decode_nga" for hierarchy "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|decode_nga:decode3"
Info: Elaborating entity "crtc" for hierarchy "crtc:crtc"
Warning (10230): Verilog HDL assignment warning at crtc.v(93): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at crtc.v(103): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(107): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at crtc.v(108): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at crtc.v(111): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at crtc.v(128): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at crtc.v(129): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(142): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(143): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(157): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at crtc.v(170): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "colordata" for hierarchy "crtc:crtc|colordata:colordata"
Info: Elaborating entity "ARAMB4_S8_S8" for hierarchy "crtc:crtc|ARAMB4_S8_S8:rowbuf"
Info: Elaborating entity "altsyncram" for hierarchy "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component"
Info: Instantiated megafunction "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "CLEAR0"
    Info: Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info: Parameter "address_aclr_a" = "CLEAR0"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_b" = "CLEAR1"
    Info: Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info: Parameter "address_aclr_b" = "CLEAR1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "intended_device_family" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hh52.tdf
    Info: Found entity 1: altsyncram_hh52
Info: Elaborating entity "altsyncram_hh52" for hierarchy "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated"
Info: Elaborating entity "cg" for hierarchy "crtc:crtc|cg:cg"
Info: Elaborating entity "ukp" for hierarchy "ukp:ukp"
Warning (10230): Verilog HDL assignment warning at ukp.v(92): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ukp.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ukp.v(118): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ukp.v(124): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ukp.v(126): truncated value with size 32 to match size of target (14)
Info: Elaborating entity "clockgen" for hierarchy "ukp:ukp|clockgen:clockgen"
Warning (10230): Verilog HDL assignment warning at clockgen.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clockgen.v(21): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at clockgen.v(25): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "ukprom" for hierarchy "ukp:ukp|ukprom:ukprom"
Info: Elaborating entity "keymap" for hierarchy "ukp:ukp|keymap:keymap"
Info: Elaborating entity "ARAMB4_S4_S8" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard"
Info: Elaborating entity "altsyncram" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "width_a" = "4"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "CLEAR0"
    Info: Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info: Parameter "address_aclr_a" = "CLEAR0"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_b" = "CLEAR1"
    Info: Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info: Parameter "address_aclr_b" = "CLEAR1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "intended_device_family" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4k52.tdf
    Info: Found entity 1: altsyncram_4k52
Info: Elaborating entity "altsyncram_4k52" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated"
Info: Elaborating entity "rtc" for hierarchy "rtc:rtc"
Warning (10230): Verilog HDL assignment warning at rtc.v(56): truncated value with size 32 to match size of target (24)
Info: Elaborating entity "count10" for hierarchy "rtc:rtc|count10:c_second0"
Warning (10230): Verilog HDL assignment warning at rtc.v(125): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count6" for hierarchy "rtc:rtc|count6:c_second1"
Warning (10230): Verilog HDL assignment warning at rtc.v(164): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "count10c" for hierarchy "rtc:rtc|count10c:c_hour0"
Warning (10230): Verilog HDL assignment warning at rtc.v(94): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count3c" for hierarchy "rtc:rtc|count3c:c_hour1"
Warning (10230): Verilog HDL assignment warning at rtc.v(138): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "count101" for hierarchy "rtc:rtc|count101:c_day0"
Warning (10230): Verilog HDL assignment warning at rtc.v(110): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count4c" for hierarchy "rtc:rtc|count4c:c_day1"
Warning (10230): Verilog HDL assignment warning at rtc.v(150): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "count121" for hierarchy "rtc:rtc|count121:c_month"
Warning (10230): Verilog HDL assignment warning at rtc.v(178): truncated value with size 32 to match size of target (4)
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "crtc:crtc|cg:cg|Ram0_rtl_0" 
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/PC8001.rom0_cg_cbc.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "ukp:ukp|ukprom:ukprom|WideOr7_rtl_0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to PC8001.pc80010.rtl.mif
Info: Elaborated megafunction instantiation "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0"
Info: Instantiated megafunction "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/PC8001.rom0_cg_cbc.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ph51.tdf
    Info: Found entity 1: altsyncram_ph51
Info: Elaborated megafunction instantiation "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0"
Info: Instantiated megafunction "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "4"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "PC8001.pc80010.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qku.tdf
    Info: Found entity 1: altsyncram_qku
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[7]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[6]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[5]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[4]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[3]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[2]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[1]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "w_io_data[0]" to the node "altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ram_block1a0" into an OR gate
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug[0]" is stuck at GND
    Warning (13410): Pin "debug[1]" is stuck at GND
    Warning (13410): Pin "debug[2]" is stuck at GND
    Warning (13410): Pin "debug[3]" is stuck at GND
    Warning (13410): Pin "debug[4]" is stuck at GND
    Warning (13410): Pin "debug[5]" is stuck at GND
    Warning (13410): Pin "debug[6]" is stuck at GND
    Warning (13410): Pin "debug[7]" is stuck at GND
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "fz80:Z80|seq:seq|iff1" lost all its fanouts during netlist optimizations.
    Info: Register "fz80:Z80|seq:seq|intmode[0]" lost all its fanouts during netlist optimizations.
    Info: Register "fz80:Z80|seq:seq|intmode[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ukp:ukp|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ukp:ukp|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "crtc:crtc|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "crtc:crtc|state~6" lost all its fanouts during netlist optimizations.
Info: Removed 2 MSB VCC or GND address nodes from RAM block "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated|ALTSYNCRAM"
Info: Removed 4 MSB VCC or GND address nodes from RAM block "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|ALTSYNCRAM"
Info: Generated suppressed messages file D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/PC8001.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I_SW_0"
    Warning (15610): No output dependent on input pin "I_SW_1"
Info: Implemented 2537 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 41 output pins
    Info: Implemented 10 bidirectional pins
    Info: Implemented 2328 logic cells
    Info: Implemented 152 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Sun Feb 26 16:15:39 2012
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/PC8001.map.smsg.


