{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701175463311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701175463311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 21:44:23 2023 " "Processing started: Tue Nov 28 21:44:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701175463311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175463311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termproject -c termproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termproject -c termproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175463311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701175463581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701175463581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypad_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_converter " "Found entity 1: keypad_converter" {  } { { "keypad_converter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_binary " "Found entity 1: decimal_to_binary" {  } { { "decimal_to_binary.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_equal4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_equal4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_equal4 " "Found entity 1: is_equal4" {  } { { "is_equal4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_equal4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_encoder " "Found entity 1: alphabet_encoder" {  } { { "alphabet_encoder.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register5 " "Found entity 1: register5" {  } { { "register5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file word_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 word_register " "Found entity 1: word_register" {  } { { "word_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grader.bdf 1 1 " "Found 1 design units, including 1 entities, in source file grader.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 grader " "Found entity 1: grader" {  } { { "grader.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falling_trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file falling_trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 falling_trigger " "Found entity 1: falling_trigger" {  } { { "falling_trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/falling_trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_correct.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_correct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_correct " "Found entity 1: is_correct" {  } { { "is_correct.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_correct.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file checker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/checker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hang_man.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hang_man.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hang_man " "Found entity 1: hang_man" {  } { { "hang_man.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file life_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 life_register " "Found entity 1: life_register" {  } { { "life_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/life_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_to_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_to_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_to_segment " "Found entity 1: alphabet_to_segment" {  } { { "alphabet_to_segment.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_to_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_selector " "Found entity 1: alphabet_selector" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_segment_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file array_segment_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 array_segment_controller " "Found entity 1: array_segment_controller" {  } { { "array_segment_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter3 " "Found entity 1: counter3" {  } { { "counter3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hang_man " "Elaborating entity \"hang_man\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701175470188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "grader inst2 " "Block or symbol \"grader\" of instance \"inst2\" overlaps another block or symbol" {  } { { "hang_man.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 488 1792 2040 744 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701175470188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grader grader:inst2 " "Elaborating entity \"grader\" for hierarchy \"grader:inst2\"" {  } { { "hang_man.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 488 1792 2040 744 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "falling_trigger grader:inst2\|falling_trigger:inst9 " "Elaborating entity \"falling_trigger\" for hierarchy \"grader:inst2\|falling_trigger:inst9\"" {  } { { "grader.bdf" "inst9" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { 152 -40 72 248 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX grader:inst2\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"grader:inst2\|BUSMUX:inst5\"" {  } { { "grader.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { -24 1008 1120 64 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grader:inst2\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"grader:inst2\|BUSMUX:inst5\"" {  } { { "grader.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { -24 1008 1120 64 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grader:inst2\|BUSMUX:inst5 " "Instantiated megafunction \"grader:inst2\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175470250 ""}  } { { "grader.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { -24 1008 1120 64 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701175470250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux grader:inst2\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"grader:inst2\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470361 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "grader:inst2\|BUSMUX:inst5\|lpm_mux:\$00000 grader:inst2\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"grader:inst2\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"grader:inst2\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "grader.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { -24 1008 1120 64 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/intelFPGA_lite/20.1/termproject/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175470440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc grader:inst2\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"grader:inst2\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger grader:inst2\|trigger:inst18 " "Elaborating entity \"trigger\" for hierarchy \"grader:inst2\|trigger:inst18\"" {  } { { "grader.bdf" "inst18" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { -888 624 736 -792 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_correct is_correct:inst1 " "Elaborating entity \"is_correct\" for hierarchy \"is_correct:inst1\"" {  } { { "hang_man.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 344 1264 1520 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker is_correct:inst1\|checker:inst " "Elaborating entity \"checker\" for hierarchy \"is_correct:inst1\|checker:inst\"" {  } { { "is_correct.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_correct.bdf" { { -976 320 552 -880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470487 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XNOR inst " "Block or symbol \"XNOR\" of instance \"inst\" overlaps another block or symbol" {  } { { "checker.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/checker.bdf" { { 184 592 656 232 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701175470503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_converter keypad_converter:inst " "Elaborating entity \"keypad_converter\" for hierarchy \"keypad_converter:inst\"" {  } { { "hang_man.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -40 336 504 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_binary keypad_converter:inst\|decimal_to_binary:inst1 " "Elaborating entity \"decimal_to_binary\" for hierarchy \"keypad_converter:inst\|decimal_to_binary:inst1\"" {  } { { "keypad_converter.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 8 144 328 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_encoder keypad_converter:inst\|alphabet_encoder:inst27 " "Elaborating entity \"alphabet_encoder\" for hierarchy \"keypad_converter:inst\|alphabet_encoder:inst27\"" {  } { { "keypad_converter.bdf" "inst27" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 184 1160 1368 264 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 keypad_converter:inst\|counter2:inst3 " "Elaborating entity \"counter2\" for hierarchy \"keypad_converter:inst\|counter2:inst3\"" {  } { { "keypad_converter.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 344 920 1080 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_equal4 keypad_converter:inst\|is_equal4:inst25 " "Elaborating entity \"is_equal4\" for hierarchy \"keypad_converter:inst\|is_equal4:inst25\"" {  } { { "keypad_converter.bdf" "inst25" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 344 464 640 440 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 keypad_converter:inst\|register4:inst24 " "Elaborating entity \"register4\" for hierarchy \"keypad_converter:inst\|register4:inst24\"" {  } { { "keypad_converter.bdf" "inst24" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 88 472 632 216 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_register word_register:inst8 " "Elaborating entity \"word_register\" for hierarchy \"word_register:inst8\"" {  } { { "hang_man.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -8 792 1064 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 word_register:inst8\|register5:inst " "Elaborating entity \"register5\" for hierarchy \"word_register:inst8\|register5:inst\"" {  } { { "word_register.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { { -592 736 896 -464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_to_segment alphabet_to_segment:inst3 " "Elaborating entity \"alphabet_to_segment\" for hierarchy \"alphabet_to_segment:inst3\"" {  } { { "hang_man.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -232 704 864 -56 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_register life_register:inst4 " "Elaborating entity \"life_register\" for hierarchy \"life_register:inst4\"" {  } { { "hang_man.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 568 2248 2488 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_segment_controller array_segment_controller:inst5 " "Elaborating entity \"array_segment_controller\" for hierarchy \"array_segment_controller:inst5\"" {  } { { "hang_man.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -8 1808 2000 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 array_segment_controller:inst5\|decoder_3to8:inst3 " "Elaborating entity \"decoder_3to8\" for hierarchy \"array_segment_controller:inst5\|decoder_3to8:inst3\"" {  } { { "array_segment_controller.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { { 80 -112 64 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3 array_segment_controller:inst5\|counter3:inst2 " "Elaborating entity \"counter3\" for hierarchy \"array_segment_controller:inst5\|counter3:inst2\"" {  } { { "array_segment_controller.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { { 80 -568 -408 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_selector array_segment_controller:inst5\|alphabet_selector:inst1 " "Elaborating entity \"alphabet_selector\" for hierarchy \"array_segment_controller:inst5\|alphabet_selector:inst1\"" {  } { { "array_segment_controller.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { { -232 -384 -136 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_alphabet alphabet_selector.v(30) " "Verilog HDL Always Construct warning at alphabet_selector.v(30): inferring latch(es) for variable \"output_alphabet\", which holds its previous value in one or more paths through the always construct" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[0\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[0\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[1\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[1\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[2\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[2\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[3\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[3\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[4\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[4\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175470912 "|alphabet_selector"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701175471465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701175472287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175472287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701175472502 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701175472502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701175472502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701175472502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701175472510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 21:44:32 2023 " "Processing ended: Tue Nov 28 21:44:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701175472510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701175472510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701175472510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175472510 ""}
