-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--SC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

SC1_W_alu_result[3] = DFFEAS(SC1L308, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

SC1_W_alu_result[2] = DFFEAS(SC1L307, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

SC1_W_alu_result[4] = DFFEAS(SC1L309, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

SC1_W_alu_result[5] = DFFEAS(SC1L310, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

SC1_W_alu_result[7] = DFFEAS(SC1L312, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

SC1_W_alu_result[6] = DFFEAS(SC1L311, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

SC1_W_alu_result[11] = DFFEAS(SC1L316, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

SC1_W_alu_result[12] = DFFEAS(SC1L317, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

SC1_W_alu_result[8] = DFFEAS(SC1L313, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

SC1_W_alu_result[9] = DFFEAS(SC1L314, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

SC1_W_alu_result[10] = DFFEAS(SC1L315, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

SC1_W_alu_result[15] = DFFEAS(SC1L320, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

SC1_W_alu_result[14] = DFFEAS(SC1L319, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

SC1_W_alu_result[13] = DFFEAS(SC1L318, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L11, DB1L69, !A1L3, !A1L9, DB1L57);


--ND1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

ND1_sr[1] = DFFEAS(ND1L57, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--XC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[0]_PORT_A_data_in = SC1L787;
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = CLOCK_50;
XC2_q_b[0]_clock_1 = CLOCK_50;
XC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[0] = XC2_q_b[0]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

SC1_E_shift_rot_result[3] = DFFEAS(SC1L428, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[3],  ,  , SC1_E_new_inst);


--SC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
SC1L58_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1_E_src1[3] ) + ( SC1L63 );
SC1L58 = SUM(SC1L58_adder_eqn);

--SC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
SC1L59_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1_E_src1[3] ) + ( SC1L63 );
SC1L59 = CARRY(SC1L59_adder_eqn);


--SC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

SC1_E_shift_rot_result[2] = DFFEAS(SC1L427, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[2],  ,  , SC1_E_new_inst);


--SC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
SC1L62_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1_E_src1[2] ) + ( SC1L115 );
SC1L62 = SUM(SC1L62_adder_eqn);

--SC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
SC1L63_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1_E_src1[2] ) + ( SC1L115 );
SC1L63 = CARRY(SC1L63_adder_eqn);


--SC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

SC1_E_shift_rot_result[4] = DFFEAS(SC1L429, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[4],  ,  , SC1_E_new_inst);


--SC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
SC1L66_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[4]) ) + ( SC1_E_src1[4] ) + ( SC1L59 );
SC1L66 = SUM(SC1L66_adder_eqn);

--SC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
SC1L67_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[4]) ) + ( SC1_E_src1[4] ) + ( SC1L59 );
SC1L67 = CARRY(SC1L67_adder_eqn);


--SC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

SC1_E_shift_rot_result[5] = DFFEAS(SC1L430, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[5],  ,  , SC1_E_new_inst);


--SC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

SC1_E_src2[5] = DFFEAS(SC1_D_iw[11], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[5],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
SC1L70_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1_E_src1[5] ) + ( SC1L67 );
SC1L70 = SUM(SC1L70_adder_eqn);

--SC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
SC1L71_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1_E_src1[5] ) + ( SC1L67 );
SC1L71 = CARRY(SC1L71_adder_eqn);


--SC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

SC1_E_shift_rot_result[7] = DFFEAS(SC1L432, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[7],  ,  , SC1_E_new_inst);


--SC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

SC1_E_src2[7] = DFFEAS(SC1_D_iw[13], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[7],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
SC1L74_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1_E_src1[7] ) + ( SC1L79 );
SC1L74 = SUM(SC1L74_adder_eqn);

--SC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
SC1L75_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1_E_src1[7] ) + ( SC1L79 );
SC1L75 = CARRY(SC1L75_adder_eqn);


--SC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

SC1_E_shift_rot_result[6] = DFFEAS(SC1L431, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[6],  ,  , SC1_E_new_inst);


--SC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

SC1_E_src2[6] = DFFEAS(SC1_D_iw[12], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[6],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
SC1L78_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1_E_src1[6] ) + ( SC1L71 );
SC1L78 = SUM(SC1L78_adder_eqn);

--SC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
SC1L79_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1_E_src1[6] ) + ( SC1L71 );
SC1L79 = CARRY(SC1L79_adder_eqn);


--SC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

SC1_E_shift_rot_result[11] = DFFEAS(SC1L436, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[11],  ,  , SC1_E_new_inst);


--SC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

SC1_E_src2[11] = DFFEAS(SC1_D_iw[17], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[11],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
SC1L82_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1_E_src1[11] ) + ( SC1L99 );
SC1L82 = SUM(SC1L82_adder_eqn);

--SC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
SC1L83_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1_E_src1[11] ) + ( SC1L99 );
SC1L83 = CARRY(SC1L83_adder_eqn);


--SC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

SC1_E_shift_rot_result[12] = DFFEAS(SC1L437, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[12],  ,  , SC1_E_new_inst);


--SC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

SC1_E_src2[12] = DFFEAS(SC1_D_iw[18], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[12],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
SC1L86_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1_E_src1[12] ) + ( SC1L83 );
SC1L86 = SUM(SC1L86_adder_eqn);

--SC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
SC1L87_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1_E_src1[12] ) + ( SC1L83 );
SC1L87 = CARRY(SC1L87_adder_eqn);


--SC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

SC1_E_shift_rot_result[8] = DFFEAS(SC1L433, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[8],  ,  , SC1_E_new_inst);


--SC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

SC1_E_src2[8] = DFFEAS(SC1_D_iw[14], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[8],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
SC1L90_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1_E_src1[8] ) + ( SC1L75 );
SC1L90 = SUM(SC1L90_adder_eqn);

--SC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
SC1L91_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1_E_src1[8] ) + ( SC1L75 );
SC1L91 = CARRY(SC1L91_adder_eqn);


--SC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

SC1_E_shift_rot_result[9] = DFFEAS(SC1L434, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[9],  ,  , SC1_E_new_inst);


--SC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

SC1_E_src2[9] = DFFEAS(SC1_D_iw[15], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[9],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
SC1L94_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1_E_src1[9] ) + ( SC1L91 );
SC1L94 = SUM(SC1L94_adder_eqn);

--SC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
SC1L95_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1_E_src1[9] ) + ( SC1L91 );
SC1L95 = CARRY(SC1L95_adder_eqn);


--SC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

SC1_E_shift_rot_result[10] = DFFEAS(SC1L435, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[10],  ,  , SC1_E_new_inst);


--SC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

SC1_E_src2[10] = DFFEAS(SC1_D_iw[16], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[10],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
SC1L98_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L95 );
SC1L98 = SUM(SC1L98_adder_eqn);

--SC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
SC1L99_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L95 );
SC1L99 = CARRY(SC1L99_adder_eqn);


--SC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

SC1_E_shift_rot_result[15] = DFFEAS(SC1L440, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[15],  ,  , SC1_E_new_inst);


--SC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

SC1_E_src2[15] = DFFEAS(SC1_D_iw[21], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[15],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
SC1L102_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1_E_src1[15] ) + ( SC1L107 );
SC1L102 = SUM(SC1L102_adder_eqn);

--SC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
SC1L103_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1_E_src1[15] ) + ( SC1L107 );
SC1L103 = CARRY(SC1L103_adder_eqn);


--SC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

SC1_E_shift_rot_result[14] = DFFEAS(SC1L439, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[14],  ,  , SC1_E_new_inst);


--SC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

SC1_E_src2[14] = DFFEAS(SC1_D_iw[20], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[14],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
SC1L106_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L111 );
SC1L106 = SUM(SC1L106_adder_eqn);

--SC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
SC1L107_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L111 );
SC1L107 = CARRY(SC1L107_adder_eqn);


--SC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

SC1_E_shift_rot_result[13] = DFFEAS(SC1L438, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[13],  ,  , SC1_E_new_inst);


--SC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

SC1_E_src2[13] = DFFEAS(SC1_D_iw[19], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[13],  , SC1L508, !SC1_R_src2_use_imm);


--SC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
SC1L110_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1_E_src1[13] ) + ( SC1L87 );
SC1L110 = SUM(SC1L110_adder_eqn);

--SC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
SC1L111_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1_E_src1[13] ) + ( SC1L87 );
SC1L111 = CARRY(SC1L111_adder_eqn);


--SC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

SC1_R_ctrl_st = DFFEAS(SC1L246, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , !SC1_D_iw[2],  );


--XC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[1]_PORT_A_data_in = SC1L791;
XC2_q_b[1]_PORT_A_data_in_reg = DFFE(XC2_q_b[1]_PORT_A_data_in, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[1]_PORT_A_address_reg = DFFE(XC2_q_b[1]_PORT_A_address, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[1]_PORT_B_address_reg = DFFE(XC2_q_b[1]_PORT_B_address, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[1]_PORT_A_write_enable_reg = DFFE(XC2_q_b[1]_PORT_A_write_enable, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_read_enable = VCC;
XC2_q_b[1]_PORT_B_read_enable_reg = DFFE(XC2_q_b[1]_PORT_B_read_enable, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_clock_0 = CLOCK_50;
XC2_q_b[1]_clock_1 = CLOCK_50;
XC2_q_b[1]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[1]_PORT_B_data_out = MEMORY(XC2_q_b[1]_PORT_A_data_in_reg, , XC2_q_b[1]_PORT_A_address_reg, XC2_q_b[1]_PORT_B_address_reg, XC2_q_b[1]_PORT_A_write_enable_reg, , , XC2_q_b[1]_PORT_B_read_enable_reg, , , XC2_q_b[1]_clock_0, XC2_q_b[1]_clock_1, XC2_q_b[1]_clock_enable_0, , , , , );
XC2_q_b[1] = XC2_q_b[1]_PORT_B_data_out[0];


--XC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[2]_PORT_A_data_in = SC1L792;
XC2_q_b[2]_PORT_A_data_in_reg = DFFE(XC2_q_b[2]_PORT_A_data_in, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[2]_PORT_A_address_reg = DFFE(XC2_q_b[2]_PORT_A_address, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[2]_PORT_B_address_reg = DFFE(XC2_q_b[2]_PORT_B_address, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[2]_PORT_A_write_enable_reg = DFFE(XC2_q_b[2]_PORT_A_write_enable, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_read_enable = VCC;
XC2_q_b[2]_PORT_B_read_enable_reg = DFFE(XC2_q_b[2]_PORT_B_read_enable, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_clock_0 = CLOCK_50;
XC2_q_b[2]_clock_1 = CLOCK_50;
XC2_q_b[2]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[2]_PORT_B_data_out = MEMORY(XC2_q_b[2]_PORT_A_data_in_reg, , XC2_q_b[2]_PORT_A_address_reg, XC2_q_b[2]_PORT_B_address_reg, XC2_q_b[2]_PORT_A_write_enable_reg, , , XC2_q_b[2]_PORT_B_read_enable_reg, , , XC2_q_b[2]_clock_0, XC2_q_b[2]_clock_1, XC2_q_b[2]_clock_enable_0, , , , , );
XC2_q_b[2] = XC2_q_b[2]_PORT_B_data_out[0];


--XC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[3]_PORT_A_data_in = SC1L793;
XC2_q_b[3]_PORT_A_data_in_reg = DFFE(XC2_q_b[3]_PORT_A_data_in, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[3]_PORT_A_address_reg = DFFE(XC2_q_b[3]_PORT_A_address, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[3]_PORT_B_address_reg = DFFE(XC2_q_b[3]_PORT_B_address, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[3]_PORT_A_write_enable_reg = DFFE(XC2_q_b[3]_PORT_A_write_enable, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_read_enable = VCC;
XC2_q_b[3]_PORT_B_read_enable_reg = DFFE(XC2_q_b[3]_PORT_B_read_enable, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_clock_0 = CLOCK_50;
XC2_q_b[3]_clock_1 = CLOCK_50;
XC2_q_b[3]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[3]_PORT_B_data_out = MEMORY(XC2_q_b[3]_PORT_A_data_in_reg, , XC2_q_b[3]_PORT_A_address_reg, XC2_q_b[3]_PORT_B_address_reg, XC2_q_b[3]_PORT_A_write_enable_reg, , , XC2_q_b[3]_PORT_B_read_enable_reg, , , XC2_q_b[3]_clock_0, XC2_q_b[3]_clock_1, XC2_q_b[3]_clock_enable_0, , , , , );
XC2_q_b[3] = XC2_q_b[3]_PORT_B_data_out[0];


--XC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[4]_PORT_A_data_in = SC1L794;
XC2_q_b[4]_PORT_A_data_in_reg = DFFE(XC2_q_b[4]_PORT_A_data_in, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[4]_PORT_A_address_reg = DFFE(XC2_q_b[4]_PORT_A_address, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[4]_PORT_B_address_reg = DFFE(XC2_q_b[4]_PORT_B_address, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[4]_PORT_A_write_enable_reg = DFFE(XC2_q_b[4]_PORT_A_write_enable, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_read_enable = VCC;
XC2_q_b[4]_PORT_B_read_enable_reg = DFFE(XC2_q_b[4]_PORT_B_read_enable, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_clock_0 = CLOCK_50;
XC2_q_b[4]_clock_1 = CLOCK_50;
XC2_q_b[4]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[4]_PORT_B_data_out = MEMORY(XC2_q_b[4]_PORT_A_data_in_reg, , XC2_q_b[4]_PORT_A_address_reg, XC2_q_b[4]_PORT_B_address_reg, XC2_q_b[4]_PORT_A_write_enable_reg, , , XC2_q_b[4]_PORT_B_read_enable_reg, , , XC2_q_b[4]_clock_0, XC2_q_b[4]_clock_1, XC2_q_b[4]_clock_enable_0, , , , , );
XC2_q_b[4] = XC2_q_b[4]_PORT_B_data_out[0];


--XC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[5]_PORT_A_data_in = SC1L795;
XC2_q_b[5]_PORT_A_data_in_reg = DFFE(XC2_q_b[5]_PORT_A_data_in, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[5]_PORT_A_address_reg = DFFE(XC2_q_b[5]_PORT_A_address, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[5]_PORT_B_address_reg = DFFE(XC2_q_b[5]_PORT_B_address, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[5]_PORT_A_write_enable_reg = DFFE(XC2_q_b[5]_PORT_A_write_enable, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_read_enable = VCC;
XC2_q_b[5]_PORT_B_read_enable_reg = DFFE(XC2_q_b[5]_PORT_B_read_enable, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_clock_0 = CLOCK_50;
XC2_q_b[5]_clock_1 = CLOCK_50;
XC2_q_b[5]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[5]_PORT_B_data_out = MEMORY(XC2_q_b[5]_PORT_A_data_in_reg, , XC2_q_b[5]_PORT_A_address_reg, XC2_q_b[5]_PORT_B_address_reg, XC2_q_b[5]_PORT_A_write_enable_reg, , , XC2_q_b[5]_PORT_B_read_enable_reg, , , XC2_q_b[5]_clock_0, XC2_q_b[5]_clock_1, XC2_q_b[5]_clock_enable_0, , , , , );
XC2_q_b[5] = XC2_q_b[5]_PORT_B_data_out[0];


--XC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[6]_PORT_A_data_in = SC1L796;
XC2_q_b[6]_PORT_A_data_in_reg = DFFE(XC2_q_b[6]_PORT_A_data_in, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[6]_PORT_A_address_reg = DFFE(XC2_q_b[6]_PORT_A_address, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[6]_PORT_B_address_reg = DFFE(XC2_q_b[6]_PORT_B_address, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[6]_PORT_A_write_enable_reg = DFFE(XC2_q_b[6]_PORT_A_write_enable, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_read_enable = VCC;
XC2_q_b[6]_PORT_B_read_enable_reg = DFFE(XC2_q_b[6]_PORT_B_read_enable, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_clock_0 = CLOCK_50;
XC2_q_b[6]_clock_1 = CLOCK_50;
XC2_q_b[6]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[6]_PORT_B_data_out = MEMORY(XC2_q_b[6]_PORT_A_data_in_reg, , XC2_q_b[6]_PORT_A_address_reg, XC2_q_b[6]_PORT_B_address_reg, XC2_q_b[6]_PORT_A_write_enable_reg, , , XC2_q_b[6]_PORT_B_read_enable_reg, , , XC2_q_b[6]_clock_0, XC2_q_b[6]_clock_1, XC2_q_b[6]_clock_enable_0, , , , , );
XC2_q_b[6] = XC2_q_b[6]_PORT_B_data_out[0];


--XC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[7]_PORT_A_data_in = SC1L797;
XC2_q_b[7]_PORT_A_data_in_reg = DFFE(XC2_q_b[7]_PORT_A_data_in, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[7]_PORT_A_address_reg = DFFE(XC2_q_b[7]_PORT_A_address, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[7]_PORT_B_address_reg = DFFE(XC2_q_b[7]_PORT_B_address, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[7]_PORT_A_write_enable_reg = DFFE(XC2_q_b[7]_PORT_A_write_enable, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_read_enable = VCC;
XC2_q_b[7]_PORT_B_read_enable_reg = DFFE(XC2_q_b[7]_PORT_B_read_enable, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_clock_0 = CLOCK_50;
XC2_q_b[7]_clock_1 = CLOCK_50;
XC2_q_b[7]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[7]_PORT_B_data_out = MEMORY(XC2_q_b[7]_PORT_A_data_in_reg, , XC2_q_b[7]_PORT_A_address_reg, XC2_q_b[7]_PORT_B_address_reg, XC2_q_b[7]_PORT_A_write_enable_reg, , , XC2_q_b[7]_PORT_B_read_enable_reg, , , XC2_q_b[7]_clock_0, XC2_q_b[7]_clock_1, XC2_q_b[7]_clock_enable_0, , , , , );
XC2_q_b[7] = XC2_q_b[7]_PORT_B_data_out[0];


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L11, DB1_count[0], !A1L3, !A1L9, DB1L57);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L11, DB1L70, !A1L3, !A1L9, DB1L57);


--ND1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

ND1_sr[2] = DFFEAS(ND1L58, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

AD1_break_readreg[0] = DFFEAS(MD1_jdo[0], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

KD1_MonDReg[0] = DFFEAS(MD1_jdo[3], CLOCK_50,  ,  , KD1L51, WD1_q_a[0],  , KD1L50, !MD1_take_action_ocimem_b);


--SC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

SC1_av_ld_byte0_data[0] = DFFEAS(GC1_src_data[0], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[0],  ,  , SC1L944);


--SC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

SC1_W_alu_result[0] = DFFEAS(SC1L305, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

SC1_D_iw[22] = DFFEAS(SC1L609, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

SC1_D_iw[23] = DFFEAS(SC1L610, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

SC1_D_iw[24] = DFFEAS(SC1L611, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

SC1_D_iw[25] = DFFEAS(SC1L612, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

SC1_D_iw[26] = DFFEAS(SC1L613, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

SC1_D_iw[12] = DFFEAS(SC1L599, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

SC1_D_iw[14] = DFFEAS(SC1L601, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

SC1_D_iw[0] = DFFEAS(SC1L587, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

SC1_D_iw[2] = DFFEAS(SC1L589, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
SC1L2_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L7 );
SC1L2 = SUM(SC1L2_adder_eqn);

--SC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
SC1L3_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L7 );
SC1L3 = CARRY(SC1L3_adder_eqn);


--SC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

SC1_D_iw[7] = DFFEAS(SC1L594, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--XC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[3]_PORT_A_data_in = SC1L793;
XC1_q_b[3]_PORT_A_data_in_reg = DFFE(XC1_q_b[3]_PORT_A_data_in, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[3]_PORT_A_address_reg = DFFE(XC1_q_b[3]_PORT_A_address, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[3]_PORT_B_address_reg = DFFE(XC1_q_b[3]_PORT_B_address, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[3]_PORT_A_write_enable_reg = DFFE(XC1_q_b[3]_PORT_A_write_enable, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_read_enable = VCC;
XC1_q_b[3]_PORT_B_read_enable_reg = DFFE(XC1_q_b[3]_PORT_B_read_enable, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_clock_0 = CLOCK_50;
XC1_q_b[3]_clock_1 = CLOCK_50;
XC1_q_b[3]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[3]_PORT_B_data_out = MEMORY(XC1_q_b[3]_PORT_A_data_in_reg, , XC1_q_b[3]_PORT_A_address_reg, XC1_q_b[3]_PORT_B_address_reg, XC1_q_b[3]_PORT_A_write_enable_reg, , , XC1_q_b[3]_PORT_B_read_enable_reg, , , XC1_q_b[3]_clock_0, XC1_q_b[3]_clock_1, XC1_q_b[3]_clock_enable_0, , , , , );
XC1_q_b[3] = XC1_q_b[3]_PORT_B_data_out[0];


--SC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

SC1_D_iw[9] = DFFEAS(SC1L596, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

SC1_E_shift_rot_result[1] = DFFEAS(SC1L426, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[1],  ,  , SC1_E_new_inst);


--SC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

SC1_D_iw[8] = DFFEAS(SC1L595, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
SC1L6_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L6 = SUM(SC1L6_adder_eqn);

--SC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
SC1L7_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L7 = CARRY(SC1L7_adder_eqn);


--SC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

SC1_D_iw[6] = DFFEAS(SC1L593, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--XC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[2]_PORT_A_data_in = SC1L792;
XC1_q_b[2]_PORT_A_data_in_reg = DFFE(XC1_q_b[2]_PORT_A_data_in, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[2]_PORT_A_address_reg = DFFE(XC1_q_b[2]_PORT_A_address, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[2]_PORT_B_address_reg = DFFE(XC1_q_b[2]_PORT_B_address, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[2]_PORT_A_write_enable_reg = DFFE(XC1_q_b[2]_PORT_A_write_enable, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_read_enable = VCC;
XC1_q_b[2]_PORT_B_read_enable_reg = DFFE(XC1_q_b[2]_PORT_B_read_enable, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_clock_0 = CLOCK_50;
XC1_q_b[2]_clock_1 = CLOCK_50;
XC1_q_b[2]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[2]_PORT_B_data_out = MEMORY(XC1_q_b[2]_PORT_A_data_in_reg, , XC1_q_b[2]_PORT_A_address_reg, XC1_q_b[2]_PORT_B_address_reg, XC1_q_b[2]_PORT_A_write_enable_reg, , , XC1_q_b[2]_PORT_B_read_enable_reg, , , XC1_q_b[2]_clock_0, XC1_q_b[2]_clock_1, XC1_q_b[2]_clock_enable_0, , , , , );
XC1_q_b[2] = XC1_q_b[2]_PORT_B_data_out[0];


--SC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
SC1L114_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1_E_src1[1] ) + ( SC1L123 );
SC1L114 = SUM(SC1L114_adder_eqn);

--SC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
SC1L115_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1_E_src1[1] ) + ( SC1L123 );
SC1L115 = CARRY(SC1L115_adder_eqn);


--SC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
SC1L10_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L3 );
SC1L10 = SUM(SC1L10_adder_eqn);

--SC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
SC1L11_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L3 );
SC1L11 = CARRY(SC1L11_adder_eqn);


--XC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[4]_PORT_A_data_in = SC1L794;
XC1_q_b[4]_PORT_A_data_in_reg = DFFE(XC1_q_b[4]_PORT_A_data_in, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[4]_PORT_A_address_reg = DFFE(XC1_q_b[4]_PORT_A_address, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[4]_PORT_B_address_reg = DFFE(XC1_q_b[4]_PORT_B_address, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[4]_PORT_A_write_enable_reg = DFFE(XC1_q_b[4]_PORT_A_write_enable, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_read_enable = VCC;
XC1_q_b[4]_PORT_B_read_enable_reg = DFFE(XC1_q_b[4]_PORT_B_read_enable, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_clock_0 = CLOCK_50;
XC1_q_b[4]_clock_1 = CLOCK_50;
XC1_q_b[4]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[4]_PORT_B_data_out = MEMORY(XC1_q_b[4]_PORT_A_data_in_reg, , XC1_q_b[4]_PORT_A_address_reg, XC1_q_b[4]_PORT_B_address_reg, XC1_q_b[4]_PORT_A_write_enable_reg, , , XC1_q_b[4]_PORT_B_read_enable_reg, , , XC1_q_b[4]_clock_0, XC1_q_b[4]_clock_1, XC1_q_b[4]_clock_enable_0, , , , , );
XC1_q_b[4] = XC1_q_b[4]_PORT_B_data_out[0];


--SC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

SC1_D_iw[10] = DFFEAS(SC1L597, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
SC1L14_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L11 );
SC1L14 = SUM(SC1L14_adder_eqn);

--SC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
SC1L15_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L11 );
SC1L15 = CARRY(SC1L15_adder_eqn);


--XC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[5]_PORT_A_data_in = SC1L795;
XC1_q_b[5]_PORT_A_data_in_reg = DFFE(XC1_q_b[5]_PORT_A_data_in, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[5]_PORT_A_address_reg = DFFE(XC1_q_b[5]_PORT_A_address, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[5]_PORT_B_address_reg = DFFE(XC1_q_b[5]_PORT_B_address, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[5]_PORT_A_write_enable_reg = DFFE(XC1_q_b[5]_PORT_A_write_enable, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_read_enable = VCC;
XC1_q_b[5]_PORT_B_read_enable_reg = DFFE(XC1_q_b[5]_PORT_B_read_enable, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_clock_0 = CLOCK_50;
XC1_q_b[5]_clock_1 = CLOCK_50;
XC1_q_b[5]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[5]_PORT_B_data_out = MEMORY(XC1_q_b[5]_PORT_A_data_in_reg, , XC1_q_b[5]_PORT_A_address_reg, XC1_q_b[5]_PORT_B_address_reg, XC1_q_b[5]_PORT_A_write_enable_reg, , , XC1_q_b[5]_PORT_B_read_enable_reg, , , XC1_q_b[5]_clock_0, XC1_q_b[5]_clock_1, XC1_q_b[5]_clock_enable_0, , , , , );
XC1_q_b[5] = XC1_q_b[5]_PORT_B_data_out[0];


--SC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
SC1L18_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L23 );
SC1L18 = SUM(SC1L18_adder_eqn);

--SC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
SC1L19_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L23 );
SC1L19 = CARRY(SC1L19_adder_eqn);


--XC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[7]_PORT_A_data_in = SC1L797;
XC1_q_b[7]_PORT_A_data_in_reg = DFFE(XC1_q_b[7]_PORT_A_data_in, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[7]_PORT_A_address_reg = DFFE(XC1_q_b[7]_PORT_A_address, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[7]_PORT_B_address_reg = DFFE(XC1_q_b[7]_PORT_B_address, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[7]_PORT_A_write_enable_reg = DFFE(XC1_q_b[7]_PORT_A_write_enable, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_read_enable = VCC;
XC1_q_b[7]_PORT_B_read_enable_reg = DFFE(XC1_q_b[7]_PORT_B_read_enable, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_clock_0 = CLOCK_50;
XC1_q_b[7]_clock_1 = CLOCK_50;
XC1_q_b[7]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[7]_PORT_B_data_out = MEMORY(XC1_q_b[7]_PORT_A_data_in_reg, , XC1_q_b[7]_PORT_A_address_reg, XC1_q_b[7]_PORT_B_address_reg, XC1_q_b[7]_PORT_A_write_enable_reg, , , XC1_q_b[7]_PORT_B_read_enable_reg, , , XC1_q_b[7]_clock_0, XC1_q_b[7]_clock_1, XC1_q_b[7]_clock_enable_0, , , , , );
XC1_q_b[7] = XC1_q_b[7]_PORT_B_data_out[0];


--SC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
SC1L22_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L15 );
SC1L22 = SUM(SC1L22_adder_eqn);

--SC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
SC1L23_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L15 );
SC1L23 = CARRY(SC1L23_adder_eqn);


--XC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[6]_PORT_A_data_in = SC1L796;
XC1_q_b[6]_PORT_A_data_in_reg = DFFE(XC1_q_b[6]_PORT_A_data_in, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[6]_PORT_A_address_reg = DFFE(XC1_q_b[6]_PORT_A_address, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[6]_PORT_B_address_reg = DFFE(XC1_q_b[6]_PORT_B_address, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[6]_PORT_A_write_enable_reg = DFFE(XC1_q_b[6]_PORT_A_write_enable, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_read_enable = VCC;
XC1_q_b[6]_PORT_B_read_enable_reg = DFFE(XC1_q_b[6]_PORT_B_read_enable, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_clock_0 = CLOCK_50;
XC1_q_b[6]_clock_1 = CLOCK_50;
XC1_q_b[6]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[6]_PORT_B_data_out = MEMORY(XC1_q_b[6]_PORT_A_data_in_reg, , XC1_q_b[6]_PORT_A_address_reg, XC1_q_b[6]_PORT_B_address_reg, XC1_q_b[6]_PORT_A_write_enable_reg, , , XC1_q_b[6]_PORT_B_read_enable_reg, , , XC1_q_b[6]_clock_0, XC1_q_b[6]_clock_1, XC1_q_b[6]_clock_enable_0, , , , , );
XC1_q_b[6] = XC1_q_b[6]_PORT_B_data_out[0];


--SC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
SC1L26_adder_eqn = ( SC1_F_pc[9] ) + ( GND ) + ( SC1L43 );
SC1L26 = SUM(SC1L26_adder_eqn);

--SC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
SC1L27_adder_eqn = ( SC1_F_pc[9] ) + ( GND ) + ( SC1L43 );
SC1L27 = CARRY(SC1L27_adder_eqn);


--XC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[11]_PORT_A_data_in = SC1L801;
XC1_q_b[11]_PORT_A_data_in_reg = DFFE(XC1_q_b[11]_PORT_A_data_in, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[11]_PORT_A_address_reg = DFFE(XC1_q_b[11]_PORT_A_address, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[11]_PORT_B_address_reg = DFFE(XC1_q_b[11]_PORT_B_address, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[11]_PORT_A_write_enable_reg = DFFE(XC1_q_b[11]_PORT_A_write_enable, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_read_enable = VCC;
XC1_q_b[11]_PORT_B_read_enable_reg = DFFE(XC1_q_b[11]_PORT_B_read_enable, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_clock_0 = CLOCK_50;
XC1_q_b[11]_clock_1 = CLOCK_50;
XC1_q_b[11]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[11]_PORT_B_data_out = MEMORY(XC1_q_b[11]_PORT_A_data_in_reg, , XC1_q_b[11]_PORT_A_address_reg, XC1_q_b[11]_PORT_B_address_reg, XC1_q_b[11]_PORT_A_write_enable_reg, , , XC1_q_b[11]_PORT_B_read_enable_reg, , , XC1_q_b[11]_clock_0, XC1_q_b[11]_clock_1, XC1_q_b[11]_clock_enable_0, , , , , );
XC1_q_b[11] = XC1_q_b[11]_PORT_B_data_out[0];


--SC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

SC1_D_iw[17] = DFFEAS(SC1L604, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--XC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[11]_PORT_A_data_in = SC1L801;
XC2_q_b[11]_PORT_A_data_in_reg = DFFE(XC2_q_b[11]_PORT_A_data_in, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[11]_PORT_A_address_reg = DFFE(XC2_q_b[11]_PORT_A_address, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[11]_PORT_B_address_reg = DFFE(XC2_q_b[11]_PORT_B_address, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[11]_PORT_A_write_enable_reg = DFFE(XC2_q_b[11]_PORT_A_write_enable, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_read_enable = VCC;
XC2_q_b[11]_PORT_B_read_enable_reg = DFFE(XC2_q_b[11]_PORT_B_read_enable, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_clock_0 = CLOCK_50;
XC2_q_b[11]_clock_1 = CLOCK_50;
XC2_q_b[11]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[11]_PORT_B_data_out = MEMORY(XC2_q_b[11]_PORT_A_data_in_reg, , XC2_q_b[11]_PORT_A_address_reg, XC2_q_b[11]_PORT_B_address_reg, XC2_q_b[11]_PORT_A_write_enable_reg, , , XC2_q_b[11]_PORT_B_read_enable_reg, , , XC2_q_b[11]_clock_0, XC2_q_b[11]_clock_1, XC2_q_b[11]_clock_enable_0, , , , , );
XC2_q_b[11] = XC2_q_b[11]_PORT_B_data_out[0];


--SC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
SC1L30_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L27 );
SC1L30 = SUM(SC1L30_adder_eqn);

--SC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
SC1L31_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L27 );
SC1L31 = CARRY(SC1L31_adder_eqn);


--XC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[12]_PORT_A_data_in = SC1L802;
XC1_q_b[12]_PORT_A_data_in_reg = DFFE(XC1_q_b[12]_PORT_A_data_in, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[12]_PORT_A_address_reg = DFFE(XC1_q_b[12]_PORT_A_address, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[12]_PORT_B_address_reg = DFFE(XC1_q_b[12]_PORT_B_address, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[12]_PORT_A_write_enable_reg = DFFE(XC1_q_b[12]_PORT_A_write_enable, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_read_enable = VCC;
XC1_q_b[12]_PORT_B_read_enable_reg = DFFE(XC1_q_b[12]_PORT_B_read_enable, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_clock_0 = CLOCK_50;
XC1_q_b[12]_clock_1 = CLOCK_50;
XC1_q_b[12]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[12]_PORT_B_data_out = MEMORY(XC1_q_b[12]_PORT_A_data_in_reg, , XC1_q_b[12]_PORT_A_address_reg, XC1_q_b[12]_PORT_B_address_reg, XC1_q_b[12]_PORT_A_write_enable_reg, , , XC1_q_b[12]_PORT_B_read_enable_reg, , , XC1_q_b[12]_clock_0, XC1_q_b[12]_clock_1, XC1_q_b[12]_clock_enable_0, , , , , );
XC1_q_b[12] = XC1_q_b[12]_PORT_B_data_out[0];


--XC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[12]_PORT_A_data_in = SC1L802;
XC2_q_b[12]_PORT_A_data_in_reg = DFFE(XC2_q_b[12]_PORT_A_data_in, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[12]_PORT_A_address_reg = DFFE(XC2_q_b[12]_PORT_A_address, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[12]_PORT_B_address_reg = DFFE(XC2_q_b[12]_PORT_B_address, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[12]_PORT_A_write_enable_reg = DFFE(XC2_q_b[12]_PORT_A_write_enable, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_read_enable = VCC;
XC2_q_b[12]_PORT_B_read_enable_reg = DFFE(XC2_q_b[12]_PORT_B_read_enable, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_clock_0 = CLOCK_50;
XC2_q_b[12]_clock_1 = CLOCK_50;
XC2_q_b[12]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[12]_PORT_B_data_out = MEMORY(XC2_q_b[12]_PORT_A_data_in_reg, , XC2_q_b[12]_PORT_A_address_reg, XC2_q_b[12]_PORT_B_address_reg, XC2_q_b[12]_PORT_A_write_enable_reg, , , XC2_q_b[12]_PORT_B_read_enable_reg, , , XC2_q_b[12]_clock_0, XC2_q_b[12]_clock_1, XC2_q_b[12]_clock_enable_0, , , , , );
XC2_q_b[12] = XC2_q_b[12]_PORT_B_data_out[0];


--XC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[8]_PORT_A_data_in = SC1L798;
XC2_q_b[8]_PORT_A_data_in_reg = DFFE(XC2_q_b[8]_PORT_A_data_in, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[8]_PORT_A_address_reg = DFFE(XC2_q_b[8]_PORT_A_address, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[8]_PORT_B_address_reg = DFFE(XC2_q_b[8]_PORT_B_address, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[8]_PORT_A_write_enable_reg = DFFE(XC2_q_b[8]_PORT_A_write_enable, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_read_enable = VCC;
XC2_q_b[8]_PORT_B_read_enable_reg = DFFE(XC2_q_b[8]_PORT_B_read_enable, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_clock_0 = CLOCK_50;
XC2_q_b[8]_clock_1 = CLOCK_50;
XC2_q_b[8]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[8]_PORT_B_data_out = MEMORY(XC2_q_b[8]_PORT_A_data_in_reg, , XC2_q_b[8]_PORT_A_address_reg, XC2_q_b[8]_PORT_B_address_reg, XC2_q_b[8]_PORT_A_write_enable_reg, , , XC2_q_b[8]_PORT_B_read_enable_reg, , , XC2_q_b[8]_clock_0, XC2_q_b[8]_clock_1, XC2_q_b[8]_clock_enable_0, , , , , );
XC2_q_b[8] = XC2_q_b[8]_PORT_B_data_out[0];


--SC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
SC1L34_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L19 );
SC1L34 = SUM(SC1L34_adder_eqn);

--SC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
SC1L35_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L19 );
SC1L35 = CARRY(SC1L35_adder_eqn);


--XC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[8]_PORT_A_data_in = SC1L798;
XC1_q_b[8]_PORT_A_data_in_reg = DFFE(XC1_q_b[8]_PORT_A_data_in, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[8]_PORT_A_address_reg = DFFE(XC1_q_b[8]_PORT_A_address, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[8]_PORT_B_address_reg = DFFE(XC1_q_b[8]_PORT_B_address, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[8]_PORT_A_write_enable_reg = DFFE(XC1_q_b[8]_PORT_A_write_enable, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_read_enable = VCC;
XC1_q_b[8]_PORT_B_read_enable_reg = DFFE(XC1_q_b[8]_PORT_B_read_enable, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_clock_0 = CLOCK_50;
XC1_q_b[8]_clock_1 = CLOCK_50;
XC1_q_b[8]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[8]_PORT_B_data_out = MEMORY(XC1_q_b[8]_PORT_A_data_in_reg, , XC1_q_b[8]_PORT_A_address_reg, XC1_q_b[8]_PORT_B_address_reg, XC1_q_b[8]_PORT_A_write_enable_reg, , , XC1_q_b[8]_PORT_B_read_enable_reg, , , XC1_q_b[8]_clock_0, XC1_q_b[8]_clock_1, XC1_q_b[8]_clock_enable_0, , , , , );
XC1_q_b[8] = XC1_q_b[8]_PORT_B_data_out[0];


--XC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[9]_PORT_A_data_in = SC1L799;
XC2_q_b[9]_PORT_A_data_in_reg = DFFE(XC2_q_b[9]_PORT_A_data_in, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[9]_PORT_A_address_reg = DFFE(XC2_q_b[9]_PORT_A_address, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[9]_PORT_B_address_reg = DFFE(XC2_q_b[9]_PORT_B_address, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[9]_PORT_A_write_enable_reg = DFFE(XC2_q_b[9]_PORT_A_write_enable, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_read_enable = VCC;
XC2_q_b[9]_PORT_B_read_enable_reg = DFFE(XC2_q_b[9]_PORT_B_read_enable, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_clock_0 = CLOCK_50;
XC2_q_b[9]_clock_1 = CLOCK_50;
XC2_q_b[9]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[9]_PORT_B_data_out = MEMORY(XC2_q_b[9]_PORT_A_data_in_reg, , XC2_q_b[9]_PORT_A_address_reg, XC2_q_b[9]_PORT_B_address_reg, XC2_q_b[9]_PORT_A_write_enable_reg, , , XC2_q_b[9]_PORT_B_read_enable_reg, , , XC2_q_b[9]_clock_0, XC2_q_b[9]_clock_1, XC2_q_b[9]_clock_enable_0, , , , , );
XC2_q_b[9] = XC2_q_b[9]_PORT_B_data_out[0];


--SC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
SC1L38_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L35 );
SC1L38 = SUM(SC1L38_adder_eqn);

--SC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
SC1L39_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L35 );
SC1L39 = CARRY(SC1L39_adder_eqn);


--XC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[9]_PORT_A_data_in = SC1L799;
XC1_q_b[9]_PORT_A_data_in_reg = DFFE(XC1_q_b[9]_PORT_A_data_in, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[9]_PORT_A_address_reg = DFFE(XC1_q_b[9]_PORT_A_address, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[9]_PORT_B_address_reg = DFFE(XC1_q_b[9]_PORT_B_address, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[9]_PORT_A_write_enable_reg = DFFE(XC1_q_b[9]_PORT_A_write_enable, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_read_enable = VCC;
XC1_q_b[9]_PORT_B_read_enable_reg = DFFE(XC1_q_b[9]_PORT_B_read_enable, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_clock_0 = CLOCK_50;
XC1_q_b[9]_clock_1 = CLOCK_50;
XC1_q_b[9]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[9]_PORT_B_data_out = MEMORY(XC1_q_b[9]_PORT_A_data_in_reg, , XC1_q_b[9]_PORT_A_address_reg, XC1_q_b[9]_PORT_B_address_reg, XC1_q_b[9]_PORT_A_write_enable_reg, , , XC1_q_b[9]_PORT_B_read_enable_reg, , , XC1_q_b[9]_clock_0, XC1_q_b[9]_clock_1, XC1_q_b[9]_clock_enable_0, , , , , );
XC1_q_b[9] = XC1_q_b[9]_PORT_B_data_out[0];


--XC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[10]_PORT_A_data_in = SC1L800;
XC2_q_b[10]_PORT_A_data_in_reg = DFFE(XC2_q_b[10]_PORT_A_data_in, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[10]_PORT_A_address_reg = DFFE(XC2_q_b[10]_PORT_A_address, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[10]_PORT_B_address_reg = DFFE(XC2_q_b[10]_PORT_B_address, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[10]_PORT_A_write_enable_reg = DFFE(XC2_q_b[10]_PORT_A_write_enable, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_read_enable = VCC;
XC2_q_b[10]_PORT_B_read_enable_reg = DFFE(XC2_q_b[10]_PORT_B_read_enable, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_clock_0 = CLOCK_50;
XC2_q_b[10]_clock_1 = CLOCK_50;
XC2_q_b[10]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[10]_PORT_B_data_out = MEMORY(XC2_q_b[10]_PORT_A_data_in_reg, , XC2_q_b[10]_PORT_A_address_reg, XC2_q_b[10]_PORT_B_address_reg, XC2_q_b[10]_PORT_A_write_enable_reg, , , XC2_q_b[10]_PORT_B_read_enable_reg, , , XC2_q_b[10]_clock_0, XC2_q_b[10]_clock_1, XC2_q_b[10]_clock_enable_0, , , , , );
XC2_q_b[10] = XC2_q_b[10]_PORT_B_data_out[0];


--SC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
SC1L42_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L39 );
SC1L42 = SUM(SC1L42_adder_eqn);

--SC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
SC1L43_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L39 );
SC1L43 = CARRY(SC1L43_adder_eqn);


--XC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[10]_PORT_A_data_in = SC1L800;
XC1_q_b[10]_PORT_A_data_in_reg = DFFE(XC1_q_b[10]_PORT_A_data_in, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[10]_PORT_A_address_reg = DFFE(XC1_q_b[10]_PORT_A_address, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[10]_PORT_B_address_reg = DFFE(XC1_q_b[10]_PORT_B_address, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[10]_PORT_A_write_enable_reg = DFFE(XC1_q_b[10]_PORT_A_write_enable, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_read_enable = VCC;
XC1_q_b[10]_PORT_B_read_enable_reg = DFFE(XC1_q_b[10]_PORT_B_read_enable, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_clock_0 = CLOCK_50;
XC1_q_b[10]_clock_1 = CLOCK_50;
XC1_q_b[10]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[10]_PORT_B_data_out = MEMORY(XC1_q_b[10]_PORT_A_data_in_reg, , XC1_q_b[10]_PORT_A_address_reg, XC1_q_b[10]_PORT_B_address_reg, XC1_q_b[10]_PORT_A_write_enable_reg, , , XC1_q_b[10]_PORT_B_read_enable_reg, , , XC1_q_b[10]_clock_0, XC1_q_b[10]_clock_1, XC1_q_b[10]_clock_enable_0, , , , , );
XC1_q_b[10] = XC1_q_b[10]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

SC1_E_shift_rot_result[16] = DFFEAS(SC1L441, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[16],  ,  , SC1_E_new_inst);


--SC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
SC1L46_adder_eqn = ( SC1_F_pc[13] ) + ( GND ) + ( SC1L51 );
SC1L46 = SUM(SC1L46_adder_eqn);


--XC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[15]_PORT_A_data_in = SC1L805;
XC1_q_b[15]_PORT_A_data_in_reg = DFFE(XC1_q_b[15]_PORT_A_data_in, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[15]_PORT_A_address_reg = DFFE(XC1_q_b[15]_PORT_A_address, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[15]_PORT_B_address_reg = DFFE(XC1_q_b[15]_PORT_B_address, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[15]_PORT_A_write_enable_reg = DFFE(XC1_q_b[15]_PORT_A_write_enable, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_read_enable = VCC;
XC1_q_b[15]_PORT_B_read_enable_reg = DFFE(XC1_q_b[15]_PORT_B_read_enable, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_clock_0 = CLOCK_50;
XC1_q_b[15]_clock_1 = CLOCK_50;
XC1_q_b[15]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[15]_PORT_B_data_out = MEMORY(XC1_q_b[15]_PORT_A_data_in_reg, , XC1_q_b[15]_PORT_A_address_reg, XC1_q_b[15]_PORT_B_address_reg, XC1_q_b[15]_PORT_A_write_enable_reg, , , XC1_q_b[15]_PORT_B_read_enable_reg, , , XC1_q_b[15]_clock_0, XC1_q_b[15]_clock_1, XC1_q_b[15]_clock_enable_0, , , , , );
XC1_q_b[15] = XC1_q_b[15]_PORT_B_data_out[0];


--XC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[15]_PORT_A_data_in = SC1L805;
XC2_q_b[15]_PORT_A_data_in_reg = DFFE(XC2_q_b[15]_PORT_A_data_in, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[15]_PORT_A_address_reg = DFFE(XC2_q_b[15]_PORT_A_address, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[15]_PORT_B_address_reg = DFFE(XC2_q_b[15]_PORT_B_address, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[15]_PORT_A_write_enable_reg = DFFE(XC2_q_b[15]_PORT_A_write_enable, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_read_enable = VCC;
XC2_q_b[15]_PORT_B_read_enable_reg = DFFE(XC2_q_b[15]_PORT_B_read_enable, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_clock_0 = CLOCK_50;
XC2_q_b[15]_clock_1 = CLOCK_50;
XC2_q_b[15]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[15]_PORT_B_data_out = MEMORY(XC2_q_b[15]_PORT_A_data_in_reg, , XC2_q_b[15]_PORT_A_address_reg, XC2_q_b[15]_PORT_B_address_reg, XC2_q_b[15]_PORT_A_write_enable_reg, , , XC2_q_b[15]_PORT_B_read_enable_reg, , , XC2_q_b[15]_clock_0, XC2_q_b[15]_clock_1, XC2_q_b[15]_clock_enable_0, , , , , );
XC2_q_b[15] = XC2_q_b[15]_PORT_B_data_out[0];


--XC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[14]_PORT_A_data_in = SC1L804;
XC2_q_b[14]_PORT_A_data_in_reg = DFFE(XC2_q_b[14]_PORT_A_data_in, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[14]_PORT_A_address_reg = DFFE(XC2_q_b[14]_PORT_A_address, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[14]_PORT_B_address_reg = DFFE(XC2_q_b[14]_PORT_B_address, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[14]_PORT_A_write_enable_reg = DFFE(XC2_q_b[14]_PORT_A_write_enable, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_read_enable = VCC;
XC2_q_b[14]_PORT_B_read_enable_reg = DFFE(XC2_q_b[14]_PORT_B_read_enable, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_clock_0 = CLOCK_50;
XC2_q_b[14]_clock_1 = CLOCK_50;
XC2_q_b[14]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[14]_PORT_B_data_out = MEMORY(XC2_q_b[14]_PORT_A_data_in_reg, , XC2_q_b[14]_PORT_A_address_reg, XC2_q_b[14]_PORT_B_address_reg, XC2_q_b[14]_PORT_A_write_enable_reg, , , XC2_q_b[14]_PORT_B_read_enable_reg, , , XC2_q_b[14]_clock_0, XC2_q_b[14]_clock_1, XC2_q_b[14]_clock_enable_0, , , , , );
XC2_q_b[14] = XC2_q_b[14]_PORT_B_data_out[0];


--SC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
SC1L50_adder_eqn = ( !SC1_F_pc[12] ) + ( GND ) + ( SC1L55 );
SC1L50 = SUM(SC1L50_adder_eqn);

--SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
SC1L51_adder_eqn = ( !SC1_F_pc[12] ) + ( GND ) + ( SC1L55 );
SC1L51 = CARRY(SC1L51_adder_eqn);


--XC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[14]_PORT_A_data_in = SC1L804;
XC1_q_b[14]_PORT_A_data_in_reg = DFFE(XC1_q_b[14]_PORT_A_data_in, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[14]_PORT_A_address_reg = DFFE(XC1_q_b[14]_PORT_A_address, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[14]_PORT_B_address_reg = DFFE(XC1_q_b[14]_PORT_B_address, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[14]_PORT_A_write_enable_reg = DFFE(XC1_q_b[14]_PORT_A_write_enable, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_read_enable = VCC;
XC1_q_b[14]_PORT_B_read_enable_reg = DFFE(XC1_q_b[14]_PORT_B_read_enable, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_clock_0 = CLOCK_50;
XC1_q_b[14]_clock_1 = CLOCK_50;
XC1_q_b[14]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[14]_PORT_B_data_out = MEMORY(XC1_q_b[14]_PORT_A_data_in_reg, , XC1_q_b[14]_PORT_A_address_reg, XC1_q_b[14]_PORT_B_address_reg, XC1_q_b[14]_PORT_A_write_enable_reg, , , XC1_q_b[14]_PORT_B_read_enable_reg, , , XC1_q_b[14]_clock_0, XC1_q_b[14]_clock_1, XC1_q_b[14]_clock_enable_0, , , , , );
XC1_q_b[14] = XC1_q_b[14]_PORT_B_data_out[0];


--XC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[13]_PORT_A_data_in = SC1L803;
XC2_q_b[13]_PORT_A_data_in_reg = DFFE(XC2_q_b[13]_PORT_A_data_in, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[13]_PORT_A_address_reg = DFFE(XC2_q_b[13]_PORT_A_address, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[13]_PORT_B_address_reg = DFFE(XC2_q_b[13]_PORT_B_address, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[13]_PORT_A_write_enable_reg = DFFE(XC2_q_b[13]_PORT_A_write_enable, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_read_enable = VCC;
XC2_q_b[13]_PORT_B_read_enable_reg = DFFE(XC2_q_b[13]_PORT_B_read_enable, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_clock_0 = CLOCK_50;
XC2_q_b[13]_clock_1 = CLOCK_50;
XC2_q_b[13]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[13]_PORT_B_data_out = MEMORY(XC2_q_b[13]_PORT_A_data_in_reg, , XC2_q_b[13]_PORT_A_address_reg, XC2_q_b[13]_PORT_B_address_reg, XC2_q_b[13]_PORT_A_write_enable_reg, , , XC2_q_b[13]_PORT_B_read_enable_reg, , , XC2_q_b[13]_clock_0, XC2_q_b[13]_clock_1, XC2_q_b[13]_clock_enable_0, , , , , );
XC2_q_b[13] = XC2_q_b[13]_PORT_B_data_out[0];


--SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
SC1L54_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L31 );
SC1L54 = SUM(SC1L54_adder_eqn);

--SC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
SC1L55_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L31 );
SC1L55 = CARRY(SC1L55_adder_eqn);


--XC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[13]_PORT_A_data_in = SC1L803;
XC1_q_b[13]_PORT_A_data_in_reg = DFFE(XC1_q_b[13]_PORT_A_data_in, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[13]_PORT_A_address_reg = DFFE(XC1_q_b[13]_PORT_A_address, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[13]_PORT_B_address_reg = DFFE(XC1_q_b[13]_PORT_B_address, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[13]_PORT_A_write_enable_reg = DFFE(XC1_q_b[13]_PORT_A_write_enable, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_read_enable = VCC;
XC1_q_b[13]_PORT_B_read_enable_reg = DFFE(XC1_q_b[13]_PORT_B_read_enable, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_clock_0 = CLOCK_50;
XC1_q_b[13]_clock_1 = CLOCK_50;
XC1_q_b[13]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[13]_PORT_B_data_out = MEMORY(XC1_q_b[13]_PORT_A_data_in_reg, , XC1_q_b[13]_PORT_A_address_reg, XC1_q_b[13]_PORT_B_address_reg, XC1_q_b[13]_PORT_A_write_enable_reg, , , XC1_q_b[13]_PORT_B_read_enable_reg, , , XC1_q_b[13]_clock_0, XC1_q_b[13]_clock_1, XC1_q_b[13]_clock_enable_0, , , , , );
XC1_q_b[13] = XC1_q_b[13]_PORT_B_data_out[0];


--SC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

SC1_F_pc[9] = DFFEAS(SC1L642, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

SC1_F_pc[10] = DFFEAS(SC1L643, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

SC1_F_pc[13] = DFFEAS(SC1L646, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

SC1_F_pc[11] = DFFEAS(SC1L644, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

SC1_av_ld_byte0_data[1] = DFFEAS(GC1_src_data[1], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[1],  ,  , SC1L944);


--SC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

SC1_W_alu_result[1] = DFFEAS(SC1L306, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

SC1_av_ld_byte0_data[2] = DFFEAS(GC1_src_data[2], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[2],  ,  , SC1L944);


--SC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

SC1_av_ld_byte0_data[3] = DFFEAS(GC1_src_data[3], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[3],  ,  , SC1L944);


--SC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

SC1_av_ld_byte0_data[4] = DFFEAS(GC1_src_data[4], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[4],  ,  , SC1L944);


--SC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

SC1_av_ld_byte0_data[5] = DFFEAS(GC1_src_data[5], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[5],  ,  , SC1L944);


--SC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

SC1_av_ld_byte0_data[6] = DFFEAS(GC1_src_data[6], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[6],  ,  , SC1L944);


--SC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

SC1_av_ld_byte0_data[7] = DFFEAS(GC1_src_data[7], CLOCK_50, !Z1_r_sync_rst,  , SC1L842, SC1_av_ld_byte1_data[7],  ,  , SC1L944);


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L11, DB1L16, !A1L3, !A1L9, DB1L57);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L11, A1L12, !A1L3, !A1L9, DB1L57);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L11, DB1_count[7], !A1L3, !A1L9, DB1L57);


--ND1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

ND1_sr[3] = DFFEAS(ND1L59, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

AD1_break_readreg[1] = DFFEAS(MD1_jdo[1], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

KD1_MonDReg[1] = DFFEAS(MD1_jdo[4], CLOCK_50,  ,  , KD1L51, WD1_q_a[1],  , KD1L50, !MD1_take_action_ocimem_b);


--WD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[0]_PORT_A_data_in = KD1L128;
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L160;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L160;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = KD1L123;
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = CLOCK_50;
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[0] = WD1_q_a[0]_PORT_A_data_out[0];


--SC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

SC1_E_shift_rot_cnt[4] = DFFEAS(SC1L193, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[4],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

SC1_E_shift_rot_cnt[3] = DFFEAS(SC1L194, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[3],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

SC1_E_shift_rot_cnt[2] = DFFEAS(SC1L195, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[2],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

SC1_E_shift_rot_cnt[1] = DFFEAS(SC1L196, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[1],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

SC1_E_shift_rot_cnt[0] = DFFEAS(SC1_E_src2[0], CLOCK_50, !Z1_r_sync_rst,  ,  , SC1L386,  ,  , !SC1_E_new_inst);


--YB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

YB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , T1_read_0);


--XD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = VB2L24;
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = !Y1L2;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = Y1L2;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = CLOCK_50;
XD1_q_a[0]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];


--SC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
SC1L118_adder_eqn = ( SC1_E_alu_sub ) + ( GND ) + ( SC1L127 );
SC1L118 = SUM(SC1L118_adder_eqn);


--SC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

SC1_E_src2[16] = DFFEAS(SC1L707, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

SC1_E_src1[16] = DFFEAS(XC1_q_b[16], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

SC1_E_src1[1] = DFFEAS(XC1_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

SC1_E_src2[22] = DFFEAS(SC1L713, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

SC1_E_src1[22] = DFFEAS(XC1_q_b[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

SC1_E_src2[21] = DFFEAS(SC1L712, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

SC1_E_src1[21] = DFFEAS(XC1_q_b[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

SC1_E_src2[20] = DFFEAS(SC1L711, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

SC1_E_src1[20] = DFFEAS(XC1_q_b[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

SC1_E_src2[19] = DFFEAS(SC1L710, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

SC1_E_src1[19] = DFFEAS(XC1_q_b[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

SC1_E_src2[18] = DFFEAS(SC1L709, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

SC1_E_src1[18] = DFFEAS(XC1_q_b[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

SC1_E_src2[17] = DFFEAS(SC1L708, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

SC1_E_src1[17] = DFFEAS(XC1_q_b[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

SC1_E_src2[24] = DFFEAS(SC1L715, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

SC1_E_src1[24] = DFFEAS(XC1_q_b[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

SC1_E_src2[23] = DFFEAS(SC1L714, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

SC1_E_src1[23] = DFFEAS(XC1_q_b[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

SC1_E_src2[26] = DFFEAS(SC1L717, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

SC1_E_src1[26] = DFFEAS(XC1_q_b[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

SC1_E_src2[25] = DFFEAS(SC1L716, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

SC1_E_src1[25] = DFFEAS(XC1_q_b[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

SC1_E_src2[28] = DFFEAS(SC1L719, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

SC1_E_src1[28] = DFFEAS(XC1_q_b[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

SC1_E_src2[27] = DFFEAS(SC1L718, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

SC1_E_src1[27] = DFFEAS(XC1_q_b[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

SC1_E_src1[0] = DFFEAS(XC1_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

SC1_E_src1[31] = DFFEAS(XC1_q_b[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

SC1_E_src2[30] = DFFEAS(SC1L721, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

SC1_E_src1[30] = DFFEAS(XC1_q_b[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

SC1_E_src2[29] = DFFEAS(SC1L720, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L723,  );


--SC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

SC1_E_src1[29] = DFFEAS(XC1_q_b[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L460,  );


--SC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

SC1_W_estatus_reg = DFFEAS(SC1L780, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R, SC1_W_status_reg_pie,  ,  , SC1_R_ctrl_exception);


--SC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

SC1_E_shift_rot_result[0] = DFFEAS(SC1L425, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[0],  ,  , SC1_E_new_inst);


--SC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
SC1L122_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1_E_src1[0] ) + ( SC1L131 );
SC1L122 = SUM(SC1L122_adder_eqn);

--SC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
SC1L123_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1_E_src1[0] ) + ( SC1L131 );
SC1L123 = CARRY(SC1L123_adder_eqn);


--XD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[22]_PORT_A_data_in = VB2L25;
XD1_q_a[22]_PORT_A_data_in_reg = DFFE(XD1_q_a[22]_PORT_A_data_in, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[22]_PORT_A_address_reg = DFFE(XD1_q_a[22]_PORT_A_address, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_write_enable = !Y1L2;
XD1_q_a[22]_PORT_A_write_enable_reg = DFFE(XD1_q_a[22]_PORT_A_write_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_read_enable = Y1L2;
XD1_q_a[22]_PORT_A_read_enable_reg = DFFE(XD1_q_a[22]_PORT_A_read_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[22]_PORT_A_byte_mask, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_clock_0 = CLOCK_50;
XD1_q_a[22]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[22]_PORT_A_data_out = MEMORY(XD1_q_a[22]_PORT_A_data_in_reg, , XD1_q_a[22]_PORT_A_address_reg, , XD1_q_a[22]_PORT_A_write_enable_reg, XD1_q_a[22]_PORT_A_read_enable_reg, , , XD1_q_a[22]_PORT_A_byte_mask_reg, , XD1_q_a[22]_clock_0, , XD1_q_a[22]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[22]_PORT_A_data_out[0];


--XD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[23]_PORT_A_data_in = VB2L26;
XD1_q_a[23]_PORT_A_data_in_reg = DFFE(XD1_q_a[23]_PORT_A_data_in, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[23]_PORT_A_address_reg = DFFE(XD1_q_a[23]_PORT_A_address, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_write_enable = !Y1L2;
XD1_q_a[23]_PORT_A_write_enable_reg = DFFE(XD1_q_a[23]_PORT_A_write_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_read_enable = Y1L2;
XD1_q_a[23]_PORT_A_read_enable_reg = DFFE(XD1_q_a[23]_PORT_A_read_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[23]_PORT_A_byte_mask, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_clock_0 = CLOCK_50;
XD1_q_a[23]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[23]_PORT_A_data_out = MEMORY(XD1_q_a[23]_PORT_A_data_in_reg, , XD1_q_a[23]_PORT_A_address_reg, , XD1_q_a[23]_PORT_A_write_enable_reg, XD1_q_a[23]_PORT_A_read_enable_reg, , , XD1_q_a[23]_PORT_A_byte_mask_reg, , XD1_q_a[23]_clock_0, , XD1_q_a[23]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[23]_PORT_A_data_out[0];


--XD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[24]_PORT_A_data_in = VB2L27;
XD1_q_a[24]_PORT_A_data_in_reg = DFFE(XD1_q_a[24]_PORT_A_data_in, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[24]_PORT_A_address_reg = DFFE(XD1_q_a[24]_PORT_A_address, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_write_enable = !Y1L2;
XD1_q_a[24]_PORT_A_write_enable_reg = DFFE(XD1_q_a[24]_PORT_A_write_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_read_enable = Y1L2;
XD1_q_a[24]_PORT_A_read_enable_reg = DFFE(XD1_q_a[24]_PORT_A_read_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[24]_PORT_A_byte_mask, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_clock_0 = CLOCK_50;
XD1_q_a[24]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[24]_PORT_A_data_out = MEMORY(XD1_q_a[24]_PORT_A_data_in_reg, , XD1_q_a[24]_PORT_A_address_reg, , XD1_q_a[24]_PORT_A_write_enable_reg, XD1_q_a[24]_PORT_A_read_enable_reg, , , XD1_q_a[24]_PORT_A_byte_mask_reg, , XD1_q_a[24]_clock_0, , XD1_q_a[24]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[24]_PORT_A_data_out[0];


--XD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[25]_PORT_A_data_in = VB2L28;
XD1_q_a[25]_PORT_A_data_in_reg = DFFE(XD1_q_a[25]_PORT_A_data_in, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[25]_PORT_A_address_reg = DFFE(XD1_q_a[25]_PORT_A_address, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_write_enable = !Y1L2;
XD1_q_a[25]_PORT_A_write_enable_reg = DFFE(XD1_q_a[25]_PORT_A_write_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_read_enable = Y1L2;
XD1_q_a[25]_PORT_A_read_enable_reg = DFFE(XD1_q_a[25]_PORT_A_read_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[25]_PORT_A_byte_mask, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_clock_0 = CLOCK_50;
XD1_q_a[25]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[25]_PORT_A_data_out = MEMORY(XD1_q_a[25]_PORT_A_data_in_reg, , XD1_q_a[25]_PORT_A_address_reg, , XD1_q_a[25]_PORT_A_write_enable_reg, XD1_q_a[25]_PORT_A_read_enable_reg, , , XD1_q_a[25]_PORT_A_byte_mask_reg, , XD1_q_a[25]_clock_0, , XD1_q_a[25]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[25]_PORT_A_data_out[0];


--XD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[26]_PORT_A_data_in = VB2L29;
XD1_q_a[26]_PORT_A_data_in_reg = DFFE(XD1_q_a[26]_PORT_A_data_in, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[26]_PORT_A_address_reg = DFFE(XD1_q_a[26]_PORT_A_address, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_write_enable = !Y1L2;
XD1_q_a[26]_PORT_A_write_enable_reg = DFFE(XD1_q_a[26]_PORT_A_write_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_read_enable = Y1L2;
XD1_q_a[26]_PORT_A_read_enable_reg = DFFE(XD1_q_a[26]_PORT_A_read_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[26]_PORT_A_byte_mask, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_clock_0 = CLOCK_50;
XD1_q_a[26]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[26]_PORT_A_data_out = MEMORY(XD1_q_a[26]_PORT_A_data_in_reg, , XD1_q_a[26]_PORT_A_address_reg, , XD1_q_a[26]_PORT_A_write_enable_reg, XD1_q_a[26]_PORT_A_read_enable_reg, , , XD1_q_a[26]_PORT_A_byte_mask_reg, , XD1_q_a[26]_clock_0, , XD1_q_a[26]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[26]_PORT_A_data_out[0];


--XD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[11]_PORT_A_data_in = VB2L30;
XD1_q_a[11]_PORT_A_data_in_reg = DFFE(XD1_q_a[11]_PORT_A_data_in, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[11]_PORT_A_address_reg = DFFE(XD1_q_a[11]_PORT_A_address, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_write_enable = !Y1L2;
XD1_q_a[11]_PORT_A_write_enable_reg = DFFE(XD1_q_a[11]_PORT_A_write_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_read_enable = Y1L2;
XD1_q_a[11]_PORT_A_read_enable_reg = DFFE(XD1_q_a[11]_PORT_A_read_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[11]_PORT_A_byte_mask, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_clock_0 = CLOCK_50;
XD1_q_a[11]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[11]_PORT_A_data_out = MEMORY(XD1_q_a[11]_PORT_A_data_in_reg, , XD1_q_a[11]_PORT_A_address_reg, , XD1_q_a[11]_PORT_A_write_enable_reg, XD1_q_a[11]_PORT_A_read_enable_reg, , , XD1_q_a[11]_PORT_A_byte_mask_reg, , XD1_q_a[11]_clock_0, , XD1_q_a[11]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[11]_PORT_A_data_out[0];


--XD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[12]_PORT_A_data_in = VB2L31;
XD1_q_a[12]_PORT_A_data_in_reg = DFFE(XD1_q_a[12]_PORT_A_data_in, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[12]_PORT_A_address_reg = DFFE(XD1_q_a[12]_PORT_A_address, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_write_enable = !Y1L2;
XD1_q_a[12]_PORT_A_write_enable_reg = DFFE(XD1_q_a[12]_PORT_A_write_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_read_enable = Y1L2;
XD1_q_a[12]_PORT_A_read_enable_reg = DFFE(XD1_q_a[12]_PORT_A_read_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[12]_PORT_A_byte_mask, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_clock_0 = CLOCK_50;
XD1_q_a[12]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[12]_PORT_A_data_out = MEMORY(XD1_q_a[12]_PORT_A_data_in_reg, , XD1_q_a[12]_PORT_A_address_reg, , XD1_q_a[12]_PORT_A_write_enable_reg, XD1_q_a[12]_PORT_A_read_enable_reg, , , XD1_q_a[12]_PORT_A_byte_mask_reg, , XD1_q_a[12]_clock_0, , XD1_q_a[12]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[12]_PORT_A_data_out[0];


--XD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[13]_PORT_A_data_in = VB2L32;
XD1_q_a[13]_PORT_A_data_in_reg = DFFE(XD1_q_a[13]_PORT_A_data_in, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[13]_PORT_A_address_reg = DFFE(XD1_q_a[13]_PORT_A_address, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_write_enable = !Y1L2;
XD1_q_a[13]_PORT_A_write_enable_reg = DFFE(XD1_q_a[13]_PORT_A_write_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_read_enable = Y1L2;
XD1_q_a[13]_PORT_A_read_enable_reg = DFFE(XD1_q_a[13]_PORT_A_read_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[13]_PORT_A_byte_mask, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_clock_0 = CLOCK_50;
XD1_q_a[13]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[13]_PORT_A_data_out = MEMORY(XD1_q_a[13]_PORT_A_data_in_reg, , XD1_q_a[13]_PORT_A_address_reg, , XD1_q_a[13]_PORT_A_write_enable_reg, XD1_q_a[13]_PORT_A_read_enable_reg, , , XD1_q_a[13]_PORT_A_byte_mask_reg, , XD1_q_a[13]_clock_0, , XD1_q_a[13]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[13]_PORT_A_data_out[0];


--XD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[14]_PORT_A_data_in = VB2L33;
XD1_q_a[14]_PORT_A_data_in_reg = DFFE(XD1_q_a[14]_PORT_A_data_in, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[14]_PORT_A_address_reg = DFFE(XD1_q_a[14]_PORT_A_address, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_write_enable = !Y1L2;
XD1_q_a[14]_PORT_A_write_enable_reg = DFFE(XD1_q_a[14]_PORT_A_write_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_read_enable = Y1L2;
XD1_q_a[14]_PORT_A_read_enable_reg = DFFE(XD1_q_a[14]_PORT_A_read_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[14]_PORT_A_byte_mask, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_clock_0 = CLOCK_50;
XD1_q_a[14]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[14]_PORT_A_data_out = MEMORY(XD1_q_a[14]_PORT_A_data_in_reg, , XD1_q_a[14]_PORT_A_address_reg, , XD1_q_a[14]_PORT_A_write_enable_reg, XD1_q_a[14]_PORT_A_read_enable_reg, , , XD1_q_a[14]_PORT_A_byte_mask_reg, , XD1_q_a[14]_clock_0, , XD1_q_a[14]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[14]_PORT_A_data_out[0];


--XD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[15]_PORT_A_data_in = VB2L34;
XD1_q_a[15]_PORT_A_data_in_reg = DFFE(XD1_q_a[15]_PORT_A_data_in, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[15]_PORT_A_address_reg = DFFE(XD1_q_a[15]_PORT_A_address, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_write_enable = !Y1L2;
XD1_q_a[15]_PORT_A_write_enable_reg = DFFE(XD1_q_a[15]_PORT_A_write_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_read_enable = Y1L2;
XD1_q_a[15]_PORT_A_read_enable_reg = DFFE(XD1_q_a[15]_PORT_A_read_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[15]_PORT_A_byte_mask, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_clock_0 = CLOCK_50;
XD1_q_a[15]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[15]_PORT_A_data_out = MEMORY(XD1_q_a[15]_PORT_A_data_in_reg, , XD1_q_a[15]_PORT_A_address_reg, , XD1_q_a[15]_PORT_A_write_enable_reg, XD1_q_a[15]_PORT_A_read_enable_reg, , , XD1_q_a[15]_PORT_A_byte_mask_reg, , XD1_q_a[15]_clock_0, , XD1_q_a[15]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[15]_PORT_A_data_out[0];


--XD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[16]_PORT_A_data_in = VB2L35;
XD1_q_a[16]_PORT_A_data_in_reg = DFFE(XD1_q_a[16]_PORT_A_data_in, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[16]_PORT_A_address_reg = DFFE(XD1_q_a[16]_PORT_A_address, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_write_enable = !Y1L2;
XD1_q_a[16]_PORT_A_write_enable_reg = DFFE(XD1_q_a[16]_PORT_A_write_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_read_enable = Y1L2;
XD1_q_a[16]_PORT_A_read_enable_reg = DFFE(XD1_q_a[16]_PORT_A_read_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[16]_PORT_A_byte_mask, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_clock_0 = CLOCK_50;
XD1_q_a[16]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[16]_PORT_A_data_out = MEMORY(XD1_q_a[16]_PORT_A_data_in_reg, , XD1_q_a[16]_PORT_A_address_reg, , XD1_q_a[16]_PORT_A_write_enable_reg, XD1_q_a[16]_PORT_A_read_enable_reg, , , XD1_q_a[16]_PORT_A_byte_mask_reg, , XD1_q_a[16]_clock_0, , XD1_q_a[16]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[16]_PORT_A_data_out[0];


--XD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[1]_PORT_A_data_in = VB2L36;
XD1_q_a[1]_PORT_A_data_in_reg = DFFE(XD1_q_a[1]_PORT_A_data_in, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[1]_PORT_A_address_reg = DFFE(XD1_q_a[1]_PORT_A_address, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_write_enable = !Y1L2;
XD1_q_a[1]_PORT_A_write_enable_reg = DFFE(XD1_q_a[1]_PORT_A_write_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_read_enable = Y1L2;
XD1_q_a[1]_PORT_A_read_enable_reg = DFFE(XD1_q_a[1]_PORT_A_read_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[1]_PORT_A_byte_mask, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_clock_0 = CLOCK_50;
XD1_q_a[1]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[1]_PORT_A_data_out = MEMORY(XD1_q_a[1]_PORT_A_data_in_reg, , XD1_q_a[1]_PORT_A_address_reg, , XD1_q_a[1]_PORT_A_write_enable_reg, XD1_q_a[1]_PORT_A_read_enable_reg, , , XD1_q_a[1]_PORT_A_byte_mask_reg, , XD1_q_a[1]_clock_0, , XD1_q_a[1]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[1]_PORT_A_data_out[0];


--XD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[2]_PORT_A_data_in = VB2L37;
XD1_q_a[2]_PORT_A_data_in_reg = DFFE(XD1_q_a[2]_PORT_A_data_in, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[2]_PORT_A_address_reg = DFFE(XD1_q_a[2]_PORT_A_address, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_write_enable = !Y1L2;
XD1_q_a[2]_PORT_A_write_enable_reg = DFFE(XD1_q_a[2]_PORT_A_write_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_read_enable = Y1L2;
XD1_q_a[2]_PORT_A_read_enable_reg = DFFE(XD1_q_a[2]_PORT_A_read_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[2]_PORT_A_byte_mask, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_clock_0 = CLOCK_50;
XD1_q_a[2]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[2]_PORT_A_data_out = MEMORY(XD1_q_a[2]_PORT_A_data_in_reg, , XD1_q_a[2]_PORT_A_address_reg, , XD1_q_a[2]_PORT_A_write_enable_reg, XD1_q_a[2]_PORT_A_read_enable_reg, , , XD1_q_a[2]_PORT_A_byte_mask_reg, , XD1_q_a[2]_clock_0, , XD1_q_a[2]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[2]_PORT_A_data_out[0];


--XD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[3]_PORT_A_data_in = VB2L38;
XD1_q_a[3]_PORT_A_data_in_reg = DFFE(XD1_q_a[3]_PORT_A_data_in, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[3]_PORT_A_address_reg = DFFE(XD1_q_a[3]_PORT_A_address, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_write_enable = !Y1L2;
XD1_q_a[3]_PORT_A_write_enable_reg = DFFE(XD1_q_a[3]_PORT_A_write_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_read_enable = Y1L2;
XD1_q_a[3]_PORT_A_read_enable_reg = DFFE(XD1_q_a[3]_PORT_A_read_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[3]_PORT_A_byte_mask, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_clock_0 = CLOCK_50;
XD1_q_a[3]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[3]_PORT_A_data_out = MEMORY(XD1_q_a[3]_PORT_A_data_in_reg, , XD1_q_a[3]_PORT_A_address_reg, , XD1_q_a[3]_PORT_A_write_enable_reg, XD1_q_a[3]_PORT_A_read_enable_reg, , , XD1_q_a[3]_PORT_A_byte_mask_reg, , XD1_q_a[3]_clock_0, , XD1_q_a[3]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[3]_PORT_A_data_out[0];


--XD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[4]_PORT_A_data_in = VB2L39;
XD1_q_a[4]_PORT_A_data_in_reg = DFFE(XD1_q_a[4]_PORT_A_data_in, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[4]_PORT_A_address_reg = DFFE(XD1_q_a[4]_PORT_A_address, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_write_enable = !Y1L2;
XD1_q_a[4]_PORT_A_write_enable_reg = DFFE(XD1_q_a[4]_PORT_A_write_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_read_enable = Y1L2;
XD1_q_a[4]_PORT_A_read_enable_reg = DFFE(XD1_q_a[4]_PORT_A_read_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[4]_PORT_A_byte_mask, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_clock_0 = CLOCK_50;
XD1_q_a[4]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[4]_PORT_A_data_out = MEMORY(XD1_q_a[4]_PORT_A_data_in_reg, , XD1_q_a[4]_PORT_A_address_reg, , XD1_q_a[4]_PORT_A_write_enable_reg, XD1_q_a[4]_PORT_A_read_enable_reg, , , XD1_q_a[4]_PORT_A_byte_mask_reg, , XD1_q_a[4]_clock_0, , XD1_q_a[4]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[4]_PORT_A_data_out[0];


--XD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[5]_PORT_A_data_in = VB2L40;
XD1_q_a[5]_PORT_A_data_in_reg = DFFE(XD1_q_a[5]_PORT_A_data_in, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[5]_PORT_A_address_reg = DFFE(XD1_q_a[5]_PORT_A_address, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_write_enable = !Y1L2;
XD1_q_a[5]_PORT_A_write_enable_reg = DFFE(XD1_q_a[5]_PORT_A_write_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_read_enable = Y1L2;
XD1_q_a[5]_PORT_A_read_enable_reg = DFFE(XD1_q_a[5]_PORT_A_read_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[5]_PORT_A_byte_mask, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_clock_0 = CLOCK_50;
XD1_q_a[5]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[5]_PORT_A_data_out = MEMORY(XD1_q_a[5]_PORT_A_data_in_reg, , XD1_q_a[5]_PORT_A_address_reg, , XD1_q_a[5]_PORT_A_write_enable_reg, XD1_q_a[5]_PORT_A_read_enable_reg, , , XD1_q_a[5]_PORT_A_byte_mask_reg, , XD1_q_a[5]_clock_0, , XD1_q_a[5]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[5]_PORT_A_data_out[0];


--SC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

SC1_F_pc[1] = DFFEAS(SC1L635, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--XD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[7]_PORT_A_data_in = VB2L41;
XD1_q_a[7]_PORT_A_data_in_reg = DFFE(XD1_q_a[7]_PORT_A_data_in, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[7]_PORT_A_address_reg = DFFE(XD1_q_a[7]_PORT_A_address, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_write_enable = !Y1L2;
XD1_q_a[7]_PORT_A_write_enable_reg = DFFE(XD1_q_a[7]_PORT_A_write_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_read_enable = Y1L2;
XD1_q_a[7]_PORT_A_read_enable_reg = DFFE(XD1_q_a[7]_PORT_A_read_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[7]_PORT_A_byte_mask, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_clock_0 = CLOCK_50;
XD1_q_a[7]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[7]_PORT_A_data_out = MEMORY(XD1_q_a[7]_PORT_A_data_in_reg, , XD1_q_a[7]_PORT_A_address_reg, , XD1_q_a[7]_PORT_A_write_enable_reg, XD1_q_a[7]_PORT_A_read_enable_reg, , , XD1_q_a[7]_PORT_A_byte_mask_reg, , XD1_q_a[7]_clock_0, , XD1_q_a[7]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[7]_PORT_A_data_out[0];


--SC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

SC1_D_iw[27] = DFFEAS(SC1L614, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

SC1_D_iw[28] = DFFEAS(SC1L615, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

SC1_D_iw[29] = DFFEAS(SC1L616, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

SC1_D_iw[30] = DFFEAS(SC1L617, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--SC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

SC1_D_iw[31] = DFFEAS(SC1L618, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  , SC1L994,  );


--XD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[9]_PORT_A_data_in = VB2L42;
XD1_q_a[9]_PORT_A_data_in_reg = DFFE(XD1_q_a[9]_PORT_A_data_in, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[9]_PORT_A_address_reg = DFFE(XD1_q_a[9]_PORT_A_address, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_write_enable = !Y1L2;
XD1_q_a[9]_PORT_A_write_enable_reg = DFFE(XD1_q_a[9]_PORT_A_write_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_read_enable = Y1L2;
XD1_q_a[9]_PORT_A_read_enable_reg = DFFE(XD1_q_a[9]_PORT_A_read_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[9]_PORT_A_byte_mask, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_clock_0 = CLOCK_50;
XD1_q_a[9]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[9]_PORT_A_data_out = MEMORY(XD1_q_a[9]_PORT_A_data_in_reg, , XD1_q_a[9]_PORT_A_address_reg, , XD1_q_a[9]_PORT_A_write_enable_reg, XD1_q_a[9]_PORT_A_read_enable_reg, , , XD1_q_a[9]_PORT_A_byte_mask_reg, , XD1_q_a[9]_clock_0, , XD1_q_a[9]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[9]_PORT_A_data_out[0];


--XD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = VB2L43;
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = !Y1L2;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = Y1L2;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = CLOCK_50;
XD1_q_a[8]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];


--SC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

SC1_F_pc[0] = DFFEAS(SC1L634, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--XD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[6]_PORT_A_data_in = VB2L44;
XD1_q_a[6]_PORT_A_data_in_reg = DFFE(XD1_q_a[6]_PORT_A_data_in, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[6]_PORT_A_address_reg = DFFE(XD1_q_a[6]_PORT_A_address, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_write_enable = !Y1L2;
XD1_q_a[6]_PORT_A_write_enable_reg = DFFE(XD1_q_a[6]_PORT_A_write_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_read_enable = Y1L2;
XD1_q_a[6]_PORT_A_read_enable_reg = DFFE(XD1_q_a[6]_PORT_A_read_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_byte_mask = VB2_src_data[32];
XD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[6]_PORT_A_byte_mask, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_clock_0 = CLOCK_50;
XD1_q_a[6]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[6]_PORT_A_data_out = MEMORY(XD1_q_a[6]_PORT_A_data_in_reg, , XD1_q_a[6]_PORT_A_address_reg, , XD1_q_a[6]_PORT_A_write_enable_reg, XD1_q_a[6]_PORT_A_read_enable_reg, , , XD1_q_a[6]_PORT_A_byte_mask_reg, , XD1_q_a[6]_clock_0, , XD1_q_a[6]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[6]_PORT_A_data_out[0];


--SC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

SC1_F_pc[2] = DFFEAS(SC1L636, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--XD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[10]_PORT_A_data_in = VB2L45;
XD1_q_a[10]_PORT_A_data_in_reg = DFFE(XD1_q_a[10]_PORT_A_data_in, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[10]_PORT_A_address_reg = DFFE(XD1_q_a[10]_PORT_A_address, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_write_enable = !Y1L2;
XD1_q_a[10]_PORT_A_write_enable_reg = DFFE(XD1_q_a[10]_PORT_A_write_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_read_enable = Y1L2;
XD1_q_a[10]_PORT_A_read_enable_reg = DFFE(XD1_q_a[10]_PORT_A_read_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_byte_mask = VB2_src_data[33];
XD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[10]_PORT_A_byte_mask, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_clock_0 = CLOCK_50;
XD1_q_a[10]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[10]_PORT_A_data_out = MEMORY(XD1_q_a[10]_PORT_A_data_in_reg, , XD1_q_a[10]_PORT_A_address_reg, , XD1_q_a[10]_PORT_A_write_enable_reg, XD1_q_a[10]_PORT_A_read_enable_reg, , , XD1_q_a[10]_PORT_A_byte_mask_reg, , XD1_q_a[10]_clock_0, , XD1_q_a[10]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[10]_PORT_A_data_out[0];


--SC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

SC1_F_pc[3] = DFFEAS(SC1L647, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid, VCC,  ,  , SC1_R_ctrl_exception);


--SC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

SC1_F_pc[5] = DFFEAS(SC1L638, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

SC1_F_pc[4] = DFFEAS(SC1L637, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--XD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[17]_PORT_A_data_in = VB2L46;
XD1_q_a[17]_PORT_A_data_in_reg = DFFE(XD1_q_a[17]_PORT_A_data_in, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[17]_PORT_A_address_reg = DFFE(XD1_q_a[17]_PORT_A_address, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_write_enable = !Y1L2;
XD1_q_a[17]_PORT_A_write_enable_reg = DFFE(XD1_q_a[17]_PORT_A_write_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_read_enable = Y1L2;
XD1_q_a[17]_PORT_A_read_enable_reg = DFFE(XD1_q_a[17]_PORT_A_read_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[17]_PORT_A_byte_mask, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_clock_0 = CLOCK_50;
XD1_q_a[17]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[17]_PORT_A_data_out = MEMORY(XD1_q_a[17]_PORT_A_data_in_reg, , XD1_q_a[17]_PORT_A_address_reg, , XD1_q_a[17]_PORT_A_write_enable_reg, XD1_q_a[17]_PORT_A_read_enable_reg, , , XD1_q_a[17]_PORT_A_byte_mask_reg, , XD1_q_a[17]_clock_0, , XD1_q_a[17]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[17]_PORT_A_data_out[0];


--XD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[18]_PORT_A_data_in = VB2L47;
XD1_q_a[18]_PORT_A_data_in_reg = DFFE(XD1_q_a[18]_PORT_A_data_in, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[18]_PORT_A_address_reg = DFFE(XD1_q_a[18]_PORT_A_address, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_write_enable = !Y1L2;
XD1_q_a[18]_PORT_A_write_enable_reg = DFFE(XD1_q_a[18]_PORT_A_write_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_read_enable = Y1L2;
XD1_q_a[18]_PORT_A_read_enable_reg = DFFE(XD1_q_a[18]_PORT_A_read_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[18]_PORT_A_byte_mask, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_clock_0 = CLOCK_50;
XD1_q_a[18]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[18]_PORT_A_data_out = MEMORY(XD1_q_a[18]_PORT_A_data_in_reg, , XD1_q_a[18]_PORT_A_address_reg, , XD1_q_a[18]_PORT_A_write_enable_reg, XD1_q_a[18]_PORT_A_read_enable_reg, , , XD1_q_a[18]_PORT_A_byte_mask_reg, , XD1_q_a[18]_clock_0, , XD1_q_a[18]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[18]_PORT_A_data_out[0];


--SC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

SC1_F_pc[6] = DFFEAS(SC1L639, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

SC1_F_pc[7] = DFFEAS(SC1L640, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

SC1_F_pc[8] = DFFEAS(SC1L641, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

SC1_E_shift_rot_result[17] = DFFEAS(SC1L442, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[17],  ,  , SC1_E_new_inst);


--XD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[19]_PORT_A_data_in = VB2L48;
XD1_q_a[19]_PORT_A_data_in_reg = DFFE(XD1_q_a[19]_PORT_A_data_in, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[19]_PORT_A_address_reg = DFFE(XD1_q_a[19]_PORT_A_address, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_write_enable = !Y1L2;
XD1_q_a[19]_PORT_A_write_enable_reg = DFFE(XD1_q_a[19]_PORT_A_write_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_read_enable = Y1L2;
XD1_q_a[19]_PORT_A_read_enable_reg = DFFE(XD1_q_a[19]_PORT_A_read_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[19]_PORT_A_byte_mask, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_clock_0 = CLOCK_50;
XD1_q_a[19]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[19]_PORT_A_data_out = MEMORY(XD1_q_a[19]_PORT_A_data_in_reg, , XD1_q_a[19]_PORT_A_address_reg, , XD1_q_a[19]_PORT_A_write_enable_reg, XD1_q_a[19]_PORT_A_read_enable_reg, , , XD1_q_a[19]_PORT_A_byte_mask_reg, , XD1_q_a[19]_clock_0, , XD1_q_a[19]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[19]_PORT_A_data_out[0];


--XD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[21]_PORT_A_data_in = VB2L49;
XD1_q_a[21]_PORT_A_data_in_reg = DFFE(XD1_q_a[21]_PORT_A_data_in, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[21]_PORT_A_address_reg = DFFE(XD1_q_a[21]_PORT_A_address, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_write_enable = !Y1L2;
XD1_q_a[21]_PORT_A_write_enable_reg = DFFE(XD1_q_a[21]_PORT_A_write_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_read_enable = Y1L2;
XD1_q_a[21]_PORT_A_read_enable_reg = DFFE(XD1_q_a[21]_PORT_A_read_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[21]_PORT_A_byte_mask, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_clock_0 = CLOCK_50;
XD1_q_a[21]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[21]_PORT_A_data_out = MEMORY(XD1_q_a[21]_PORT_A_data_in_reg, , XD1_q_a[21]_PORT_A_address_reg, , XD1_q_a[21]_PORT_A_write_enable_reg, XD1_q_a[21]_PORT_A_read_enable_reg, , , XD1_q_a[21]_PORT_A_byte_mask_reg, , XD1_q_a[21]_clock_0, , XD1_q_a[21]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[21]_PORT_A_data_out[0];


--XD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[20]_PORT_A_data_in = VB2L50;
XD1_q_a[20]_PORT_A_data_in_reg = DFFE(XD1_q_a[20]_PORT_A_data_in, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[20]_PORT_A_address_reg = DFFE(XD1_q_a[20]_PORT_A_address, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_write_enable = !Y1L2;
XD1_q_a[20]_PORT_A_write_enable_reg = DFFE(XD1_q_a[20]_PORT_A_write_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_read_enable = Y1L2;
XD1_q_a[20]_PORT_A_read_enable_reg = DFFE(XD1_q_a[20]_PORT_A_read_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_byte_mask = VB2_src_data[34];
XD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[20]_PORT_A_byte_mask, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_clock_0 = CLOCK_50;
XD1_q_a[20]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[20]_PORT_A_data_out = MEMORY(XD1_q_a[20]_PORT_A_data_in_reg, , XD1_q_a[20]_PORT_A_address_reg, , XD1_q_a[20]_PORT_A_write_enable_reg, XD1_q_a[20]_PORT_A_read_enable_reg, , , XD1_q_a[20]_PORT_A_byte_mask_reg, , XD1_q_a[20]_clock_0, , XD1_q_a[20]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[20]_PORT_A_data_out[0];


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
KD1L2_adder_eqn = ( KD1_MonAReg[10] ) + ( VCC ) + ( KD1L8 );
KD1L2 = SUM(KD1L2_adder_eqn);


--YB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

YB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , T1_read_0);


--YB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

YB1_av_readdata_pre[2] = DFFEAS(A1L76, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , T1_read_0);


--YB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

YB1_av_readdata_pre[3] = DFFEAS(A1L76, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , T1_read_0);


--YB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

YB1_av_readdata_pre[4] = DFFEAS(A1L76, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , T1_read_0);


--YB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

YB1_av_readdata_pre[5] = DFFEAS(A1L76, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , T1_read_0);


--YB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

YB1_av_readdata_pre[6] = DFFEAS(A1L76, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , T1_read_0);


--YB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

YB1_av_readdata_pre[7] = DFFEAS(A1L76, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , T1_read_0);


--NB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[7]_PORT_A_data_in = SC1_d_writedata[7];
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_read_enable = VCC;
NB1_q_b[7]_PORT_B_read_enable_reg = DFFE(NB1_q_b[7]_PORT_B_read_enable, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_clock_0 = CLOCK_50;
NB1_q_b[7]_clock_1 = CLOCK_50;
NB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[7]_clock_enable_1 = T1L83;
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, , NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, , , NB1_q_b[7]_PORT_B_read_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, NB1_q_b[7]_clock_enable_0, NB1_q_b[7]_clock_enable_1, , , , );
NB1_q_b[7] = NB1_q_b[7]_PORT_B_data_out[0];


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L11, DB1_count[6], !A1L3, !A1L9, DB1L57);


--ND1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

ND1_sr[4] = DFFEAS(ND1L60, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

AD1_break_readreg[2] = DFFEAS(MD1_jdo[2], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

KD1_MonDReg[2] = DFFEAS(MD1_jdo[5], CLOCK_50,  ,  , KD1L51, WD1_q_a[2],  , KD1L50, !MD1_take_action_ocimem_b);


--WD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[1]_PORT_A_data_in = KD1L129;
WD1_q_a[1]_PORT_A_data_in_reg = DFFE(WD1_q_a[1]_PORT_A_data_in, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[1]_PORT_A_address_reg = DFFE(WD1_q_a[1]_PORT_A_address, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_write_enable = KD1L160;
WD1_q_a[1]_PORT_A_write_enable_reg = DFFE(WD1_q_a[1]_PORT_A_write_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_read_enable = !KD1L160;
WD1_q_a[1]_PORT_A_read_enable_reg = DFFE(WD1_q_a[1]_PORT_A_read_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_byte_mask = KD1L123;
WD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[1]_PORT_A_byte_mask, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_clock_0 = CLOCK_50;
WD1_q_a[1]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[1]_PORT_A_data_out = MEMORY(WD1_q_a[1]_PORT_A_data_in_reg, , WD1_q_a[1]_PORT_A_address_reg, , WD1_q_a[1]_PORT_A_write_enable_reg, WD1_q_a[1]_PORT_A_read_enable_reg, , , WD1_q_a[1]_PORT_A_byte_mask_reg, , WD1_q_a[1]_clock_0, , WD1_q_a[1]_clock_enable_0, , , , , );
WD1_q_a[1] = WD1_q_a[1]_PORT_A_data_out[0];


--KD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

KD1_MonAReg[2] = DFFEAS(KD1L11, CLOCK_50,  ,  , MD1L49, MD1_jdo[26],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

KD1_MonAReg[3] = DFFEAS(KD1L15, CLOCK_50,  ,  , MD1L49, MD1_jdo[27],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

KD1_MonAReg[4] = DFFEAS(KD1L19, CLOCK_50,  ,  , MD1L49, MD1_jdo[28],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

KD1_MonAReg[5] = DFFEAS(KD1L23, CLOCK_50,  ,  , MD1L49, MD1_jdo[29],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

KD1_MonAReg[6] = DFFEAS(KD1L27, CLOCK_50,  ,  , MD1L49, MD1_jdo[30],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

KD1_MonAReg[7] = DFFEAS(KD1L31, CLOCK_50,  ,  , MD1L49, MD1_jdo[31],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

KD1_MonAReg[8] = DFFEAS(KD1L35, CLOCK_50,  ,  , MD1L49, MD1_jdo[32],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

KD1_MonAReg[9] = DFFEAS(KD1L7, CLOCK_50,  ,  , MD1L49, MD1_jdo[33],  ,  , MD1_take_action_ocimem_a);


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = DB1_wdata[0];
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = CLOCK_50;
NB2_q_b[0]_clock_1 = CLOCK_50;
NB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = T1L73;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];


--CB1_ram_block1a0 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a0_PORT_A_data_in = SC1_d_writedata[0];
CB1_ram_block1a0_PORT_A_data_in_reg = DFFE(CB1_ram_block1a0_PORT_A_data_in, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a0_PORT_A_address_reg = DFFE(CB1_ram_block1a0_PORT_A_address, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_PORT_A_write_enable = R1L2;
CB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a0_PORT_A_write_enable, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_PORT_A_read_enable = VCC;
CB1_ram_block1a0_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a0_PORT_A_read_enable, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_clock_0 = CLOCK_50;
CB1_ram_block1a0_PORT_A_data_out = MEMORY(CB1_ram_block1a0_PORT_A_data_in_reg, , CB1_ram_block1a0_PORT_A_address_reg, , CB1_ram_block1a0_PORT_A_write_enable_reg, CB1_ram_block1a0_PORT_A_read_enable_reg, , , , , CB1_ram_block1a0_clock_0, , , , , , , );
CB1_ram_block1a0 = CB1_ram_block1a0_PORT_A_data_out[0];


--VC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

VC1_readdata[0] = DFFEAS(ZC1L7, CLOCK_50,  ,  ,  , WD1_q_a[0],  ,  , !VC1_address[8]);


--SC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
SC1L126_adder_eqn = ( !SC1_E_invert_arith_src_msb $ (!SC1_E_alu_sub $ (SC1_E_src2[31])) ) + ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( SC1L135 );
SC1L126 = SUM(SC1L126_adder_eqn);

--SC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
SC1L127_adder_eqn = ( !SC1_E_invert_arith_src_msb $ (!SC1_E_alu_sub $ (SC1_E_src2[31])) ) + ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( SC1L135 );
SC1L127 = CARRY(SC1L127_adder_eqn);


--XC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[16]_PORT_A_data_in = SC1L806;
XC2_q_b[16]_PORT_A_data_in_reg = DFFE(XC2_q_b[16]_PORT_A_data_in, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[16]_PORT_A_address_reg = DFFE(XC2_q_b[16]_PORT_A_address, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[16]_PORT_B_address_reg = DFFE(XC2_q_b[16]_PORT_B_address, XC2_q_b[16]_clock_1, , , );
XC2_q_b[16]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[16]_PORT_A_write_enable_reg = DFFE(XC2_q_b[16]_PORT_A_write_enable, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_B_read_enable = VCC;
XC2_q_b[16]_PORT_B_read_enable_reg = DFFE(XC2_q_b[16]_PORT_B_read_enable, XC2_q_b[16]_clock_1, , , );
XC2_q_b[16]_clock_0 = CLOCK_50;
XC2_q_b[16]_clock_1 = CLOCK_50;
XC2_q_b[16]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[16]_PORT_B_data_out = MEMORY(XC2_q_b[16]_PORT_A_data_in_reg, , XC2_q_b[16]_PORT_A_address_reg, XC2_q_b[16]_PORT_B_address_reg, XC2_q_b[16]_PORT_A_write_enable_reg, , , XC2_q_b[16]_PORT_B_read_enable_reg, , , XC2_q_b[16]_clock_0, XC2_q_b[16]_clock_1, XC2_q_b[16]_clock_enable_0, , , , , );
XC2_q_b[16] = XC2_q_b[16]_PORT_B_data_out[0];


--XC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[16]_PORT_A_data_in = SC1L806;
XC1_q_b[16]_PORT_A_data_in_reg = DFFE(XC1_q_b[16]_PORT_A_data_in, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[16]_PORT_A_address_reg = DFFE(XC1_q_b[16]_PORT_A_address, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[16]_PORT_B_address_reg = DFFE(XC1_q_b[16]_PORT_B_address, XC1_q_b[16]_clock_1, , , );
XC1_q_b[16]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[16]_PORT_A_write_enable_reg = DFFE(XC1_q_b[16]_PORT_A_write_enable, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_B_read_enable = VCC;
XC1_q_b[16]_PORT_B_read_enable_reg = DFFE(XC1_q_b[16]_PORT_B_read_enable, XC1_q_b[16]_clock_1, , , );
XC1_q_b[16]_clock_0 = CLOCK_50;
XC1_q_b[16]_clock_1 = CLOCK_50;
XC1_q_b[16]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[16]_PORT_B_data_out = MEMORY(XC1_q_b[16]_PORT_A_data_in_reg, , XC1_q_b[16]_PORT_A_address_reg, XC1_q_b[16]_PORT_B_address_reg, XC1_q_b[16]_PORT_A_write_enable_reg, , , XC1_q_b[16]_PORT_B_read_enable_reg, , , XC1_q_b[16]_clock_0, XC1_q_b[16]_clock_1, XC1_q_b[16]_clock_enable_0, , , , , );
XC1_q_b[16] = XC1_q_b[16]_PORT_B_data_out[0];


--XC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[1]_PORT_A_data_in = SC1L791;
XC1_q_b[1]_PORT_A_data_in_reg = DFFE(XC1_q_b[1]_PORT_A_data_in, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[1]_PORT_A_address_reg = DFFE(XC1_q_b[1]_PORT_A_address, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[1]_PORT_B_address_reg = DFFE(XC1_q_b[1]_PORT_B_address, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[1]_PORT_A_write_enable_reg = DFFE(XC1_q_b[1]_PORT_A_write_enable, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_read_enable = VCC;
XC1_q_b[1]_PORT_B_read_enable_reg = DFFE(XC1_q_b[1]_PORT_B_read_enable, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_clock_0 = CLOCK_50;
XC1_q_b[1]_clock_1 = CLOCK_50;
XC1_q_b[1]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[1]_PORT_B_data_out = MEMORY(XC1_q_b[1]_PORT_A_data_in_reg, , XC1_q_b[1]_PORT_A_address_reg, XC1_q_b[1]_PORT_B_address_reg, XC1_q_b[1]_PORT_A_write_enable_reg, , , XC1_q_b[1]_PORT_B_read_enable_reg, , , XC1_q_b[1]_clock_0, XC1_q_b[1]_clock_1, XC1_q_b[1]_clock_enable_0, , , , , );
XC1_q_b[1] = XC1_q_b[1]_PORT_B_data_out[0];


--XC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[22]_PORT_A_data_in = SC1L812;
XC2_q_b[22]_PORT_A_data_in_reg = DFFE(XC2_q_b[22]_PORT_A_data_in, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[22]_PORT_A_address_reg = DFFE(XC2_q_b[22]_PORT_A_address, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[22]_PORT_B_address_reg = DFFE(XC2_q_b[22]_PORT_B_address, XC2_q_b[22]_clock_1, , , );
XC2_q_b[22]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[22]_PORT_A_write_enable_reg = DFFE(XC2_q_b[22]_PORT_A_write_enable, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_B_read_enable = VCC;
XC2_q_b[22]_PORT_B_read_enable_reg = DFFE(XC2_q_b[22]_PORT_B_read_enable, XC2_q_b[22]_clock_1, , , );
XC2_q_b[22]_clock_0 = CLOCK_50;
XC2_q_b[22]_clock_1 = CLOCK_50;
XC2_q_b[22]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[22]_PORT_B_data_out = MEMORY(XC2_q_b[22]_PORT_A_data_in_reg, , XC2_q_b[22]_PORT_A_address_reg, XC2_q_b[22]_PORT_B_address_reg, XC2_q_b[22]_PORT_A_write_enable_reg, , , XC2_q_b[22]_PORT_B_read_enable_reg, , , XC2_q_b[22]_clock_0, XC2_q_b[22]_clock_1, XC2_q_b[22]_clock_enable_0, , , , , );
XC2_q_b[22] = XC2_q_b[22]_PORT_B_data_out[0];


--XC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[22]_PORT_A_data_in = SC1L812;
XC1_q_b[22]_PORT_A_data_in_reg = DFFE(XC1_q_b[22]_PORT_A_data_in, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[22]_PORT_A_address_reg = DFFE(XC1_q_b[22]_PORT_A_address, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[22]_PORT_B_address_reg = DFFE(XC1_q_b[22]_PORT_B_address, XC1_q_b[22]_clock_1, , , );
XC1_q_b[22]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[22]_PORT_A_write_enable_reg = DFFE(XC1_q_b[22]_PORT_A_write_enable, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_B_read_enable = VCC;
XC1_q_b[22]_PORT_B_read_enable_reg = DFFE(XC1_q_b[22]_PORT_B_read_enable, XC1_q_b[22]_clock_1, , , );
XC1_q_b[22]_clock_0 = CLOCK_50;
XC1_q_b[22]_clock_1 = CLOCK_50;
XC1_q_b[22]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[22]_PORT_B_data_out = MEMORY(XC1_q_b[22]_PORT_A_data_in_reg, , XC1_q_b[22]_PORT_A_address_reg, XC1_q_b[22]_PORT_B_address_reg, XC1_q_b[22]_PORT_A_write_enable_reg, , , XC1_q_b[22]_PORT_B_read_enable_reg, , , XC1_q_b[22]_clock_0, XC1_q_b[22]_clock_1, XC1_q_b[22]_clock_enable_0, , , , , );
XC1_q_b[22] = XC1_q_b[22]_PORT_B_data_out[0];


--XC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[21]_PORT_A_data_in = SC1L811;
XC2_q_b[21]_PORT_A_data_in_reg = DFFE(XC2_q_b[21]_PORT_A_data_in, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[21]_PORT_A_address_reg = DFFE(XC2_q_b[21]_PORT_A_address, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[21]_PORT_B_address_reg = DFFE(XC2_q_b[21]_PORT_B_address, XC2_q_b[21]_clock_1, , , );
XC2_q_b[21]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[21]_PORT_A_write_enable_reg = DFFE(XC2_q_b[21]_PORT_A_write_enable, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_B_read_enable = VCC;
XC2_q_b[21]_PORT_B_read_enable_reg = DFFE(XC2_q_b[21]_PORT_B_read_enable, XC2_q_b[21]_clock_1, , , );
XC2_q_b[21]_clock_0 = CLOCK_50;
XC2_q_b[21]_clock_1 = CLOCK_50;
XC2_q_b[21]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[21]_PORT_B_data_out = MEMORY(XC2_q_b[21]_PORT_A_data_in_reg, , XC2_q_b[21]_PORT_A_address_reg, XC2_q_b[21]_PORT_B_address_reg, XC2_q_b[21]_PORT_A_write_enable_reg, , , XC2_q_b[21]_PORT_B_read_enable_reg, , , XC2_q_b[21]_clock_0, XC2_q_b[21]_clock_1, XC2_q_b[21]_clock_enable_0, , , , , );
XC2_q_b[21] = XC2_q_b[21]_PORT_B_data_out[0];


--XC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[21]_PORT_A_data_in = SC1L811;
XC1_q_b[21]_PORT_A_data_in_reg = DFFE(XC1_q_b[21]_PORT_A_data_in, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[21]_PORT_A_address_reg = DFFE(XC1_q_b[21]_PORT_A_address, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[21]_PORT_B_address_reg = DFFE(XC1_q_b[21]_PORT_B_address, XC1_q_b[21]_clock_1, , , );
XC1_q_b[21]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[21]_PORT_A_write_enable_reg = DFFE(XC1_q_b[21]_PORT_A_write_enable, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_B_read_enable = VCC;
XC1_q_b[21]_PORT_B_read_enable_reg = DFFE(XC1_q_b[21]_PORT_B_read_enable, XC1_q_b[21]_clock_1, , , );
XC1_q_b[21]_clock_0 = CLOCK_50;
XC1_q_b[21]_clock_1 = CLOCK_50;
XC1_q_b[21]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[21]_PORT_B_data_out = MEMORY(XC1_q_b[21]_PORT_A_data_in_reg, , XC1_q_b[21]_PORT_A_address_reg, XC1_q_b[21]_PORT_B_address_reg, XC1_q_b[21]_PORT_A_write_enable_reg, , , XC1_q_b[21]_PORT_B_read_enable_reg, , , XC1_q_b[21]_clock_0, XC1_q_b[21]_clock_1, XC1_q_b[21]_clock_enable_0, , , , , );
XC1_q_b[21] = XC1_q_b[21]_PORT_B_data_out[0];


--XC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[20]_PORT_A_data_in = SC1L810;
XC2_q_b[20]_PORT_A_data_in_reg = DFFE(XC2_q_b[20]_PORT_A_data_in, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[20]_PORT_A_address_reg = DFFE(XC2_q_b[20]_PORT_A_address, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[20]_PORT_B_address_reg = DFFE(XC2_q_b[20]_PORT_B_address, XC2_q_b[20]_clock_1, , , );
XC2_q_b[20]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[20]_PORT_A_write_enable_reg = DFFE(XC2_q_b[20]_PORT_A_write_enable, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_B_read_enable = VCC;
XC2_q_b[20]_PORT_B_read_enable_reg = DFFE(XC2_q_b[20]_PORT_B_read_enable, XC2_q_b[20]_clock_1, , , );
XC2_q_b[20]_clock_0 = CLOCK_50;
XC2_q_b[20]_clock_1 = CLOCK_50;
XC2_q_b[20]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[20]_PORT_B_data_out = MEMORY(XC2_q_b[20]_PORT_A_data_in_reg, , XC2_q_b[20]_PORT_A_address_reg, XC2_q_b[20]_PORT_B_address_reg, XC2_q_b[20]_PORT_A_write_enable_reg, , , XC2_q_b[20]_PORT_B_read_enable_reg, , , XC2_q_b[20]_clock_0, XC2_q_b[20]_clock_1, XC2_q_b[20]_clock_enable_0, , , , , );
XC2_q_b[20] = XC2_q_b[20]_PORT_B_data_out[0];


--XC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[20]_PORT_A_data_in = SC1L810;
XC1_q_b[20]_PORT_A_data_in_reg = DFFE(XC1_q_b[20]_PORT_A_data_in, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[20]_PORT_A_address_reg = DFFE(XC1_q_b[20]_PORT_A_address, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[20]_PORT_B_address_reg = DFFE(XC1_q_b[20]_PORT_B_address, XC1_q_b[20]_clock_1, , , );
XC1_q_b[20]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[20]_PORT_A_write_enable_reg = DFFE(XC1_q_b[20]_PORT_A_write_enable, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_B_read_enable = VCC;
XC1_q_b[20]_PORT_B_read_enable_reg = DFFE(XC1_q_b[20]_PORT_B_read_enable, XC1_q_b[20]_clock_1, , , );
XC1_q_b[20]_clock_0 = CLOCK_50;
XC1_q_b[20]_clock_1 = CLOCK_50;
XC1_q_b[20]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[20]_PORT_B_data_out = MEMORY(XC1_q_b[20]_PORT_A_data_in_reg, , XC1_q_b[20]_PORT_A_address_reg, XC1_q_b[20]_PORT_B_address_reg, XC1_q_b[20]_PORT_A_write_enable_reg, , , XC1_q_b[20]_PORT_B_read_enable_reg, , , XC1_q_b[20]_clock_0, XC1_q_b[20]_clock_1, XC1_q_b[20]_clock_enable_0, , , , , );
XC1_q_b[20] = XC1_q_b[20]_PORT_B_data_out[0];


--XC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[19]_PORT_A_data_in = SC1L809;
XC2_q_b[19]_PORT_A_data_in_reg = DFFE(XC2_q_b[19]_PORT_A_data_in, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[19]_PORT_A_address_reg = DFFE(XC2_q_b[19]_PORT_A_address, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[19]_PORT_B_address_reg = DFFE(XC2_q_b[19]_PORT_B_address, XC2_q_b[19]_clock_1, , , );
XC2_q_b[19]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[19]_PORT_A_write_enable_reg = DFFE(XC2_q_b[19]_PORT_A_write_enable, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_B_read_enable = VCC;
XC2_q_b[19]_PORT_B_read_enable_reg = DFFE(XC2_q_b[19]_PORT_B_read_enable, XC2_q_b[19]_clock_1, , , );
XC2_q_b[19]_clock_0 = CLOCK_50;
XC2_q_b[19]_clock_1 = CLOCK_50;
XC2_q_b[19]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[19]_PORT_B_data_out = MEMORY(XC2_q_b[19]_PORT_A_data_in_reg, , XC2_q_b[19]_PORT_A_address_reg, XC2_q_b[19]_PORT_B_address_reg, XC2_q_b[19]_PORT_A_write_enable_reg, , , XC2_q_b[19]_PORT_B_read_enable_reg, , , XC2_q_b[19]_clock_0, XC2_q_b[19]_clock_1, XC2_q_b[19]_clock_enable_0, , , , , );
XC2_q_b[19] = XC2_q_b[19]_PORT_B_data_out[0];


--XC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[19]_PORT_A_data_in = SC1L809;
XC1_q_b[19]_PORT_A_data_in_reg = DFFE(XC1_q_b[19]_PORT_A_data_in, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[19]_PORT_A_address_reg = DFFE(XC1_q_b[19]_PORT_A_address, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[19]_PORT_B_address_reg = DFFE(XC1_q_b[19]_PORT_B_address, XC1_q_b[19]_clock_1, , , );
XC1_q_b[19]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[19]_PORT_A_write_enable_reg = DFFE(XC1_q_b[19]_PORT_A_write_enable, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_B_read_enable = VCC;
XC1_q_b[19]_PORT_B_read_enable_reg = DFFE(XC1_q_b[19]_PORT_B_read_enable, XC1_q_b[19]_clock_1, , , );
XC1_q_b[19]_clock_0 = CLOCK_50;
XC1_q_b[19]_clock_1 = CLOCK_50;
XC1_q_b[19]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[19]_PORT_B_data_out = MEMORY(XC1_q_b[19]_PORT_A_data_in_reg, , XC1_q_b[19]_PORT_A_address_reg, XC1_q_b[19]_PORT_B_address_reg, XC1_q_b[19]_PORT_A_write_enable_reg, , , XC1_q_b[19]_PORT_B_read_enable_reg, , , XC1_q_b[19]_clock_0, XC1_q_b[19]_clock_1, XC1_q_b[19]_clock_enable_0, , , , , );
XC1_q_b[19] = XC1_q_b[19]_PORT_B_data_out[0];


--XC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[18]_PORT_A_data_in = SC1L808;
XC2_q_b[18]_PORT_A_data_in_reg = DFFE(XC2_q_b[18]_PORT_A_data_in, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[18]_PORT_A_address_reg = DFFE(XC2_q_b[18]_PORT_A_address, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[18]_PORT_B_address_reg = DFFE(XC2_q_b[18]_PORT_B_address, XC2_q_b[18]_clock_1, , , );
XC2_q_b[18]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[18]_PORT_A_write_enable_reg = DFFE(XC2_q_b[18]_PORT_A_write_enable, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_B_read_enable = VCC;
XC2_q_b[18]_PORT_B_read_enable_reg = DFFE(XC2_q_b[18]_PORT_B_read_enable, XC2_q_b[18]_clock_1, , , );
XC2_q_b[18]_clock_0 = CLOCK_50;
XC2_q_b[18]_clock_1 = CLOCK_50;
XC2_q_b[18]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[18]_PORT_B_data_out = MEMORY(XC2_q_b[18]_PORT_A_data_in_reg, , XC2_q_b[18]_PORT_A_address_reg, XC2_q_b[18]_PORT_B_address_reg, XC2_q_b[18]_PORT_A_write_enable_reg, , , XC2_q_b[18]_PORT_B_read_enable_reg, , , XC2_q_b[18]_clock_0, XC2_q_b[18]_clock_1, XC2_q_b[18]_clock_enable_0, , , , , );
XC2_q_b[18] = XC2_q_b[18]_PORT_B_data_out[0];


--XC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[18]_PORT_A_data_in = SC1L808;
XC1_q_b[18]_PORT_A_data_in_reg = DFFE(XC1_q_b[18]_PORT_A_data_in, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[18]_PORT_A_address_reg = DFFE(XC1_q_b[18]_PORT_A_address, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[18]_PORT_B_address_reg = DFFE(XC1_q_b[18]_PORT_B_address, XC1_q_b[18]_clock_1, , , );
XC1_q_b[18]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[18]_PORT_A_write_enable_reg = DFFE(XC1_q_b[18]_PORT_A_write_enable, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_B_read_enable = VCC;
XC1_q_b[18]_PORT_B_read_enable_reg = DFFE(XC1_q_b[18]_PORT_B_read_enable, XC1_q_b[18]_clock_1, , , );
XC1_q_b[18]_clock_0 = CLOCK_50;
XC1_q_b[18]_clock_1 = CLOCK_50;
XC1_q_b[18]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[18]_PORT_B_data_out = MEMORY(XC1_q_b[18]_PORT_A_data_in_reg, , XC1_q_b[18]_PORT_A_address_reg, XC1_q_b[18]_PORT_B_address_reg, XC1_q_b[18]_PORT_A_write_enable_reg, , , XC1_q_b[18]_PORT_B_read_enable_reg, , , XC1_q_b[18]_clock_0, XC1_q_b[18]_clock_1, XC1_q_b[18]_clock_enable_0, , , , , );
XC1_q_b[18] = XC1_q_b[18]_PORT_B_data_out[0];


--XC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[17]_PORT_A_data_in = SC1L807;
XC2_q_b[17]_PORT_A_data_in_reg = DFFE(XC2_q_b[17]_PORT_A_data_in, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[17]_PORT_A_address_reg = DFFE(XC2_q_b[17]_PORT_A_address, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[17]_PORT_B_address_reg = DFFE(XC2_q_b[17]_PORT_B_address, XC2_q_b[17]_clock_1, , , );
XC2_q_b[17]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[17]_PORT_A_write_enable_reg = DFFE(XC2_q_b[17]_PORT_A_write_enable, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_B_read_enable = VCC;
XC2_q_b[17]_PORT_B_read_enable_reg = DFFE(XC2_q_b[17]_PORT_B_read_enable, XC2_q_b[17]_clock_1, , , );
XC2_q_b[17]_clock_0 = CLOCK_50;
XC2_q_b[17]_clock_1 = CLOCK_50;
XC2_q_b[17]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[17]_PORT_B_data_out = MEMORY(XC2_q_b[17]_PORT_A_data_in_reg, , XC2_q_b[17]_PORT_A_address_reg, XC2_q_b[17]_PORT_B_address_reg, XC2_q_b[17]_PORT_A_write_enable_reg, , , XC2_q_b[17]_PORT_B_read_enable_reg, , , XC2_q_b[17]_clock_0, XC2_q_b[17]_clock_1, XC2_q_b[17]_clock_enable_0, , , , , );
XC2_q_b[17] = XC2_q_b[17]_PORT_B_data_out[0];


--XC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[17]_PORT_A_data_in = SC1L807;
XC1_q_b[17]_PORT_A_data_in_reg = DFFE(XC1_q_b[17]_PORT_A_data_in, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[17]_PORT_A_address_reg = DFFE(XC1_q_b[17]_PORT_A_address, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[17]_PORT_B_address_reg = DFFE(XC1_q_b[17]_PORT_B_address, XC1_q_b[17]_clock_1, , , );
XC1_q_b[17]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[17]_PORT_A_write_enable_reg = DFFE(XC1_q_b[17]_PORT_A_write_enable, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_B_read_enable = VCC;
XC1_q_b[17]_PORT_B_read_enable_reg = DFFE(XC1_q_b[17]_PORT_B_read_enable, XC1_q_b[17]_clock_1, , , );
XC1_q_b[17]_clock_0 = CLOCK_50;
XC1_q_b[17]_clock_1 = CLOCK_50;
XC1_q_b[17]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[17]_PORT_B_data_out = MEMORY(XC1_q_b[17]_PORT_A_data_in_reg, , XC1_q_b[17]_PORT_A_address_reg, XC1_q_b[17]_PORT_B_address_reg, XC1_q_b[17]_PORT_A_write_enable_reg, , , XC1_q_b[17]_PORT_B_read_enable_reg, , , XC1_q_b[17]_clock_0, XC1_q_b[17]_clock_1, XC1_q_b[17]_clock_enable_0, , , , , );
XC1_q_b[17] = XC1_q_b[17]_PORT_B_data_out[0];


--XC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[24]_PORT_A_data_in = SC1L814;
XC2_q_b[24]_PORT_A_data_in_reg = DFFE(XC2_q_b[24]_PORT_A_data_in, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[24]_PORT_A_address_reg = DFFE(XC2_q_b[24]_PORT_A_address, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[24]_PORT_B_address_reg = DFFE(XC2_q_b[24]_PORT_B_address, XC2_q_b[24]_clock_1, , , );
XC2_q_b[24]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[24]_PORT_A_write_enable_reg = DFFE(XC2_q_b[24]_PORT_A_write_enable, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_B_read_enable = VCC;
XC2_q_b[24]_PORT_B_read_enable_reg = DFFE(XC2_q_b[24]_PORT_B_read_enable, XC2_q_b[24]_clock_1, , , );
XC2_q_b[24]_clock_0 = CLOCK_50;
XC2_q_b[24]_clock_1 = CLOCK_50;
XC2_q_b[24]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[24]_PORT_B_data_out = MEMORY(XC2_q_b[24]_PORT_A_data_in_reg, , XC2_q_b[24]_PORT_A_address_reg, XC2_q_b[24]_PORT_B_address_reg, XC2_q_b[24]_PORT_A_write_enable_reg, , , XC2_q_b[24]_PORT_B_read_enable_reg, , , XC2_q_b[24]_clock_0, XC2_q_b[24]_clock_1, XC2_q_b[24]_clock_enable_0, , , , , );
XC2_q_b[24] = XC2_q_b[24]_PORT_B_data_out[0];


--XC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[24]_PORT_A_data_in = SC1L814;
XC1_q_b[24]_PORT_A_data_in_reg = DFFE(XC1_q_b[24]_PORT_A_data_in, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[24]_PORT_A_address_reg = DFFE(XC1_q_b[24]_PORT_A_address, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[24]_PORT_B_address_reg = DFFE(XC1_q_b[24]_PORT_B_address, XC1_q_b[24]_clock_1, , , );
XC1_q_b[24]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[24]_PORT_A_write_enable_reg = DFFE(XC1_q_b[24]_PORT_A_write_enable, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_B_read_enable = VCC;
XC1_q_b[24]_PORT_B_read_enable_reg = DFFE(XC1_q_b[24]_PORT_B_read_enable, XC1_q_b[24]_clock_1, , , );
XC1_q_b[24]_clock_0 = CLOCK_50;
XC1_q_b[24]_clock_1 = CLOCK_50;
XC1_q_b[24]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[24]_PORT_B_data_out = MEMORY(XC1_q_b[24]_PORT_A_data_in_reg, , XC1_q_b[24]_PORT_A_address_reg, XC1_q_b[24]_PORT_B_address_reg, XC1_q_b[24]_PORT_A_write_enable_reg, , , XC1_q_b[24]_PORT_B_read_enable_reg, , , XC1_q_b[24]_clock_0, XC1_q_b[24]_clock_1, XC1_q_b[24]_clock_enable_0, , , , , );
XC1_q_b[24] = XC1_q_b[24]_PORT_B_data_out[0];


--XC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[23]_PORT_A_data_in = SC1L813;
XC2_q_b[23]_PORT_A_data_in_reg = DFFE(XC2_q_b[23]_PORT_A_data_in, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[23]_PORT_A_address_reg = DFFE(XC2_q_b[23]_PORT_A_address, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[23]_PORT_B_address_reg = DFFE(XC2_q_b[23]_PORT_B_address, XC2_q_b[23]_clock_1, , , );
XC2_q_b[23]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[23]_PORT_A_write_enable_reg = DFFE(XC2_q_b[23]_PORT_A_write_enable, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_B_read_enable = VCC;
XC2_q_b[23]_PORT_B_read_enable_reg = DFFE(XC2_q_b[23]_PORT_B_read_enable, XC2_q_b[23]_clock_1, , , );
XC2_q_b[23]_clock_0 = CLOCK_50;
XC2_q_b[23]_clock_1 = CLOCK_50;
XC2_q_b[23]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[23]_PORT_B_data_out = MEMORY(XC2_q_b[23]_PORT_A_data_in_reg, , XC2_q_b[23]_PORT_A_address_reg, XC2_q_b[23]_PORT_B_address_reg, XC2_q_b[23]_PORT_A_write_enable_reg, , , XC2_q_b[23]_PORT_B_read_enable_reg, , , XC2_q_b[23]_clock_0, XC2_q_b[23]_clock_1, XC2_q_b[23]_clock_enable_0, , , , , );
XC2_q_b[23] = XC2_q_b[23]_PORT_B_data_out[0];


--XC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[23]_PORT_A_data_in = SC1L813;
XC1_q_b[23]_PORT_A_data_in_reg = DFFE(XC1_q_b[23]_PORT_A_data_in, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[23]_PORT_A_address_reg = DFFE(XC1_q_b[23]_PORT_A_address, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[23]_PORT_B_address_reg = DFFE(XC1_q_b[23]_PORT_B_address, XC1_q_b[23]_clock_1, , , );
XC1_q_b[23]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[23]_PORT_A_write_enable_reg = DFFE(XC1_q_b[23]_PORT_A_write_enable, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_B_read_enable = VCC;
XC1_q_b[23]_PORT_B_read_enable_reg = DFFE(XC1_q_b[23]_PORT_B_read_enable, XC1_q_b[23]_clock_1, , , );
XC1_q_b[23]_clock_0 = CLOCK_50;
XC1_q_b[23]_clock_1 = CLOCK_50;
XC1_q_b[23]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[23]_PORT_B_data_out = MEMORY(XC1_q_b[23]_PORT_A_data_in_reg, , XC1_q_b[23]_PORT_A_address_reg, XC1_q_b[23]_PORT_B_address_reg, XC1_q_b[23]_PORT_A_write_enable_reg, , , XC1_q_b[23]_PORT_B_read_enable_reg, , , XC1_q_b[23]_clock_0, XC1_q_b[23]_clock_1, XC1_q_b[23]_clock_enable_0, , , , , );
XC1_q_b[23] = XC1_q_b[23]_PORT_B_data_out[0];


--XC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[26]_PORT_A_data_in = SC1L816;
XC2_q_b[26]_PORT_A_data_in_reg = DFFE(XC2_q_b[26]_PORT_A_data_in, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[26]_PORT_A_address_reg = DFFE(XC2_q_b[26]_PORT_A_address, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[26]_PORT_B_address_reg = DFFE(XC2_q_b[26]_PORT_B_address, XC2_q_b[26]_clock_1, , , );
XC2_q_b[26]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[26]_PORT_A_write_enable_reg = DFFE(XC2_q_b[26]_PORT_A_write_enable, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_B_read_enable = VCC;
XC2_q_b[26]_PORT_B_read_enable_reg = DFFE(XC2_q_b[26]_PORT_B_read_enable, XC2_q_b[26]_clock_1, , , );
XC2_q_b[26]_clock_0 = CLOCK_50;
XC2_q_b[26]_clock_1 = CLOCK_50;
XC2_q_b[26]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[26]_PORT_B_data_out = MEMORY(XC2_q_b[26]_PORT_A_data_in_reg, , XC2_q_b[26]_PORT_A_address_reg, XC2_q_b[26]_PORT_B_address_reg, XC2_q_b[26]_PORT_A_write_enable_reg, , , XC2_q_b[26]_PORT_B_read_enable_reg, , , XC2_q_b[26]_clock_0, XC2_q_b[26]_clock_1, XC2_q_b[26]_clock_enable_0, , , , , );
XC2_q_b[26] = XC2_q_b[26]_PORT_B_data_out[0];


--XC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[26]_PORT_A_data_in = SC1L816;
XC1_q_b[26]_PORT_A_data_in_reg = DFFE(XC1_q_b[26]_PORT_A_data_in, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[26]_PORT_A_address_reg = DFFE(XC1_q_b[26]_PORT_A_address, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[26]_PORT_B_address_reg = DFFE(XC1_q_b[26]_PORT_B_address, XC1_q_b[26]_clock_1, , , );
XC1_q_b[26]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[26]_PORT_A_write_enable_reg = DFFE(XC1_q_b[26]_PORT_A_write_enable, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_B_read_enable = VCC;
XC1_q_b[26]_PORT_B_read_enable_reg = DFFE(XC1_q_b[26]_PORT_B_read_enable, XC1_q_b[26]_clock_1, , , );
XC1_q_b[26]_clock_0 = CLOCK_50;
XC1_q_b[26]_clock_1 = CLOCK_50;
XC1_q_b[26]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[26]_PORT_B_data_out = MEMORY(XC1_q_b[26]_PORT_A_data_in_reg, , XC1_q_b[26]_PORT_A_address_reg, XC1_q_b[26]_PORT_B_address_reg, XC1_q_b[26]_PORT_A_write_enable_reg, , , XC1_q_b[26]_PORT_B_read_enable_reg, , , XC1_q_b[26]_clock_0, XC1_q_b[26]_clock_1, XC1_q_b[26]_clock_enable_0, , , , , );
XC1_q_b[26] = XC1_q_b[26]_PORT_B_data_out[0];


--XC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[25]_PORT_A_data_in = SC1L815;
XC2_q_b[25]_PORT_A_data_in_reg = DFFE(XC2_q_b[25]_PORT_A_data_in, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[25]_PORT_A_address_reg = DFFE(XC2_q_b[25]_PORT_A_address, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[25]_PORT_B_address_reg = DFFE(XC2_q_b[25]_PORT_B_address, XC2_q_b[25]_clock_1, , , );
XC2_q_b[25]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[25]_PORT_A_write_enable_reg = DFFE(XC2_q_b[25]_PORT_A_write_enable, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_B_read_enable = VCC;
XC2_q_b[25]_PORT_B_read_enable_reg = DFFE(XC2_q_b[25]_PORT_B_read_enable, XC2_q_b[25]_clock_1, , , );
XC2_q_b[25]_clock_0 = CLOCK_50;
XC2_q_b[25]_clock_1 = CLOCK_50;
XC2_q_b[25]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[25]_PORT_B_data_out = MEMORY(XC2_q_b[25]_PORT_A_data_in_reg, , XC2_q_b[25]_PORT_A_address_reg, XC2_q_b[25]_PORT_B_address_reg, XC2_q_b[25]_PORT_A_write_enable_reg, , , XC2_q_b[25]_PORT_B_read_enable_reg, , , XC2_q_b[25]_clock_0, XC2_q_b[25]_clock_1, XC2_q_b[25]_clock_enable_0, , , , , );
XC2_q_b[25] = XC2_q_b[25]_PORT_B_data_out[0];


--XC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[25]_PORT_A_data_in = SC1L815;
XC1_q_b[25]_PORT_A_data_in_reg = DFFE(XC1_q_b[25]_PORT_A_data_in, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[25]_PORT_A_address_reg = DFFE(XC1_q_b[25]_PORT_A_address, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[25]_PORT_B_address_reg = DFFE(XC1_q_b[25]_PORT_B_address, XC1_q_b[25]_clock_1, , , );
XC1_q_b[25]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[25]_PORT_A_write_enable_reg = DFFE(XC1_q_b[25]_PORT_A_write_enable, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_B_read_enable = VCC;
XC1_q_b[25]_PORT_B_read_enable_reg = DFFE(XC1_q_b[25]_PORT_B_read_enable, XC1_q_b[25]_clock_1, , , );
XC1_q_b[25]_clock_0 = CLOCK_50;
XC1_q_b[25]_clock_1 = CLOCK_50;
XC1_q_b[25]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[25]_PORT_B_data_out = MEMORY(XC1_q_b[25]_PORT_A_data_in_reg, , XC1_q_b[25]_PORT_A_address_reg, XC1_q_b[25]_PORT_B_address_reg, XC1_q_b[25]_PORT_A_write_enable_reg, , , XC1_q_b[25]_PORT_B_read_enable_reg, , , XC1_q_b[25]_clock_0, XC1_q_b[25]_clock_1, XC1_q_b[25]_clock_enable_0, , , , , );
XC1_q_b[25] = XC1_q_b[25]_PORT_B_data_out[0];


--XC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[28]_PORT_A_data_in = SC1L818;
XC2_q_b[28]_PORT_A_data_in_reg = DFFE(XC2_q_b[28]_PORT_A_data_in, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[28]_PORT_A_address_reg = DFFE(XC2_q_b[28]_PORT_A_address, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[28]_PORT_B_address_reg = DFFE(XC2_q_b[28]_PORT_B_address, XC2_q_b[28]_clock_1, , , );
XC2_q_b[28]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[28]_PORT_A_write_enable_reg = DFFE(XC2_q_b[28]_PORT_A_write_enable, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_B_read_enable = VCC;
XC2_q_b[28]_PORT_B_read_enable_reg = DFFE(XC2_q_b[28]_PORT_B_read_enable, XC2_q_b[28]_clock_1, , , );
XC2_q_b[28]_clock_0 = CLOCK_50;
XC2_q_b[28]_clock_1 = CLOCK_50;
XC2_q_b[28]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[28]_PORT_B_data_out = MEMORY(XC2_q_b[28]_PORT_A_data_in_reg, , XC2_q_b[28]_PORT_A_address_reg, XC2_q_b[28]_PORT_B_address_reg, XC2_q_b[28]_PORT_A_write_enable_reg, , , XC2_q_b[28]_PORT_B_read_enable_reg, , , XC2_q_b[28]_clock_0, XC2_q_b[28]_clock_1, XC2_q_b[28]_clock_enable_0, , , , , );
XC2_q_b[28] = XC2_q_b[28]_PORT_B_data_out[0];


--XC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[28]_PORT_A_data_in = SC1L818;
XC1_q_b[28]_PORT_A_data_in_reg = DFFE(XC1_q_b[28]_PORT_A_data_in, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[28]_PORT_A_address_reg = DFFE(XC1_q_b[28]_PORT_A_address, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[28]_PORT_B_address_reg = DFFE(XC1_q_b[28]_PORT_B_address, XC1_q_b[28]_clock_1, , , );
XC1_q_b[28]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[28]_PORT_A_write_enable_reg = DFFE(XC1_q_b[28]_PORT_A_write_enable, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_B_read_enable = VCC;
XC1_q_b[28]_PORT_B_read_enable_reg = DFFE(XC1_q_b[28]_PORT_B_read_enable, XC1_q_b[28]_clock_1, , , );
XC1_q_b[28]_clock_0 = CLOCK_50;
XC1_q_b[28]_clock_1 = CLOCK_50;
XC1_q_b[28]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[28]_PORT_B_data_out = MEMORY(XC1_q_b[28]_PORT_A_data_in_reg, , XC1_q_b[28]_PORT_A_address_reg, XC1_q_b[28]_PORT_B_address_reg, XC1_q_b[28]_PORT_A_write_enable_reg, , , XC1_q_b[28]_PORT_B_read_enable_reg, , , XC1_q_b[28]_clock_0, XC1_q_b[28]_clock_1, XC1_q_b[28]_clock_enable_0, , , , , );
XC1_q_b[28] = XC1_q_b[28]_PORT_B_data_out[0];


--XC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[27]_PORT_A_data_in = SC1L817;
XC2_q_b[27]_PORT_A_data_in_reg = DFFE(XC2_q_b[27]_PORT_A_data_in, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[27]_PORT_A_address_reg = DFFE(XC2_q_b[27]_PORT_A_address, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[27]_PORT_B_address_reg = DFFE(XC2_q_b[27]_PORT_B_address, XC2_q_b[27]_clock_1, , , );
XC2_q_b[27]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[27]_PORT_A_write_enable_reg = DFFE(XC2_q_b[27]_PORT_A_write_enable, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_B_read_enable = VCC;
XC2_q_b[27]_PORT_B_read_enable_reg = DFFE(XC2_q_b[27]_PORT_B_read_enable, XC2_q_b[27]_clock_1, , , );
XC2_q_b[27]_clock_0 = CLOCK_50;
XC2_q_b[27]_clock_1 = CLOCK_50;
XC2_q_b[27]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[27]_PORT_B_data_out = MEMORY(XC2_q_b[27]_PORT_A_data_in_reg, , XC2_q_b[27]_PORT_A_address_reg, XC2_q_b[27]_PORT_B_address_reg, XC2_q_b[27]_PORT_A_write_enable_reg, , , XC2_q_b[27]_PORT_B_read_enable_reg, , , XC2_q_b[27]_clock_0, XC2_q_b[27]_clock_1, XC2_q_b[27]_clock_enable_0, , , , , );
XC2_q_b[27] = XC2_q_b[27]_PORT_B_data_out[0];


--XC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[27]_PORT_A_data_in = SC1L817;
XC1_q_b[27]_PORT_A_data_in_reg = DFFE(XC1_q_b[27]_PORT_A_data_in, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[27]_PORT_A_address_reg = DFFE(XC1_q_b[27]_PORT_A_address, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[27]_PORT_B_address_reg = DFFE(XC1_q_b[27]_PORT_B_address, XC1_q_b[27]_clock_1, , , );
XC1_q_b[27]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[27]_PORT_A_write_enable_reg = DFFE(XC1_q_b[27]_PORT_A_write_enable, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_B_read_enable = VCC;
XC1_q_b[27]_PORT_B_read_enable_reg = DFFE(XC1_q_b[27]_PORT_B_read_enable, XC1_q_b[27]_clock_1, , , );
XC1_q_b[27]_clock_0 = CLOCK_50;
XC1_q_b[27]_clock_1 = CLOCK_50;
XC1_q_b[27]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[27]_PORT_B_data_out = MEMORY(XC1_q_b[27]_PORT_A_data_in_reg, , XC1_q_b[27]_PORT_A_address_reg, XC1_q_b[27]_PORT_B_address_reg, XC1_q_b[27]_PORT_A_write_enable_reg, , , XC1_q_b[27]_PORT_B_read_enable_reg, , , XC1_q_b[27]_clock_0, XC1_q_b[27]_clock_1, XC1_q_b[27]_clock_enable_0, , , , , );
XC1_q_b[27] = XC1_q_b[27]_PORT_B_data_out[0];


--XC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[0]_PORT_A_data_in = SC1L787;
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = CLOCK_50;
XC1_q_b[0]_clock_1 = CLOCK_50;
XC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[0] = XC1_q_b[0]_PORT_B_data_out[0];


--XC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[31]_PORT_A_data_in = SC1L821;
XC2_q_b[31]_PORT_A_data_in_reg = DFFE(XC2_q_b[31]_PORT_A_data_in, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[31]_PORT_A_address_reg = DFFE(XC2_q_b[31]_PORT_A_address, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[31]_PORT_B_address_reg = DFFE(XC2_q_b[31]_PORT_B_address, XC2_q_b[31]_clock_1, , , );
XC2_q_b[31]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[31]_PORT_A_write_enable_reg = DFFE(XC2_q_b[31]_PORT_A_write_enable, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_B_read_enable = VCC;
XC2_q_b[31]_PORT_B_read_enable_reg = DFFE(XC2_q_b[31]_PORT_B_read_enable, XC2_q_b[31]_clock_1, , , );
XC2_q_b[31]_clock_0 = CLOCK_50;
XC2_q_b[31]_clock_1 = CLOCK_50;
XC2_q_b[31]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[31]_PORT_B_data_out = MEMORY(XC2_q_b[31]_PORT_A_data_in_reg, , XC2_q_b[31]_PORT_A_address_reg, XC2_q_b[31]_PORT_B_address_reg, XC2_q_b[31]_PORT_A_write_enable_reg, , , XC2_q_b[31]_PORT_B_read_enable_reg, , , XC2_q_b[31]_clock_0, XC2_q_b[31]_clock_1, XC2_q_b[31]_clock_enable_0, , , , , );
XC2_q_b[31] = XC2_q_b[31]_PORT_B_data_out[0];


--XC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[31]_PORT_A_data_in = SC1L821;
XC1_q_b[31]_PORT_A_data_in_reg = DFFE(XC1_q_b[31]_PORT_A_data_in, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[31]_PORT_A_address_reg = DFFE(XC1_q_b[31]_PORT_A_address, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[31]_PORT_B_address_reg = DFFE(XC1_q_b[31]_PORT_B_address, XC1_q_b[31]_clock_1, , , );
XC1_q_b[31]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[31]_PORT_A_write_enable_reg = DFFE(XC1_q_b[31]_PORT_A_write_enable, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_B_read_enable = VCC;
XC1_q_b[31]_PORT_B_read_enable_reg = DFFE(XC1_q_b[31]_PORT_B_read_enable, XC1_q_b[31]_clock_1, , , );
XC1_q_b[31]_clock_0 = CLOCK_50;
XC1_q_b[31]_clock_1 = CLOCK_50;
XC1_q_b[31]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[31]_PORT_B_data_out = MEMORY(XC1_q_b[31]_PORT_A_data_in_reg, , XC1_q_b[31]_PORT_A_address_reg, XC1_q_b[31]_PORT_B_address_reg, XC1_q_b[31]_PORT_A_write_enable_reg, , , XC1_q_b[31]_PORT_B_read_enable_reg, , , XC1_q_b[31]_clock_0, XC1_q_b[31]_clock_1, XC1_q_b[31]_clock_enable_0, , , , , );
XC1_q_b[31] = XC1_q_b[31]_PORT_B_data_out[0];


--XC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[30]_PORT_A_data_in = SC1L820;
XC2_q_b[30]_PORT_A_data_in_reg = DFFE(XC2_q_b[30]_PORT_A_data_in, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[30]_PORT_A_address_reg = DFFE(XC2_q_b[30]_PORT_A_address, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[30]_PORT_B_address_reg = DFFE(XC2_q_b[30]_PORT_B_address, XC2_q_b[30]_clock_1, , , );
XC2_q_b[30]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[30]_PORT_A_write_enable_reg = DFFE(XC2_q_b[30]_PORT_A_write_enable, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_B_read_enable = VCC;
XC2_q_b[30]_PORT_B_read_enable_reg = DFFE(XC2_q_b[30]_PORT_B_read_enable, XC2_q_b[30]_clock_1, , , );
XC2_q_b[30]_clock_0 = CLOCK_50;
XC2_q_b[30]_clock_1 = CLOCK_50;
XC2_q_b[30]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[30]_PORT_B_data_out = MEMORY(XC2_q_b[30]_PORT_A_data_in_reg, , XC2_q_b[30]_PORT_A_address_reg, XC2_q_b[30]_PORT_B_address_reg, XC2_q_b[30]_PORT_A_write_enable_reg, , , XC2_q_b[30]_PORT_B_read_enable_reg, , , XC2_q_b[30]_clock_0, XC2_q_b[30]_clock_1, XC2_q_b[30]_clock_enable_0, , , , , );
XC2_q_b[30] = XC2_q_b[30]_PORT_B_data_out[0];


--XC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[30]_PORT_A_data_in = SC1L820;
XC1_q_b[30]_PORT_A_data_in_reg = DFFE(XC1_q_b[30]_PORT_A_data_in, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[30]_PORT_A_address_reg = DFFE(XC1_q_b[30]_PORT_A_address, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[30]_PORT_B_address_reg = DFFE(XC1_q_b[30]_PORT_B_address, XC1_q_b[30]_clock_1, , , );
XC1_q_b[30]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[30]_PORT_A_write_enable_reg = DFFE(XC1_q_b[30]_PORT_A_write_enable, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_B_read_enable = VCC;
XC1_q_b[30]_PORT_B_read_enable_reg = DFFE(XC1_q_b[30]_PORT_B_read_enable, XC1_q_b[30]_clock_1, , , );
XC1_q_b[30]_clock_0 = CLOCK_50;
XC1_q_b[30]_clock_1 = CLOCK_50;
XC1_q_b[30]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[30]_PORT_B_data_out = MEMORY(XC1_q_b[30]_PORT_A_data_in_reg, , XC1_q_b[30]_PORT_A_address_reg, XC1_q_b[30]_PORT_B_address_reg, XC1_q_b[30]_PORT_A_write_enable_reg, , , XC1_q_b[30]_PORT_B_read_enable_reg, , , XC1_q_b[30]_clock_0, XC1_q_b[30]_clock_1, XC1_q_b[30]_clock_enable_0, , , , , );
XC1_q_b[30] = XC1_q_b[30]_PORT_B_data_out[0];


--XC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[29]_PORT_A_data_in = SC1L819;
XC2_q_b[29]_PORT_A_data_in_reg = DFFE(XC2_q_b[29]_PORT_A_data_in, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC2_q_b[29]_PORT_A_address_reg = DFFE(XC2_q_b[29]_PORT_A_address, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
XC2_q_b[29]_PORT_B_address_reg = DFFE(XC2_q_b[29]_PORT_B_address, XC2_q_b[29]_clock_1, , , );
XC2_q_b[29]_PORT_A_write_enable = SC1_W_rf_wren;
XC2_q_b[29]_PORT_A_write_enable_reg = DFFE(XC2_q_b[29]_PORT_A_write_enable, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_B_read_enable = VCC;
XC2_q_b[29]_PORT_B_read_enable_reg = DFFE(XC2_q_b[29]_PORT_B_read_enable, XC2_q_b[29]_clock_1, , , );
XC2_q_b[29]_clock_0 = CLOCK_50;
XC2_q_b[29]_clock_1 = CLOCK_50;
XC2_q_b[29]_clock_enable_0 = SC1_W_rf_wren;
XC2_q_b[29]_PORT_B_data_out = MEMORY(XC2_q_b[29]_PORT_A_data_in_reg, , XC2_q_b[29]_PORT_A_address_reg, XC2_q_b[29]_PORT_B_address_reg, XC2_q_b[29]_PORT_A_write_enable_reg, , , XC2_q_b[29]_PORT_B_read_enable_reg, , , XC2_q_b[29]_clock_0, XC2_q_b[29]_clock_1, XC2_q_b[29]_clock_enable_0, , , , , );
XC2_q_b[29] = XC2_q_b[29]_PORT_B_data_out[0];


--XC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[29]_PORT_A_data_in = SC1L819;
XC1_q_b[29]_PORT_A_data_in_reg = DFFE(XC1_q_b[29]_PORT_A_data_in, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
XC1_q_b[29]_PORT_A_address_reg = DFFE(XC1_q_b[29]_PORT_A_address, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
XC1_q_b[29]_PORT_B_address_reg = DFFE(XC1_q_b[29]_PORT_B_address, XC1_q_b[29]_clock_1, , , );
XC1_q_b[29]_PORT_A_write_enable = SC1_W_rf_wren;
XC1_q_b[29]_PORT_A_write_enable_reg = DFFE(XC1_q_b[29]_PORT_A_write_enable, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_B_read_enable = VCC;
XC1_q_b[29]_PORT_B_read_enable_reg = DFFE(XC1_q_b[29]_PORT_B_read_enable, XC1_q_b[29]_clock_1, , , );
XC1_q_b[29]_clock_0 = CLOCK_50;
XC1_q_b[29]_clock_1 = CLOCK_50;
XC1_q_b[29]_clock_enable_0 = SC1_W_rf_wren;
XC1_q_b[29]_PORT_B_data_out = MEMORY(XC1_q_b[29]_PORT_A_data_in_reg, , XC1_q_b[29]_PORT_A_address_reg, XC1_q_b[29]_PORT_B_address_reg, XC1_q_b[29]_PORT_A_write_enable_reg, , , XC1_q_b[29]_PORT_B_read_enable_reg, , , XC1_q_b[29]_clock_0, XC1_q_b[29]_clock_1, XC1_q_b[29]_clock_enable_0, , , , , );
XC1_q_b[29] = XC1_q_b[29]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

SC1_E_shift_rot_result[31] = DFFEAS(SC1L456, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[31],  ,  , SC1_E_new_inst);


--SC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
SC1L131_adder_eqn = ( SC1_E_alu_sub ) + ( VCC ) + ( !VCC );
SC1L131 = CARRY(SC1L131_adder_eqn);


--VC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

VC1_readdata[22] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[22],  ,  , !VC1_address[8]);


--SC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

SC1_d_writedata[22] = DFFEAS(XC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[22],  ,  , SC1L525);


--VC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

VC1_readdata[23] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[23],  ,  , !VC1_address[8]);


--SC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

SC1_d_writedata[23] = DFFEAS(XC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[23],  ,  , SC1L525);


--VC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

VC1_readdata[24] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[24],  ,  , !VC1_address[8]);


--VC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

VC1_readdata[25] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[25],  ,  , !VC1_address[8]);


--VC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

VC1_readdata[26] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[26],  ,  , !VC1_address[8]);


--VC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

VC1_readdata[11] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[11],  ,  , !VC1_address[8]);


--SC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

SC1_d_writedata[11] = DFFEAS(XC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[11],  ,  , SC1L230);


--VC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

VC1_readdata[12] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[12],  ,  , !VC1_address[8]);


--SC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

SC1_d_writedata[12] = DFFEAS(XC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[12],  ,  , SC1L230);


--VC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

VC1_readdata[13] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[13],  ,  , !VC1_address[8]);


--SC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

SC1_d_writedata[13] = DFFEAS(XC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[13],  ,  , SC1L230);


--VC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

VC1_readdata[14] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[14],  ,  , !VC1_address[8]);


--SC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

SC1_d_writedata[14] = DFFEAS(XC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[14],  ,  , SC1L230);


--VC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

VC1_readdata[15] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[15],  ,  , !VC1_address[8]);


--SC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

SC1_d_writedata[15] = DFFEAS(XC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[15],  ,  , SC1L230);


--VC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

VC1_readdata[16] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[16],  ,  , !VC1_address[8]);


--SC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

SC1_d_writedata[16] = DFFEAS(XC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[16],  ,  , SC1L525);


--VC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

VC1_readdata[1] = DFFEAS(VC1L51, CLOCK_50,  ,  ,  , WD1_q_a[1],  ,  , !VC1_address[8]);


--VC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

VC1_readdata[2] = DFFEAS(VC1L52, CLOCK_50,  ,  ,  , WD1_q_a[2],  ,  , !VC1_address[8]);


--VC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

VC1_readdata[3] = DFFEAS(VC1L53, CLOCK_50,  ,  ,  , WD1_q_a[3],  ,  , !VC1_address[8]);


--VC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

VC1_readdata[4] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[4],  ,  , !VC1_address[8]);


--VC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

VC1_readdata[5] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[5],  ,  , !VC1_address[8]);


--VC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

VC1_readdata[7] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[7],  ,  , !VC1_address[8]);


--XD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[27]_PORT_A_data_in = VB2L51;
XD1_q_a[27]_PORT_A_data_in_reg = DFFE(XD1_q_a[27]_PORT_A_data_in, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[27]_PORT_A_address_reg = DFFE(XD1_q_a[27]_PORT_A_address, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_write_enable = !Y1L2;
XD1_q_a[27]_PORT_A_write_enable_reg = DFFE(XD1_q_a[27]_PORT_A_write_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_read_enable = Y1L2;
XD1_q_a[27]_PORT_A_read_enable_reg = DFFE(XD1_q_a[27]_PORT_A_read_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[27]_PORT_A_byte_mask, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_clock_0 = CLOCK_50;
XD1_q_a[27]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[27]_PORT_A_data_out = MEMORY(XD1_q_a[27]_PORT_A_data_in_reg, , XD1_q_a[27]_PORT_A_address_reg, , XD1_q_a[27]_PORT_A_write_enable_reg, XD1_q_a[27]_PORT_A_read_enable_reg, , , XD1_q_a[27]_PORT_A_byte_mask_reg, , XD1_q_a[27]_clock_0, , XD1_q_a[27]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[27]_PORT_A_data_out[0];


--XD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[28]_PORT_A_data_in = VB2L52;
XD1_q_a[28]_PORT_A_data_in_reg = DFFE(XD1_q_a[28]_PORT_A_data_in, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[28]_PORT_A_address_reg = DFFE(XD1_q_a[28]_PORT_A_address, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_write_enable = !Y1L2;
XD1_q_a[28]_PORT_A_write_enable_reg = DFFE(XD1_q_a[28]_PORT_A_write_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_read_enable = Y1L2;
XD1_q_a[28]_PORT_A_read_enable_reg = DFFE(XD1_q_a[28]_PORT_A_read_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[28]_PORT_A_byte_mask, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_clock_0 = CLOCK_50;
XD1_q_a[28]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[28]_PORT_A_data_out = MEMORY(XD1_q_a[28]_PORT_A_data_in_reg, , XD1_q_a[28]_PORT_A_address_reg, , XD1_q_a[28]_PORT_A_write_enable_reg, XD1_q_a[28]_PORT_A_read_enable_reg, , , XD1_q_a[28]_PORT_A_byte_mask_reg, , XD1_q_a[28]_clock_0, , XD1_q_a[28]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[28]_PORT_A_data_out[0];


--XD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[29]_PORT_A_data_in = VB2L53;
XD1_q_a[29]_PORT_A_data_in_reg = DFFE(XD1_q_a[29]_PORT_A_data_in, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[29]_PORT_A_address_reg = DFFE(XD1_q_a[29]_PORT_A_address, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_write_enable = !Y1L2;
XD1_q_a[29]_PORT_A_write_enable_reg = DFFE(XD1_q_a[29]_PORT_A_write_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_read_enable = Y1L2;
XD1_q_a[29]_PORT_A_read_enable_reg = DFFE(XD1_q_a[29]_PORT_A_read_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[29]_PORT_A_byte_mask, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_clock_0 = CLOCK_50;
XD1_q_a[29]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[29]_PORT_A_data_out = MEMORY(XD1_q_a[29]_PORT_A_data_in_reg, , XD1_q_a[29]_PORT_A_address_reg, , XD1_q_a[29]_PORT_A_write_enable_reg, XD1_q_a[29]_PORT_A_read_enable_reg, , , XD1_q_a[29]_PORT_A_byte_mask_reg, , XD1_q_a[29]_clock_0, , XD1_q_a[29]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[29]_PORT_A_data_out[0];


--XD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[30]_PORT_A_data_in = VB2L54;
XD1_q_a[30]_PORT_A_data_in_reg = DFFE(XD1_q_a[30]_PORT_A_data_in, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[30]_PORT_A_address_reg = DFFE(XD1_q_a[30]_PORT_A_address, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_write_enable = !Y1L2;
XD1_q_a[30]_PORT_A_write_enable_reg = DFFE(XD1_q_a[30]_PORT_A_write_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_read_enable = Y1L2;
XD1_q_a[30]_PORT_A_read_enable_reg = DFFE(XD1_q_a[30]_PORT_A_read_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[30]_PORT_A_byte_mask, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_clock_0 = CLOCK_50;
XD1_q_a[30]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[30]_PORT_A_data_out = MEMORY(XD1_q_a[30]_PORT_A_data_in_reg, , XD1_q_a[30]_PORT_A_address_reg, , XD1_q_a[30]_PORT_A_write_enable_reg, XD1_q_a[30]_PORT_A_read_enable_reg, , , XD1_q_a[30]_PORT_A_byte_mask_reg, , XD1_q_a[30]_clock_0, , XD1_q_a[30]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[30]_PORT_A_data_out[0];


--XD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[31]_PORT_A_data_in = VB2L55;
XD1_q_a[31]_PORT_A_data_in_reg = DFFE(XD1_q_a[31]_PORT_A_data_in, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49]);
XD1_q_a[31]_PORT_A_address_reg = DFFE(XD1_q_a[31]_PORT_A_address, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_write_enable = !Y1L2;
XD1_q_a[31]_PORT_A_write_enable_reg = DFFE(XD1_q_a[31]_PORT_A_write_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_read_enable = Y1L2;
XD1_q_a[31]_PORT_A_read_enable_reg = DFFE(XD1_q_a[31]_PORT_A_read_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_byte_mask = VB2_src_data[35];
XD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[31]_PORT_A_byte_mask, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_clock_0 = CLOCK_50;
XD1_q_a[31]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[31]_PORT_A_data_out = MEMORY(XD1_q_a[31]_PORT_A_data_in_reg, , XD1_q_a[31]_PORT_A_address_reg, , XD1_q_a[31]_PORT_A_write_enable_reg, XD1_q_a[31]_PORT_A_read_enable_reg, , , XD1_q_a[31]_PORT_A_byte_mask_reg, , XD1_q_a[31]_clock_0, , XD1_q_a[31]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[31]_PORT_A_data_out[0];


--VC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

VC1_readdata[9] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[9],  ,  , !VC1_address[8]);


--SC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

SC1_d_writedata[9] = DFFEAS(XC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[9],  ,  , SC1L230);


--VC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

VC1_readdata[8] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[8],  ,  , !VC1_address[8]);


--SC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

SC1_d_writedata[8] = DFFEAS(XC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[8],  ,  , SC1L230);


--VC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

VC1_readdata[6] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[6],  ,  , !VC1_address[8]);


--VC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

VC1_readdata[10] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[10],  ,  , !VC1_address[8]);


--SC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

SC1_d_writedata[10] = DFFEAS(XC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[10],  ,  , SC1L230);


--VC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

VC1_readdata[17] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[17],  ,  , !VC1_address[8]);


--SC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

SC1_d_writedata[17] = DFFEAS(XC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[17],  ,  , SC1L525);


--VC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

VC1_readdata[18] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[18],  ,  , !VC1_address[8]);


--SC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

SC1_d_writedata[18] = DFFEAS(XC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[18],  ,  , SC1L525);


--SC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

SC1_E_shift_rot_result[18] = DFFEAS(SC1L443, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[18],  ,  , SC1_E_new_inst);


--VC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

VC1_readdata[19] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[19],  ,  , !VC1_address[8]);


--SC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

SC1_d_writedata[19] = DFFEAS(XC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[19],  ,  , SC1L525);


--VC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

VC1_readdata[21] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[21],  ,  , !VC1_address[8]);


--SC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

SC1_d_writedata[21] = DFFEAS(XC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[21],  ,  , SC1L525);


--VC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

VC1_readdata[20] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[20],  ,  , !VC1_address[8]);


--SC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

SC1_d_writedata[20] = DFFEAS(XC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[20],  ,  , SC1L525);


--ND1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

ND1_sr[17] = DFFEAS(ND1L64, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--KD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

KD1_MonAReg[10] = DFFEAS(KD1L3, CLOCK_50,  ,  , MD1L49, MD1_jdo[17],  ,  , MD1_take_action_ocimem_a);


--KD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
KD1L7_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L7 = SUM(KD1L7_adder_eqn);

--KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
KD1L8_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L8 = CARRY(KD1L8_adder_eqn);


--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[1]_PORT_A_data_in = DB1_wdata[1];
NB2_q_b[1]_PORT_A_data_in_reg = DFFE(NB2_q_b[1]_PORT_A_data_in, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[1]_PORT_A_address_reg = DFFE(NB2_q_b[1]_PORT_A_address, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[1]_PORT_B_address_reg = DFFE(NB2_q_b[1]_PORT_B_address, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[1]_PORT_A_write_enable_reg = DFFE(NB2_q_b[1]_PORT_A_write_enable, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_read_enable = VCC;
NB2_q_b[1]_PORT_B_read_enable_reg = DFFE(NB2_q_b[1]_PORT_B_read_enable, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_clock_0 = CLOCK_50;
NB2_q_b[1]_clock_1 = CLOCK_50;
NB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[1]_clock_enable_1 = T1L73;
NB2_q_b[1]_PORT_B_data_out = MEMORY(NB2_q_b[1]_PORT_A_data_in_reg, , NB2_q_b[1]_PORT_A_address_reg, NB2_q_b[1]_PORT_B_address_reg, NB2_q_b[1]_PORT_A_write_enable_reg, , , NB2_q_b[1]_PORT_B_read_enable_reg, , , NB2_q_b[1]_clock_0, NB2_q_b[1]_clock_1, NB2_q_b[1]_clock_enable_0, NB2_q_b[1]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[1]_PORT_B_data_out[0];


--CB1_ram_block1a1 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a1_PORT_A_data_in = SC1_d_writedata[1];
CB1_ram_block1a1_PORT_A_data_in_reg = DFFE(CB1_ram_block1a1_PORT_A_data_in, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a1_PORT_A_address_reg = DFFE(CB1_ram_block1a1_PORT_A_address, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_PORT_A_write_enable = R1L2;
CB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a1_PORT_A_write_enable, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_PORT_A_read_enable = VCC;
CB1_ram_block1a1_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a1_PORT_A_read_enable, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_clock_0 = CLOCK_50;
CB1_ram_block1a1_PORT_A_data_out = MEMORY(CB1_ram_block1a1_PORT_A_data_in_reg, , CB1_ram_block1a1_PORT_A_address_reg, , CB1_ram_block1a1_PORT_A_write_enable_reg, CB1_ram_block1a1_PORT_A_read_enable_reg, , , , , CB1_ram_block1a1_clock_0, , , , , , , );
CB1_ram_block1a1 = CB1_ram_block1a1_PORT_A_data_out[0];


--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[2]_PORT_A_data_in = DB1_wdata[2];
NB2_q_b[2]_PORT_A_data_in_reg = DFFE(NB2_q_b[2]_PORT_A_data_in, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[2]_PORT_A_address_reg = DFFE(NB2_q_b[2]_PORT_A_address, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[2]_PORT_B_address_reg = DFFE(NB2_q_b[2]_PORT_B_address, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[2]_PORT_A_write_enable_reg = DFFE(NB2_q_b[2]_PORT_A_write_enable, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_read_enable = VCC;
NB2_q_b[2]_PORT_B_read_enable_reg = DFFE(NB2_q_b[2]_PORT_B_read_enable, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_clock_0 = CLOCK_50;
NB2_q_b[2]_clock_1 = CLOCK_50;
NB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[2]_clock_enable_1 = T1L73;
NB2_q_b[2]_PORT_B_data_out = MEMORY(NB2_q_b[2]_PORT_A_data_in_reg, , NB2_q_b[2]_PORT_A_address_reg, NB2_q_b[2]_PORT_B_address_reg, NB2_q_b[2]_PORT_A_write_enable_reg, , , NB2_q_b[2]_PORT_B_read_enable_reg, , , NB2_q_b[2]_clock_0, NB2_q_b[2]_clock_1, NB2_q_b[2]_clock_enable_0, NB2_q_b[2]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[2]_PORT_B_data_out[0];


--CB1_ram_block1a2 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a2_PORT_A_data_in = SC1_d_writedata[2];
CB1_ram_block1a2_PORT_A_data_in_reg = DFFE(CB1_ram_block1a2_PORT_A_data_in, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a2_PORT_A_address_reg = DFFE(CB1_ram_block1a2_PORT_A_address, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_PORT_A_write_enable = R1L2;
CB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a2_PORT_A_write_enable, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_PORT_A_read_enable = VCC;
CB1_ram_block1a2_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a2_PORT_A_read_enable, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_clock_0 = CLOCK_50;
CB1_ram_block1a2_PORT_A_data_out = MEMORY(CB1_ram_block1a2_PORT_A_data_in_reg, , CB1_ram_block1a2_PORT_A_address_reg, , CB1_ram_block1a2_PORT_A_write_enable_reg, CB1_ram_block1a2_PORT_A_read_enable_reg, , , , , CB1_ram_block1a2_clock_0, , , , , , , );
CB1_ram_block1a2 = CB1_ram_block1a2_PORT_A_data_out[0];


--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[3]_PORT_A_data_in = DB1_wdata[3];
NB2_q_b[3]_PORT_A_data_in_reg = DFFE(NB2_q_b[3]_PORT_A_data_in, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[3]_PORT_A_address_reg = DFFE(NB2_q_b[3]_PORT_A_address, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[3]_PORT_B_address_reg = DFFE(NB2_q_b[3]_PORT_B_address, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[3]_PORT_A_write_enable_reg = DFFE(NB2_q_b[3]_PORT_A_write_enable, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_read_enable = VCC;
NB2_q_b[3]_PORT_B_read_enable_reg = DFFE(NB2_q_b[3]_PORT_B_read_enable, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_clock_0 = CLOCK_50;
NB2_q_b[3]_clock_1 = CLOCK_50;
NB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[3]_clock_enable_1 = T1L73;
NB2_q_b[3]_PORT_B_data_out = MEMORY(NB2_q_b[3]_PORT_A_data_in_reg, , NB2_q_b[3]_PORT_A_address_reg, NB2_q_b[3]_PORT_B_address_reg, NB2_q_b[3]_PORT_A_write_enable_reg, , , NB2_q_b[3]_PORT_B_read_enable_reg, , , NB2_q_b[3]_clock_0, NB2_q_b[3]_clock_1, NB2_q_b[3]_clock_enable_0, NB2_q_b[3]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[3]_PORT_B_data_out[0];


--CB1_ram_block1a3 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a3_PORT_A_data_in = SC1_d_writedata[3];
CB1_ram_block1a3_PORT_A_data_in_reg = DFFE(CB1_ram_block1a3_PORT_A_data_in, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a3_PORT_A_address_reg = DFFE(CB1_ram_block1a3_PORT_A_address, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_PORT_A_write_enable = R1L2;
CB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a3_PORT_A_write_enable, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_PORT_A_read_enable = VCC;
CB1_ram_block1a3_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a3_PORT_A_read_enable, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_clock_0 = CLOCK_50;
CB1_ram_block1a3_PORT_A_data_out = MEMORY(CB1_ram_block1a3_PORT_A_data_in_reg, , CB1_ram_block1a3_PORT_A_address_reg, , CB1_ram_block1a3_PORT_A_write_enable_reg, CB1_ram_block1a3_PORT_A_read_enable_reg, , , , , CB1_ram_block1a3_clock_0, , , , , , , );
CB1_ram_block1a3 = CB1_ram_block1a3_PORT_A_data_out[0];


--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[4]_PORT_A_data_in = DB1_wdata[4];
NB2_q_b[4]_PORT_A_data_in_reg = DFFE(NB2_q_b[4]_PORT_A_data_in, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[4]_PORT_A_address_reg = DFFE(NB2_q_b[4]_PORT_A_address, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[4]_PORT_B_address_reg = DFFE(NB2_q_b[4]_PORT_B_address, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[4]_PORT_A_write_enable_reg = DFFE(NB2_q_b[4]_PORT_A_write_enable, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_read_enable = VCC;
NB2_q_b[4]_PORT_B_read_enable_reg = DFFE(NB2_q_b[4]_PORT_B_read_enable, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_clock_0 = CLOCK_50;
NB2_q_b[4]_clock_1 = CLOCK_50;
NB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[4]_clock_enable_1 = T1L73;
NB2_q_b[4]_PORT_B_data_out = MEMORY(NB2_q_b[4]_PORT_A_data_in_reg, , NB2_q_b[4]_PORT_A_address_reg, NB2_q_b[4]_PORT_B_address_reg, NB2_q_b[4]_PORT_A_write_enable_reg, , , NB2_q_b[4]_PORT_B_read_enable_reg, , , NB2_q_b[4]_clock_0, NB2_q_b[4]_clock_1, NB2_q_b[4]_clock_enable_0, NB2_q_b[4]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[4]_PORT_B_data_out[0];


--CB1_ram_block1a4 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a4_PORT_A_data_in = SC1_d_writedata[4];
CB1_ram_block1a4_PORT_A_data_in_reg = DFFE(CB1_ram_block1a4_PORT_A_data_in, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a4_PORT_A_address_reg = DFFE(CB1_ram_block1a4_PORT_A_address, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_PORT_A_write_enable = R1L2;
CB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a4_PORT_A_write_enable, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_PORT_A_read_enable = VCC;
CB1_ram_block1a4_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a4_PORT_A_read_enable, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_clock_0 = CLOCK_50;
CB1_ram_block1a4_PORT_A_data_out = MEMORY(CB1_ram_block1a4_PORT_A_data_in_reg, , CB1_ram_block1a4_PORT_A_address_reg, , CB1_ram_block1a4_PORT_A_write_enable_reg, CB1_ram_block1a4_PORT_A_read_enable_reg, , , , , CB1_ram_block1a4_clock_0, , , , , , , );
CB1_ram_block1a4 = CB1_ram_block1a4_PORT_A_data_out[0];


--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[5]_PORT_A_data_in = DB1_wdata[5];
NB2_q_b[5]_PORT_A_data_in_reg = DFFE(NB2_q_b[5]_PORT_A_data_in, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[5]_PORT_A_address_reg = DFFE(NB2_q_b[5]_PORT_A_address, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[5]_PORT_B_address_reg = DFFE(NB2_q_b[5]_PORT_B_address, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[5]_PORT_A_write_enable_reg = DFFE(NB2_q_b[5]_PORT_A_write_enable, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_read_enable = VCC;
NB2_q_b[5]_PORT_B_read_enable_reg = DFFE(NB2_q_b[5]_PORT_B_read_enable, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_clock_0 = CLOCK_50;
NB2_q_b[5]_clock_1 = CLOCK_50;
NB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[5]_clock_enable_1 = T1L73;
NB2_q_b[5]_PORT_B_data_out = MEMORY(NB2_q_b[5]_PORT_A_data_in_reg, , NB2_q_b[5]_PORT_A_address_reg, NB2_q_b[5]_PORT_B_address_reg, NB2_q_b[5]_PORT_A_write_enable_reg, , , NB2_q_b[5]_PORT_B_read_enable_reg, , , NB2_q_b[5]_clock_0, NB2_q_b[5]_clock_1, NB2_q_b[5]_clock_enable_0, NB2_q_b[5]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[5]_PORT_B_data_out[0];


--CB1_ram_block1a5 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a5_PORT_A_data_in = SC1_d_writedata[5];
CB1_ram_block1a5_PORT_A_data_in_reg = DFFE(CB1_ram_block1a5_PORT_A_data_in, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a5_PORT_A_address_reg = DFFE(CB1_ram_block1a5_PORT_A_address, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_PORT_A_write_enable = R1L2;
CB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a5_PORT_A_write_enable, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_PORT_A_read_enable = VCC;
CB1_ram_block1a5_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a5_PORT_A_read_enable, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_clock_0 = CLOCK_50;
CB1_ram_block1a5_PORT_A_data_out = MEMORY(CB1_ram_block1a5_PORT_A_data_in_reg, , CB1_ram_block1a5_PORT_A_address_reg, , CB1_ram_block1a5_PORT_A_write_enable_reg, CB1_ram_block1a5_PORT_A_read_enable_reg, , , , , CB1_ram_block1a5_clock_0, , , , , , , );
CB1_ram_block1a5 = CB1_ram_block1a5_PORT_A_data_out[0];


--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[6]_PORT_A_data_in = DB1_wdata[6];
NB2_q_b[6]_PORT_A_data_in_reg = DFFE(NB2_q_b[6]_PORT_A_data_in, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[6]_PORT_A_address_reg = DFFE(NB2_q_b[6]_PORT_A_address, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[6]_PORT_B_address_reg = DFFE(NB2_q_b[6]_PORT_B_address, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[6]_PORT_A_write_enable_reg = DFFE(NB2_q_b[6]_PORT_A_write_enable, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_read_enable = VCC;
NB2_q_b[6]_PORT_B_read_enable_reg = DFFE(NB2_q_b[6]_PORT_B_read_enable, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_clock_0 = CLOCK_50;
NB2_q_b[6]_clock_1 = CLOCK_50;
NB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[6]_clock_enable_1 = T1L73;
NB2_q_b[6]_PORT_B_data_out = MEMORY(NB2_q_b[6]_PORT_A_data_in_reg, , NB2_q_b[6]_PORT_A_address_reg, NB2_q_b[6]_PORT_B_address_reg, NB2_q_b[6]_PORT_A_write_enable_reg, , , NB2_q_b[6]_PORT_B_read_enable_reg, , , NB2_q_b[6]_clock_0, NB2_q_b[6]_clock_1, NB2_q_b[6]_clock_enable_0, NB2_q_b[6]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[6]_PORT_B_data_out[0];


--CB1_ram_block1a6 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a6_PORT_A_data_in = SC1_d_writedata[6];
CB1_ram_block1a6_PORT_A_data_in_reg = DFFE(CB1_ram_block1a6_PORT_A_data_in, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a6_PORT_A_address_reg = DFFE(CB1_ram_block1a6_PORT_A_address, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_PORT_A_write_enable = R1L2;
CB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a6_PORT_A_write_enable, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_PORT_A_read_enable = VCC;
CB1_ram_block1a6_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a6_PORT_A_read_enable, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_clock_0 = CLOCK_50;
CB1_ram_block1a6_PORT_A_data_out = MEMORY(CB1_ram_block1a6_PORT_A_data_in_reg, , CB1_ram_block1a6_PORT_A_address_reg, , CB1_ram_block1a6_PORT_A_write_enable_reg, CB1_ram_block1a6_PORT_A_read_enable_reg, , , , , CB1_ram_block1a6_clock_0, , , , , , , );
CB1_ram_block1a6 = CB1_ram_block1a6_PORT_A_data_out[0];


--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[7]_PORT_A_data_in = DB1_wdata[7];
NB2_q_b[7]_PORT_A_data_in_reg = DFFE(NB2_q_b[7]_PORT_A_data_in, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[7]_PORT_A_address_reg = DFFE(NB2_q_b[7]_PORT_A_address, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[7]_PORT_B_address_reg = DFFE(NB2_q_b[7]_PORT_B_address, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[7]_PORT_A_write_enable_reg = DFFE(NB2_q_b[7]_PORT_A_write_enable, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_read_enable = VCC;
NB2_q_b[7]_PORT_B_read_enable_reg = DFFE(NB2_q_b[7]_PORT_B_read_enable, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_clock_0 = CLOCK_50;
NB2_q_b[7]_clock_1 = CLOCK_50;
NB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[7]_clock_enable_1 = T1L73;
NB2_q_b[7]_PORT_B_data_out = MEMORY(NB2_q_b[7]_PORT_A_data_in_reg, , NB2_q_b[7]_PORT_A_address_reg, NB2_q_b[7]_PORT_B_address_reg, NB2_q_b[7]_PORT_A_write_enable_reg, , , NB2_q_b[7]_PORT_B_read_enable_reg, , , NB2_q_b[7]_clock_0, NB2_q_b[7]_clock_1, NB2_q_b[7]_clock_enable_0, NB2_q_b[7]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[7]_PORT_B_data_out[0];


--CB1_ram_block1a7 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a7_PORT_A_data_in = SC1_d_writedata[7];
CB1_ram_block1a7_PORT_A_data_in_reg = DFFE(CB1_ram_block1a7_PORT_A_data_in, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a7_PORT_A_address_reg = DFFE(CB1_ram_block1a7_PORT_A_address, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_PORT_A_write_enable = R1L2;
CB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a7_PORT_A_write_enable, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_PORT_A_read_enable = VCC;
CB1_ram_block1a7_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a7_PORT_A_read_enable, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_clock_0 = CLOCK_50;
CB1_ram_block1a7_PORT_A_data_out = MEMORY(CB1_ram_block1a7_PORT_A_data_in_reg, , CB1_ram_block1a7_PORT_A_address_reg, , CB1_ram_block1a7_PORT_A_write_enable_reg, CB1_ram_block1a7_PORT_A_read_enable_reg, , , , , CB1_ram_block1a7_clock_0, , , , , , , );
CB1_ram_block1a7 = CB1_ram_block1a7_PORT_A_data_out[0];


--NB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[0]_PORT_A_data_in = SC1_d_writedata[0];
NB1_q_b[0]_PORT_A_data_in_reg = DFFE(NB1_q_b[0]_PORT_A_data_in, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[0]_PORT_A_address_reg = DFFE(NB1_q_b[0]_PORT_A_address, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[0]_PORT_B_address_reg = DFFE(NB1_q_b[0]_PORT_B_address, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[0]_PORT_A_write_enable_reg = DFFE(NB1_q_b[0]_PORT_A_write_enable, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_read_enable = VCC;
NB1_q_b[0]_PORT_B_read_enable_reg = DFFE(NB1_q_b[0]_PORT_B_read_enable, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_clock_0 = CLOCK_50;
NB1_q_b[0]_clock_1 = CLOCK_50;
NB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[0]_clock_enable_1 = T1L83;
NB1_q_b[0]_PORT_B_data_out = MEMORY(NB1_q_b[0]_PORT_A_data_in_reg, , NB1_q_b[0]_PORT_A_address_reg, NB1_q_b[0]_PORT_B_address_reg, NB1_q_b[0]_PORT_A_write_enable_reg, , , NB1_q_b[0]_PORT_B_read_enable_reg, , , NB1_q_b[0]_clock_0, NB1_q_b[0]_clock_1, NB1_q_b[0]_clock_enable_0, NB1_q_b[0]_clock_enable_1, , , , );
NB1_q_b[0] = NB1_q_b[0]_PORT_B_data_out[0];


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L11, DB1_count[5], !A1L3, !A1L9, DB1L57);


--ND1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

ND1_sr[25] = DFFEAS(ND1L66, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

ND1_sr[5] = DFFEAS(ND1L67, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

AD1_break_readreg[3] = DFFEAS(MD1_jdo[3], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

KD1_MonDReg[3] = DFFEAS(MD1_jdo[6], CLOCK_50,  ,  , KD1L51, WD1_q_a[3],  , KD1L50, !MD1_take_action_ocimem_b);


--WD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[2]_PORT_A_data_in = KD1L130;
WD1_q_a[2]_PORT_A_data_in_reg = DFFE(WD1_q_a[2]_PORT_A_data_in, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[2]_PORT_A_address_reg = DFFE(WD1_q_a[2]_PORT_A_address, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_write_enable = KD1L160;
WD1_q_a[2]_PORT_A_write_enable_reg = DFFE(WD1_q_a[2]_PORT_A_write_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_read_enable = !KD1L160;
WD1_q_a[2]_PORT_A_read_enable_reg = DFFE(WD1_q_a[2]_PORT_A_read_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_byte_mask = KD1L123;
WD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[2]_PORT_A_byte_mask, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_clock_0 = CLOCK_50;
WD1_q_a[2]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[2]_PORT_A_data_out = MEMORY(WD1_q_a[2]_PORT_A_data_in_reg, , WD1_q_a[2]_PORT_A_address_reg, , WD1_q_a[2]_PORT_A_write_enable_reg, WD1_q_a[2]_PORT_A_read_enable_reg, , , WD1_q_a[2]_PORT_A_byte_mask_reg, , WD1_q_a[2]_clock_0, , WD1_q_a[2]_clock_enable_0, , , , , );
WD1_q_a[2] = WD1_q_a[2]_PORT_A_data_out[0];


--KD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
KD1L11_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L11 = SUM(KD1L11_adder_eqn);

--KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
KD1L12_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L12 = CARRY(KD1L12_adder_eqn);


--KD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
KD1L15_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L12 );
KD1L15 = SUM(KD1L15_adder_eqn);

--KD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
KD1L16_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L12 );
KD1L16 = CARRY(KD1L16_adder_eqn);


--KD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
KD1L19_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L16 );
KD1L19 = SUM(KD1L19_adder_eqn);

--KD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
KD1L20_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L16 );
KD1L20 = CARRY(KD1L20_adder_eqn);


--KD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
KD1L23_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L20 );
KD1L23 = SUM(KD1L23_adder_eqn);

--KD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
KD1L24_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L20 );
KD1L24 = CARRY(KD1L24_adder_eqn);


--KD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
KD1L27_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L27 = SUM(KD1L27_adder_eqn);

--KD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
KD1L28_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L28 = CARRY(KD1L28_adder_eqn);


--KD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
KD1L31_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L31 = SUM(KD1L31_adder_eqn);

--KD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
KD1L32_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L32 = CARRY(KD1L32_adder_eqn);


--KD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
KD1L35_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L35 = SUM(KD1L35_adder_eqn);

--KD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
KD1L36_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L36 = CARRY(KD1L36_adder_eqn);


--CB1_ram_block1a8 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a8_PORT_A_data_in = SC1_d_writedata[8];
CB1_ram_block1a8_PORT_A_data_in_reg = DFFE(CB1_ram_block1a8_PORT_A_data_in, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a8_PORT_A_address_reg = DFFE(CB1_ram_block1a8_PORT_A_address, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_PORT_A_write_enable = R1L2;
CB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a8_PORT_A_write_enable, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_PORT_A_read_enable = VCC;
CB1_ram_block1a8_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a8_PORT_A_read_enable, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_clock_0 = CLOCK_50;
CB1_ram_block1a8_PORT_A_data_out = MEMORY(CB1_ram_block1a8_PORT_A_data_in_reg, , CB1_ram_block1a8_PORT_A_address_reg, , CB1_ram_block1a8_PORT_A_write_enable_reg, CB1_ram_block1a8_PORT_A_read_enable_reg, , , , , CB1_ram_block1a8_clock_0, , , , , , , );
CB1_ram_block1a8 = CB1_ram_block1a8_PORT_A_data_out[0];


--YB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

YB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , T1_read_0);


--SC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

SC1_av_ld_byte3_data[0] = DFFEAS(GC1_src_data[24], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
SC1L134_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1_E_src1[30] ) + ( SC1L139 );
SC1L134 = SUM(SC1L134_adder_eqn);

--SC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
SC1L135_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1_E_src1[30] ) + ( SC1L139 );
SC1L135 = CARRY(SC1L135_adder_eqn);


--SC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

SC1_W_alu_result[16] = DFFEAS(SC1L321, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

SC1_W_alu_result[22] = DFFEAS(SC1L327, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

SC1_W_alu_result[21] = DFFEAS(SC1L326, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

SC1_W_alu_result[20] = DFFEAS(SC1L325, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

SC1_W_alu_result[19] = DFFEAS(SC1L324, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

SC1_W_alu_result[18] = DFFEAS(SC1L323, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

SC1_W_alu_result[17] = DFFEAS(SC1L322, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

SC1_W_alu_result[24] = DFFEAS(SC1L329, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

SC1_W_alu_result[23] = DFFEAS(SC1L328, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

SC1_av_ld_byte3_data[2] = DFFEAS(GC1_src_data[26], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

SC1_W_alu_result[26] = DFFEAS(SC1L331, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

SC1_av_ld_byte3_data[1] = DFFEAS(GC1_src_data[25], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

SC1_W_alu_result[25] = DFFEAS(SC1L330, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

SC1_av_ld_byte3_data[4] = DFFEAS(GC1_src_data[28], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

SC1_W_alu_result[28] = DFFEAS(SC1L333, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

SC1_av_ld_byte3_data[3] = DFFEAS(GC1_src_data[27], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

SC1_W_alu_result[27] = DFFEAS(SC1L332, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

SC1_av_ld_byte3_data[7] = DFFEAS(GC1_src_data[31], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

SC1_W_alu_result[31] = DFFEAS(SC1L336, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

SC1_av_ld_byte3_data[6] = DFFEAS(GC1_src_data[30], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

SC1_W_alu_result[30] = DFFEAS(SC1L335, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--SC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

SC1_av_ld_byte3_data[5] = DFFEAS(GC1_src_data[29], CLOCK_50, !Z1_r_sync_rst,  , !SC1L944, SC1L829,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

SC1_W_alu_result[29] = DFFEAS(SC1L334, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L337,  );


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--SC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

SC1_E_shift_rot_result[30] = DFFEAS(SC1L455, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[30],  ,  , SC1_E_new_inst);


--WD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[22]_PORT_A_data_in = KD1L150;
WD1_q_a[22]_PORT_A_data_in_reg = DFFE(WD1_q_a[22]_PORT_A_data_in, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[22]_PORT_A_address_reg = DFFE(WD1_q_a[22]_PORT_A_address, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_write_enable = KD1L160;
WD1_q_a[22]_PORT_A_write_enable_reg = DFFE(WD1_q_a[22]_PORT_A_write_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_read_enable = !KD1L160;
WD1_q_a[22]_PORT_A_read_enable_reg = DFFE(WD1_q_a[22]_PORT_A_read_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_byte_mask = KD1L125;
WD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[22]_PORT_A_byte_mask, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_clock_0 = CLOCK_50;
WD1_q_a[22]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[22]_PORT_A_data_out = MEMORY(WD1_q_a[22]_PORT_A_data_in_reg, , WD1_q_a[22]_PORT_A_address_reg, , WD1_q_a[22]_PORT_A_write_enable_reg, WD1_q_a[22]_PORT_A_read_enable_reg, , , WD1_q_a[22]_PORT_A_byte_mask_reg, , WD1_q_a[22]_clock_0, , WD1_q_a[22]_clock_enable_0, , , , , );
WD1_q_a[22] = WD1_q_a[22]_PORT_A_data_out[0];


--ND1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

ND1_sr[21] = DFFEAS(ND1L68, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

ND1_sr[20] = DFFEAS(ND1L69, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--WD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[23]_PORT_A_data_in = KD1L151;
WD1_q_a[23]_PORT_A_data_in_reg = DFFE(WD1_q_a[23]_PORT_A_data_in, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[23]_PORT_A_address_reg = DFFE(WD1_q_a[23]_PORT_A_address, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_write_enable = KD1L160;
WD1_q_a[23]_PORT_A_write_enable_reg = DFFE(WD1_q_a[23]_PORT_A_write_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_read_enable = !KD1L160;
WD1_q_a[23]_PORT_A_read_enable_reg = DFFE(WD1_q_a[23]_PORT_A_read_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_byte_mask = KD1L125;
WD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[23]_PORT_A_byte_mask, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_clock_0 = CLOCK_50;
WD1_q_a[23]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[23]_PORT_A_data_out = MEMORY(WD1_q_a[23]_PORT_A_data_in_reg, , WD1_q_a[23]_PORT_A_address_reg, , WD1_q_a[23]_PORT_A_write_enable_reg, WD1_q_a[23]_PORT_A_read_enable_reg, , , WD1_q_a[23]_PORT_A_byte_mask_reg, , WD1_q_a[23]_clock_0, , WD1_q_a[23]_clock_enable_0, , , , , );
WD1_q_a[23] = WD1_q_a[23]_PORT_A_data_out[0];


--WD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[24]_PORT_A_data_in = KD1L152;
WD1_q_a[24]_PORT_A_data_in_reg = DFFE(WD1_q_a[24]_PORT_A_data_in, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[24]_PORT_A_address_reg = DFFE(WD1_q_a[24]_PORT_A_address, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_write_enable = KD1L160;
WD1_q_a[24]_PORT_A_write_enable_reg = DFFE(WD1_q_a[24]_PORT_A_write_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_read_enable = !KD1L160;
WD1_q_a[24]_PORT_A_read_enable_reg = DFFE(WD1_q_a[24]_PORT_A_read_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_byte_mask = KD1L126;
WD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[24]_PORT_A_byte_mask, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_clock_0 = CLOCK_50;
WD1_q_a[24]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[24]_PORT_A_data_out = MEMORY(WD1_q_a[24]_PORT_A_data_in_reg, , WD1_q_a[24]_PORT_A_address_reg, , WD1_q_a[24]_PORT_A_write_enable_reg, WD1_q_a[24]_PORT_A_read_enable_reg, , , WD1_q_a[24]_PORT_A_byte_mask_reg, , WD1_q_a[24]_clock_0, , WD1_q_a[24]_clock_enable_0, , , , , );
WD1_q_a[24] = WD1_q_a[24]_PORT_A_data_out[0];


--WD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[25]_PORT_A_data_in = KD1L153;
WD1_q_a[25]_PORT_A_data_in_reg = DFFE(WD1_q_a[25]_PORT_A_data_in, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[25]_PORT_A_address_reg = DFFE(WD1_q_a[25]_PORT_A_address, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_write_enable = KD1L160;
WD1_q_a[25]_PORT_A_write_enable_reg = DFFE(WD1_q_a[25]_PORT_A_write_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_read_enable = !KD1L160;
WD1_q_a[25]_PORT_A_read_enable_reg = DFFE(WD1_q_a[25]_PORT_A_read_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_byte_mask = KD1L126;
WD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[25]_PORT_A_byte_mask, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_clock_0 = CLOCK_50;
WD1_q_a[25]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[25]_PORT_A_data_out = MEMORY(WD1_q_a[25]_PORT_A_data_in_reg, , WD1_q_a[25]_PORT_A_address_reg, , WD1_q_a[25]_PORT_A_write_enable_reg, WD1_q_a[25]_PORT_A_read_enable_reg, , , WD1_q_a[25]_PORT_A_byte_mask_reg, , WD1_q_a[25]_clock_0, , WD1_q_a[25]_clock_enable_0, , , , , );
WD1_q_a[25] = WD1_q_a[25]_PORT_A_data_out[0];


--WD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[26]_PORT_A_data_in = KD1L154;
WD1_q_a[26]_PORT_A_data_in_reg = DFFE(WD1_q_a[26]_PORT_A_data_in, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[26]_PORT_A_address_reg = DFFE(WD1_q_a[26]_PORT_A_address, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_write_enable = KD1L160;
WD1_q_a[26]_PORT_A_write_enable_reg = DFFE(WD1_q_a[26]_PORT_A_write_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_read_enable = !KD1L160;
WD1_q_a[26]_PORT_A_read_enable_reg = DFFE(WD1_q_a[26]_PORT_A_read_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_byte_mask = KD1L126;
WD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[26]_PORT_A_byte_mask, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_clock_0 = CLOCK_50;
WD1_q_a[26]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[26]_PORT_A_data_out = MEMORY(WD1_q_a[26]_PORT_A_data_in_reg, , WD1_q_a[26]_PORT_A_address_reg, , WD1_q_a[26]_PORT_A_write_enable_reg, WD1_q_a[26]_PORT_A_read_enable_reg, , , WD1_q_a[26]_PORT_A_byte_mask_reg, , WD1_q_a[26]_clock_0, , WD1_q_a[26]_clock_enable_0, , , , , );
WD1_q_a[26] = WD1_q_a[26]_PORT_A_data_out[0];


--WD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[11]_PORT_A_data_in = KD1L139;
WD1_q_a[11]_PORT_A_data_in_reg = DFFE(WD1_q_a[11]_PORT_A_data_in, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[11]_PORT_A_address_reg = DFFE(WD1_q_a[11]_PORT_A_address, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_write_enable = KD1L160;
WD1_q_a[11]_PORT_A_write_enable_reg = DFFE(WD1_q_a[11]_PORT_A_write_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_read_enable = !KD1L160;
WD1_q_a[11]_PORT_A_read_enable_reg = DFFE(WD1_q_a[11]_PORT_A_read_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_byte_mask = KD1L124;
WD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[11]_PORT_A_byte_mask, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_clock_0 = CLOCK_50;
WD1_q_a[11]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[11]_PORT_A_data_out = MEMORY(WD1_q_a[11]_PORT_A_data_in_reg, , WD1_q_a[11]_PORT_A_address_reg, , WD1_q_a[11]_PORT_A_write_enable_reg, WD1_q_a[11]_PORT_A_read_enable_reg, , , WD1_q_a[11]_PORT_A_byte_mask_reg, , WD1_q_a[11]_clock_0, , WD1_q_a[11]_clock_enable_0, , , , , );
WD1_q_a[11] = WD1_q_a[11]_PORT_A_data_out[0];


--WD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[12]_PORT_A_data_in = KD1L140;
WD1_q_a[12]_PORT_A_data_in_reg = DFFE(WD1_q_a[12]_PORT_A_data_in, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[12]_PORT_A_address_reg = DFFE(WD1_q_a[12]_PORT_A_address, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_write_enable = KD1L160;
WD1_q_a[12]_PORT_A_write_enable_reg = DFFE(WD1_q_a[12]_PORT_A_write_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_read_enable = !KD1L160;
WD1_q_a[12]_PORT_A_read_enable_reg = DFFE(WD1_q_a[12]_PORT_A_read_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_byte_mask = KD1L124;
WD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[12]_PORT_A_byte_mask, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_clock_0 = CLOCK_50;
WD1_q_a[12]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[12]_PORT_A_data_out = MEMORY(WD1_q_a[12]_PORT_A_data_in_reg, , WD1_q_a[12]_PORT_A_address_reg, , WD1_q_a[12]_PORT_A_write_enable_reg, WD1_q_a[12]_PORT_A_read_enable_reg, , , WD1_q_a[12]_PORT_A_byte_mask_reg, , WD1_q_a[12]_clock_0, , WD1_q_a[12]_clock_enable_0, , , , , );
WD1_q_a[12] = WD1_q_a[12]_PORT_A_data_out[0];


--WD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[13]_PORT_A_data_in = KD1L141;
WD1_q_a[13]_PORT_A_data_in_reg = DFFE(WD1_q_a[13]_PORT_A_data_in, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[13]_PORT_A_address_reg = DFFE(WD1_q_a[13]_PORT_A_address, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_write_enable = KD1L160;
WD1_q_a[13]_PORT_A_write_enable_reg = DFFE(WD1_q_a[13]_PORT_A_write_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_read_enable = !KD1L160;
WD1_q_a[13]_PORT_A_read_enable_reg = DFFE(WD1_q_a[13]_PORT_A_read_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_byte_mask = KD1L124;
WD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[13]_PORT_A_byte_mask, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_clock_0 = CLOCK_50;
WD1_q_a[13]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[13]_PORT_A_data_out = MEMORY(WD1_q_a[13]_PORT_A_data_in_reg, , WD1_q_a[13]_PORT_A_address_reg, , WD1_q_a[13]_PORT_A_write_enable_reg, WD1_q_a[13]_PORT_A_read_enable_reg, , , WD1_q_a[13]_PORT_A_byte_mask_reg, , WD1_q_a[13]_clock_0, , WD1_q_a[13]_clock_enable_0, , , , , );
WD1_q_a[13] = WD1_q_a[13]_PORT_A_data_out[0];


--WD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[14]_PORT_A_data_in = KD1L142;
WD1_q_a[14]_PORT_A_data_in_reg = DFFE(WD1_q_a[14]_PORT_A_data_in, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[14]_PORT_A_address_reg = DFFE(WD1_q_a[14]_PORT_A_address, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_write_enable = KD1L160;
WD1_q_a[14]_PORT_A_write_enable_reg = DFFE(WD1_q_a[14]_PORT_A_write_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_read_enable = !KD1L160;
WD1_q_a[14]_PORT_A_read_enable_reg = DFFE(WD1_q_a[14]_PORT_A_read_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_byte_mask = KD1L124;
WD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[14]_PORT_A_byte_mask, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_clock_0 = CLOCK_50;
WD1_q_a[14]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[14]_PORT_A_data_out = MEMORY(WD1_q_a[14]_PORT_A_data_in_reg, , WD1_q_a[14]_PORT_A_address_reg, , WD1_q_a[14]_PORT_A_write_enable_reg, WD1_q_a[14]_PORT_A_read_enable_reg, , , WD1_q_a[14]_PORT_A_byte_mask_reg, , WD1_q_a[14]_clock_0, , WD1_q_a[14]_clock_enable_0, , , , , );
WD1_q_a[14] = WD1_q_a[14]_PORT_A_data_out[0];


--WD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[15]_PORT_A_data_in = KD1L143;
WD1_q_a[15]_PORT_A_data_in_reg = DFFE(WD1_q_a[15]_PORT_A_data_in, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[15]_PORT_A_address_reg = DFFE(WD1_q_a[15]_PORT_A_address, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_write_enable = KD1L160;
WD1_q_a[15]_PORT_A_write_enable_reg = DFFE(WD1_q_a[15]_PORT_A_write_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_read_enable = !KD1L160;
WD1_q_a[15]_PORT_A_read_enable_reg = DFFE(WD1_q_a[15]_PORT_A_read_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_byte_mask = KD1L124;
WD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[15]_PORT_A_byte_mask, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_clock_0 = CLOCK_50;
WD1_q_a[15]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[15]_PORT_A_data_out = MEMORY(WD1_q_a[15]_PORT_A_data_in_reg, , WD1_q_a[15]_PORT_A_address_reg, , WD1_q_a[15]_PORT_A_write_enable_reg, WD1_q_a[15]_PORT_A_read_enable_reg, , , WD1_q_a[15]_PORT_A_byte_mask_reg, , WD1_q_a[15]_clock_0, , WD1_q_a[15]_clock_enable_0, , , , , );
WD1_q_a[15] = WD1_q_a[15]_PORT_A_data_out[0];


--WD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[16]_PORT_A_data_in = KD1L144;
WD1_q_a[16]_PORT_A_data_in_reg = DFFE(WD1_q_a[16]_PORT_A_data_in, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[16]_PORT_A_address_reg = DFFE(WD1_q_a[16]_PORT_A_address, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_write_enable = KD1L160;
WD1_q_a[16]_PORT_A_write_enable_reg = DFFE(WD1_q_a[16]_PORT_A_write_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_read_enable = !KD1L160;
WD1_q_a[16]_PORT_A_read_enable_reg = DFFE(WD1_q_a[16]_PORT_A_read_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_byte_mask = KD1L125;
WD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[16]_PORT_A_byte_mask, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_clock_0 = CLOCK_50;
WD1_q_a[16]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[16]_PORT_A_data_out = MEMORY(WD1_q_a[16]_PORT_A_data_in_reg, , WD1_q_a[16]_PORT_A_address_reg, , WD1_q_a[16]_PORT_A_write_enable_reg, WD1_q_a[16]_PORT_A_read_enable_reg, , , WD1_q_a[16]_PORT_A_byte_mask_reg, , WD1_q_a[16]_clock_0, , WD1_q_a[16]_clock_enable_0, , , , , );
WD1_q_a[16] = WD1_q_a[16]_PORT_A_data_out[0];


--WD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[3]_PORT_A_data_in = KD1L131;
WD1_q_a[3]_PORT_A_data_in_reg = DFFE(WD1_q_a[3]_PORT_A_data_in, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[3]_PORT_A_address_reg = DFFE(WD1_q_a[3]_PORT_A_address, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_write_enable = KD1L160;
WD1_q_a[3]_PORT_A_write_enable_reg = DFFE(WD1_q_a[3]_PORT_A_write_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_read_enable = !KD1L160;
WD1_q_a[3]_PORT_A_read_enable_reg = DFFE(WD1_q_a[3]_PORT_A_read_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_byte_mask = KD1L123;
WD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[3]_PORT_A_byte_mask, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_clock_0 = CLOCK_50;
WD1_q_a[3]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[3]_PORT_A_data_out = MEMORY(WD1_q_a[3]_PORT_A_data_in_reg, , WD1_q_a[3]_PORT_A_address_reg, , WD1_q_a[3]_PORT_A_write_enable_reg, WD1_q_a[3]_PORT_A_read_enable_reg, , , WD1_q_a[3]_PORT_A_byte_mask_reg, , WD1_q_a[3]_clock_0, , WD1_q_a[3]_clock_enable_0, , , , , );
WD1_q_a[3] = WD1_q_a[3]_PORT_A_data_out[0];


--WD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[4]_PORT_A_data_in = KD1L132;
WD1_q_a[4]_PORT_A_data_in_reg = DFFE(WD1_q_a[4]_PORT_A_data_in, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[4]_PORT_A_address_reg = DFFE(WD1_q_a[4]_PORT_A_address, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_write_enable = KD1L160;
WD1_q_a[4]_PORT_A_write_enable_reg = DFFE(WD1_q_a[4]_PORT_A_write_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_read_enable = !KD1L160;
WD1_q_a[4]_PORT_A_read_enable_reg = DFFE(WD1_q_a[4]_PORT_A_read_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_byte_mask = KD1L123;
WD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[4]_PORT_A_byte_mask, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_clock_0 = CLOCK_50;
WD1_q_a[4]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[4]_PORT_A_data_out = MEMORY(WD1_q_a[4]_PORT_A_data_in_reg, , WD1_q_a[4]_PORT_A_address_reg, , WD1_q_a[4]_PORT_A_write_enable_reg, WD1_q_a[4]_PORT_A_read_enable_reg, , , WD1_q_a[4]_PORT_A_byte_mask_reg, , WD1_q_a[4]_clock_0, , WD1_q_a[4]_clock_enable_0, , , , , );
WD1_q_a[4] = WD1_q_a[4]_PORT_A_data_out[0];


--WD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[5]_PORT_A_data_in = KD1L133;
WD1_q_a[5]_PORT_A_data_in_reg = DFFE(WD1_q_a[5]_PORT_A_data_in, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[5]_PORT_A_address_reg = DFFE(WD1_q_a[5]_PORT_A_address, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_write_enable = KD1L160;
WD1_q_a[5]_PORT_A_write_enable_reg = DFFE(WD1_q_a[5]_PORT_A_write_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_read_enable = !KD1L160;
WD1_q_a[5]_PORT_A_read_enable_reg = DFFE(WD1_q_a[5]_PORT_A_read_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_byte_mask = KD1L123;
WD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[5]_PORT_A_byte_mask, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_clock_0 = CLOCK_50;
WD1_q_a[5]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[5]_PORT_A_data_out = MEMORY(WD1_q_a[5]_PORT_A_data_in_reg, , WD1_q_a[5]_PORT_A_address_reg, , WD1_q_a[5]_PORT_A_write_enable_reg, WD1_q_a[5]_PORT_A_read_enable_reg, , , WD1_q_a[5]_PORT_A_byte_mask_reg, , WD1_q_a[5]_clock_0, , WD1_q_a[5]_clock_enable_0, , , , , );
WD1_q_a[5] = WD1_q_a[5]_PORT_A_data_out[0];


--WD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[7]_PORT_A_data_in = KD1L135;
WD1_q_a[7]_PORT_A_data_in_reg = DFFE(WD1_q_a[7]_PORT_A_data_in, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[7]_PORT_A_address_reg = DFFE(WD1_q_a[7]_PORT_A_address, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_write_enable = KD1L160;
WD1_q_a[7]_PORT_A_write_enable_reg = DFFE(WD1_q_a[7]_PORT_A_write_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_read_enable = !KD1L160;
WD1_q_a[7]_PORT_A_read_enable_reg = DFFE(WD1_q_a[7]_PORT_A_read_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_byte_mask = KD1L123;
WD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[7]_PORT_A_byte_mask, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_clock_0 = CLOCK_50;
WD1_q_a[7]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[7]_PORT_A_data_out = MEMORY(WD1_q_a[7]_PORT_A_data_in_reg, , WD1_q_a[7]_PORT_A_address_reg, , WD1_q_a[7]_PORT_A_write_enable_reg, WD1_q_a[7]_PORT_A_read_enable_reg, , , WD1_q_a[7]_PORT_A_byte_mask_reg, , WD1_q_a[7]_clock_0, , WD1_q_a[7]_clock_enable_0, , , , , );
WD1_q_a[7] = WD1_q_a[7]_PORT_A_data_out[0];


--VC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

VC1_readdata[27] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[27],  ,  , !VC1_address[8]);


--VC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

VC1_readdata[28] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[28],  ,  , !VC1_address[8]);


--VC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

VC1_readdata[29] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[29],  ,  , !VC1_address[8]);


--VC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

VC1_readdata[30] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[30],  ,  , !VC1_address[8]);


--VC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

VC1_readdata[31] = DFFEAS(ZC1L8, CLOCK_50,  ,  ,  , WD1_q_a[31],  ,  , !VC1_address[8]);


--WD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[9]_PORT_A_data_in = KD1L137;
WD1_q_a[9]_PORT_A_data_in_reg = DFFE(WD1_q_a[9]_PORT_A_data_in, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[9]_PORT_A_address_reg = DFFE(WD1_q_a[9]_PORT_A_address, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_write_enable = KD1L160;
WD1_q_a[9]_PORT_A_write_enable_reg = DFFE(WD1_q_a[9]_PORT_A_write_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_read_enable = !KD1L160;
WD1_q_a[9]_PORT_A_read_enable_reg = DFFE(WD1_q_a[9]_PORT_A_read_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_byte_mask = KD1L124;
WD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[9]_PORT_A_byte_mask, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_clock_0 = CLOCK_50;
WD1_q_a[9]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[9]_PORT_A_data_out = MEMORY(WD1_q_a[9]_PORT_A_data_in_reg, , WD1_q_a[9]_PORT_A_address_reg, , WD1_q_a[9]_PORT_A_write_enable_reg, WD1_q_a[9]_PORT_A_read_enable_reg, , , WD1_q_a[9]_PORT_A_byte_mask_reg, , WD1_q_a[9]_clock_0, , WD1_q_a[9]_clock_enable_0, , , , , );
WD1_q_a[9] = WD1_q_a[9]_PORT_A_data_out[0];


--WD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[8]_PORT_A_data_in = KD1L136;
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L160;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L160;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = KD1L124;
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = CLOCK_50;
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[8] = WD1_q_a[8]_PORT_A_data_out[0];


--WD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[6]_PORT_A_data_in = KD1L134;
WD1_q_a[6]_PORT_A_data_in_reg = DFFE(WD1_q_a[6]_PORT_A_data_in, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[6]_PORT_A_address_reg = DFFE(WD1_q_a[6]_PORT_A_address, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_write_enable = KD1L160;
WD1_q_a[6]_PORT_A_write_enable_reg = DFFE(WD1_q_a[6]_PORT_A_write_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_read_enable = !KD1L160;
WD1_q_a[6]_PORT_A_read_enable_reg = DFFE(WD1_q_a[6]_PORT_A_read_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_byte_mask = KD1L123;
WD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[6]_PORT_A_byte_mask, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_clock_0 = CLOCK_50;
WD1_q_a[6]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[6]_PORT_A_data_out = MEMORY(WD1_q_a[6]_PORT_A_data_in_reg, , WD1_q_a[6]_PORT_A_address_reg, , WD1_q_a[6]_PORT_A_write_enable_reg, WD1_q_a[6]_PORT_A_read_enable_reg, , , WD1_q_a[6]_PORT_A_byte_mask_reg, , WD1_q_a[6]_clock_0, , WD1_q_a[6]_clock_enable_0, , , , , );
WD1_q_a[6] = WD1_q_a[6]_PORT_A_data_out[0];


--WD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[10]_PORT_A_data_in = KD1L138;
WD1_q_a[10]_PORT_A_data_in_reg = DFFE(WD1_q_a[10]_PORT_A_data_in, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[10]_PORT_A_address_reg = DFFE(WD1_q_a[10]_PORT_A_address, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_write_enable = KD1L160;
WD1_q_a[10]_PORT_A_write_enable_reg = DFFE(WD1_q_a[10]_PORT_A_write_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_read_enable = !KD1L160;
WD1_q_a[10]_PORT_A_read_enable_reg = DFFE(WD1_q_a[10]_PORT_A_read_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_byte_mask = KD1L124;
WD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[10]_PORT_A_byte_mask, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_clock_0 = CLOCK_50;
WD1_q_a[10]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[10]_PORT_A_data_out = MEMORY(WD1_q_a[10]_PORT_A_data_in_reg, , WD1_q_a[10]_PORT_A_address_reg, , WD1_q_a[10]_PORT_A_write_enable_reg, WD1_q_a[10]_PORT_A_read_enable_reg, , , WD1_q_a[10]_PORT_A_byte_mask_reg, , WD1_q_a[10]_clock_0, , WD1_q_a[10]_clock_enable_0, , , , , );
WD1_q_a[10] = WD1_q_a[10]_PORT_A_data_out[0];


--CB1_ram_block1a11 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a11_PORT_A_data_in = SC1_d_writedata[11];
CB1_ram_block1a11_PORT_A_data_in_reg = DFFE(CB1_ram_block1a11_PORT_A_data_in, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a11_PORT_A_address_reg = DFFE(CB1_ram_block1a11_PORT_A_address, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_PORT_A_write_enable = R1L2;
CB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a11_PORT_A_write_enable, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_PORT_A_read_enable = VCC;
CB1_ram_block1a11_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a11_PORT_A_read_enable, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_clock_0 = CLOCK_50;
CB1_ram_block1a11_PORT_A_data_out = MEMORY(CB1_ram_block1a11_PORT_A_data_in_reg, , CB1_ram_block1a11_PORT_A_address_reg, , CB1_ram_block1a11_PORT_A_write_enable_reg, CB1_ram_block1a11_PORT_A_read_enable_reg, , , , , CB1_ram_block1a11_clock_0, , , , , , , );
CB1_ram_block1a11 = CB1_ram_block1a11_PORT_A_data_out[0];


--YB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

YB1_av_readdata_pre[19] = DFFEAS(T1L34, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , T1_read_0);


--WD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[17]_PORT_A_data_in = KD1L145;
WD1_q_a[17]_PORT_A_data_in_reg = DFFE(WD1_q_a[17]_PORT_A_data_in, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[17]_PORT_A_address_reg = DFFE(WD1_q_a[17]_PORT_A_address, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_write_enable = KD1L160;
WD1_q_a[17]_PORT_A_write_enable_reg = DFFE(WD1_q_a[17]_PORT_A_write_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_read_enable = !KD1L160;
WD1_q_a[17]_PORT_A_read_enable_reg = DFFE(WD1_q_a[17]_PORT_A_read_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_byte_mask = KD1L125;
WD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[17]_PORT_A_byte_mask, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_clock_0 = CLOCK_50;
WD1_q_a[17]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[17]_PORT_A_data_out = MEMORY(WD1_q_a[17]_PORT_A_data_in_reg, , WD1_q_a[17]_PORT_A_address_reg, , WD1_q_a[17]_PORT_A_write_enable_reg, WD1_q_a[17]_PORT_A_read_enable_reg, , , WD1_q_a[17]_PORT_A_byte_mask_reg, , WD1_q_a[17]_clock_0, , WD1_q_a[17]_clock_enable_0, , , , , );
WD1_q_a[17] = WD1_q_a[17]_PORT_A_data_out[0];


--CB1_ram_block1a12 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a12_PORT_A_data_in = SC1_d_writedata[12];
CB1_ram_block1a12_PORT_A_data_in_reg = DFFE(CB1_ram_block1a12_PORT_A_data_in, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a12_PORT_A_address_reg = DFFE(CB1_ram_block1a12_PORT_A_address, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_PORT_A_write_enable = R1L2;
CB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a12_PORT_A_write_enable, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_PORT_A_read_enable = VCC;
CB1_ram_block1a12_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a12_PORT_A_read_enable, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_clock_0 = CLOCK_50;
CB1_ram_block1a12_PORT_A_data_out = MEMORY(CB1_ram_block1a12_PORT_A_data_in_reg, , CB1_ram_block1a12_PORT_A_address_reg, , CB1_ram_block1a12_PORT_A_write_enable_reg, CB1_ram_block1a12_PORT_A_read_enable_reg, , , , , CB1_ram_block1a12_clock_0, , , , , , , );
CB1_ram_block1a12 = CB1_ram_block1a12_PORT_A_data_out[0];


--YB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

YB1_av_readdata_pre[20] = DFFEAS(T1L38, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , T1_read_0);


--WD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[18]_PORT_A_data_in = KD1L146;
WD1_q_a[18]_PORT_A_data_in_reg = DFFE(WD1_q_a[18]_PORT_A_data_in, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[18]_PORT_A_address_reg = DFFE(WD1_q_a[18]_PORT_A_address, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_write_enable = KD1L160;
WD1_q_a[18]_PORT_A_write_enable_reg = DFFE(WD1_q_a[18]_PORT_A_write_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_read_enable = !KD1L160;
WD1_q_a[18]_PORT_A_read_enable_reg = DFFE(WD1_q_a[18]_PORT_A_read_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_byte_mask = KD1L125;
WD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[18]_PORT_A_byte_mask, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_clock_0 = CLOCK_50;
WD1_q_a[18]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[18]_PORT_A_data_out = MEMORY(WD1_q_a[18]_PORT_A_data_in_reg, , WD1_q_a[18]_PORT_A_address_reg, , WD1_q_a[18]_PORT_A_write_enable_reg, WD1_q_a[18]_PORT_A_read_enable_reg, , , WD1_q_a[18]_PORT_A_byte_mask_reg, , WD1_q_a[18]_clock_0, , WD1_q_a[18]_clock_enable_0, , , , , );
WD1_q_a[18] = WD1_q_a[18]_PORT_A_data_out[0];


--CB1_ram_block1a9 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a9_PORT_A_data_in = SC1_d_writedata[9];
CB1_ram_block1a9_PORT_A_data_in_reg = DFFE(CB1_ram_block1a9_PORT_A_data_in, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a9_PORT_A_address_reg = DFFE(CB1_ram_block1a9_PORT_A_address, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_PORT_A_write_enable = R1L2;
CB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a9_PORT_A_write_enable, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_PORT_A_read_enable = VCC;
CB1_ram_block1a9_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a9_PORT_A_read_enable, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_clock_0 = CLOCK_50;
CB1_ram_block1a9_PORT_A_data_out = MEMORY(CB1_ram_block1a9_PORT_A_data_in_reg, , CB1_ram_block1a9_PORT_A_address_reg, , CB1_ram_block1a9_PORT_A_write_enable_reg, CB1_ram_block1a9_PORT_A_read_enable_reg, , , , , CB1_ram_block1a9_clock_0, , , , , , , );
CB1_ram_block1a9 = CB1_ram_block1a9_PORT_A_data_out[0];


--YB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

YB1_av_readdata_pre[17] = DFFEAS(T1L42, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[1],  ,  , T1_read_0);


--CB1_ram_block1a10 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a10_PORT_A_data_in = SC1_d_writedata[10];
CB1_ram_block1a10_PORT_A_data_in_reg = DFFE(CB1_ram_block1a10_PORT_A_data_in, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a10_PORT_A_address_reg = DFFE(CB1_ram_block1a10_PORT_A_address, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_PORT_A_write_enable = R1L2;
CB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a10_PORT_A_write_enable, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_PORT_A_read_enable = VCC;
CB1_ram_block1a10_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a10_PORT_A_read_enable, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_clock_0 = CLOCK_50;
CB1_ram_block1a10_PORT_A_data_out = MEMORY(CB1_ram_block1a10_PORT_A_data_in_reg, , CB1_ram_block1a10_PORT_A_address_reg, , CB1_ram_block1a10_PORT_A_write_enable_reg, CB1_ram_block1a10_PORT_A_read_enable_reg, , , , , CB1_ram_block1a10_clock_0, , , , , , , );
CB1_ram_block1a10 = CB1_ram_block1a10_PORT_A_data_out[0];


--YB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

YB1_av_readdata_pre[18] = DFFEAS(T1L46, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , T1_read_0);


--SC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

SC1_E_shift_rot_result[19] = DFFEAS(SC1L444, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[19],  ,  , SC1_E_new_inst);


--WD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[19]_PORT_A_data_in = KD1L147;
WD1_q_a[19]_PORT_A_data_in_reg = DFFE(WD1_q_a[19]_PORT_A_data_in, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[19]_PORT_A_address_reg = DFFE(WD1_q_a[19]_PORT_A_address, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_write_enable = KD1L160;
WD1_q_a[19]_PORT_A_write_enable_reg = DFFE(WD1_q_a[19]_PORT_A_write_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_read_enable = !KD1L160;
WD1_q_a[19]_PORT_A_read_enable_reg = DFFE(WD1_q_a[19]_PORT_A_read_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_byte_mask = KD1L125;
WD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[19]_PORT_A_byte_mask, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_clock_0 = CLOCK_50;
WD1_q_a[19]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[19]_PORT_A_data_out = MEMORY(WD1_q_a[19]_PORT_A_data_in_reg, , WD1_q_a[19]_PORT_A_address_reg, , WD1_q_a[19]_PORT_A_write_enable_reg, WD1_q_a[19]_PORT_A_read_enable_reg, , , WD1_q_a[19]_PORT_A_byte_mask_reg, , WD1_q_a[19]_clock_0, , WD1_q_a[19]_clock_enable_0, , , , , );
WD1_q_a[19] = WD1_q_a[19]_PORT_A_data_out[0];


--CB1_ram_block1a15 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a15_PORT_A_data_in = SC1_d_writedata[15];
CB1_ram_block1a15_PORT_A_data_in_reg = DFFE(CB1_ram_block1a15_PORT_A_data_in, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a15_PORT_A_address_reg = DFFE(CB1_ram_block1a15_PORT_A_address, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_PORT_A_write_enable = R1L2;
CB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a15_PORT_A_write_enable, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_PORT_A_read_enable = VCC;
CB1_ram_block1a15_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a15_PORT_A_read_enable, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_clock_0 = CLOCK_50;
CB1_ram_block1a15_PORT_A_data_out = MEMORY(CB1_ram_block1a15_PORT_A_data_in_reg, , CB1_ram_block1a15_PORT_A_address_reg, , CB1_ram_block1a15_PORT_A_write_enable_reg, CB1_ram_block1a15_PORT_A_read_enable_reg, , , , , CB1_ram_block1a15_clock_0, , , , , , , );
CB1_ram_block1a15 = CB1_ram_block1a15_PORT_A_data_out[0];


--WD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[21]_PORT_A_data_in = KD1L149;
WD1_q_a[21]_PORT_A_data_in_reg = DFFE(WD1_q_a[21]_PORT_A_data_in, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[21]_PORT_A_address_reg = DFFE(WD1_q_a[21]_PORT_A_address, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_write_enable = KD1L160;
WD1_q_a[21]_PORT_A_write_enable_reg = DFFE(WD1_q_a[21]_PORT_A_write_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_read_enable = !KD1L160;
WD1_q_a[21]_PORT_A_read_enable_reg = DFFE(WD1_q_a[21]_PORT_A_read_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_byte_mask = KD1L125;
WD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[21]_PORT_A_byte_mask, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_clock_0 = CLOCK_50;
WD1_q_a[21]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[21]_PORT_A_data_out = MEMORY(WD1_q_a[21]_PORT_A_data_in_reg, , WD1_q_a[21]_PORT_A_address_reg, , WD1_q_a[21]_PORT_A_write_enable_reg, WD1_q_a[21]_PORT_A_read_enable_reg, , , WD1_q_a[21]_PORT_A_byte_mask_reg, , WD1_q_a[21]_clock_0, , WD1_q_a[21]_clock_enable_0, , , , , );
WD1_q_a[21] = WD1_q_a[21]_PORT_A_data_out[0];


--WD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[20]_PORT_A_data_in = KD1L148;
WD1_q_a[20]_PORT_A_data_in_reg = DFFE(WD1_q_a[20]_PORT_A_data_in, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[20]_PORT_A_address_reg = DFFE(WD1_q_a[20]_PORT_A_address, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_write_enable = KD1L160;
WD1_q_a[20]_PORT_A_write_enable_reg = DFFE(WD1_q_a[20]_PORT_A_write_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_read_enable = !KD1L160;
WD1_q_a[20]_PORT_A_read_enable_reg = DFFE(WD1_q_a[20]_PORT_A_read_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_byte_mask = KD1L125;
WD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[20]_PORT_A_byte_mask, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_clock_0 = CLOCK_50;
WD1_q_a[20]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[20]_PORT_A_data_out = MEMORY(WD1_q_a[20]_PORT_A_data_in_reg, , WD1_q_a[20]_PORT_A_address_reg, , WD1_q_a[20]_PORT_A_write_enable_reg, WD1_q_a[20]_PORT_A_read_enable_reg, , , WD1_q_a[20]_PORT_A_byte_mask_reg, , WD1_q_a[20]_clock_0, , WD1_q_a[20]_clock_enable_0, , , , , );
WD1_q_a[20] = WD1_q_a[20]_PORT_A_data_out[0];


--CB1_ram_block1a14 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a14_PORT_A_data_in = SC1_d_writedata[14];
CB1_ram_block1a14_PORT_A_data_in_reg = DFFE(CB1_ram_block1a14_PORT_A_data_in, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a14_PORT_A_address_reg = DFFE(CB1_ram_block1a14_PORT_A_address, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_PORT_A_write_enable = R1L2;
CB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a14_PORT_A_write_enable, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_PORT_A_read_enable = VCC;
CB1_ram_block1a14_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a14_PORT_A_read_enable, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_clock_0 = CLOCK_50;
CB1_ram_block1a14_PORT_A_data_out = MEMORY(CB1_ram_block1a14_PORT_A_data_in_reg, , CB1_ram_block1a14_PORT_A_address_reg, , CB1_ram_block1a14_PORT_A_write_enable_reg, CB1_ram_block1a14_PORT_A_read_enable_reg, , , , , CB1_ram_block1a14_clock_0, , , , , , , );
CB1_ram_block1a14 = CB1_ram_block1a14_PORT_A_data_out[0];


--YB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

YB1_av_readdata_pre[22] = DFFEAS(T1L50, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_b_full,  ,  , T1_read_0);


--CB1_ram_block1a13 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a13_PORT_A_data_in = SC1_d_writedata[13];
CB1_ram_block1a13_PORT_A_data_in_reg = DFFE(CB1_ram_block1a13_PORT_A_data_in, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a13_PORT_A_address_reg = DFFE(CB1_ram_block1a13_PORT_A_address, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_PORT_A_write_enable = R1L2;
CB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a13_PORT_A_write_enable, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_PORT_A_read_enable = VCC;
CB1_ram_block1a13_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a13_PORT_A_read_enable, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_clock_0 = CLOCK_50;
CB1_ram_block1a13_PORT_A_data_out = MEMORY(CB1_ram_block1a13_PORT_A_data_in_reg, , CB1_ram_block1a13_PORT_A_address_reg, , CB1_ram_block1a13_PORT_A_write_enable_reg, CB1_ram_block1a13_PORT_A_read_enable_reg, , , , , CB1_ram_block1a13_clock_0, , , , , , , );
CB1_ram_block1a13 = CB1_ram_block1a13_PORT_A_data_out[0];


--YB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

YB1_av_readdata_pre[21] = DFFEAS(T1L54, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[5],  ,  , T1_read_0);


--ND1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

ND1_sr[18] = DFFEAS(ND1L70, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--AD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

AD1_break_readreg[16] = DFFEAS(MD1_jdo[16], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

KD1_MonDReg[16] = DFFEAS(MD1_jdo[19], CLOCK_50,  ,  , KD1L51, WD1_q_a[16],  , KD1L50, !MD1_take_action_ocimem_b);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--NB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[1]_PORT_A_data_in = SC1_d_writedata[1];
NB1_q_b[1]_PORT_A_data_in_reg = DFFE(NB1_q_b[1]_PORT_A_data_in, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[1]_PORT_A_address_reg = DFFE(NB1_q_b[1]_PORT_A_address, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[1]_PORT_B_address_reg = DFFE(NB1_q_b[1]_PORT_B_address, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[1]_PORT_A_write_enable_reg = DFFE(NB1_q_b[1]_PORT_A_write_enable, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_read_enable = VCC;
NB1_q_b[1]_PORT_B_read_enable_reg = DFFE(NB1_q_b[1]_PORT_B_read_enable, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_clock_0 = CLOCK_50;
NB1_q_b[1]_clock_1 = CLOCK_50;
NB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[1]_clock_enable_1 = T1L83;
NB1_q_b[1]_PORT_B_data_out = MEMORY(NB1_q_b[1]_PORT_A_data_in_reg, , NB1_q_b[1]_PORT_A_address_reg, NB1_q_b[1]_PORT_B_address_reg, NB1_q_b[1]_PORT_A_write_enable_reg, , , NB1_q_b[1]_PORT_B_read_enable_reg, , , NB1_q_b[1]_clock_0, NB1_q_b[1]_clock_1, NB1_q_b[1]_clock_enable_0, NB1_q_b[1]_clock_enable_1, , , , );
NB1_q_b[1] = NB1_q_b[1]_PORT_B_data_out[0];


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L11, DB1_count[4], !A1L3, !A1L9, DB1L57);


--ND1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

ND1_sr[26] = DFFEAS(ND1L71, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--AD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

AD1_break_readreg[24] = DFFEAS(MD1_jdo[24], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

KD1_MonDReg[24] = DFFEAS(MD1_jdo[27], CLOCK_50,  ,  , KD1L51, WD1_q_a[24],  , KD1L50, !MD1_take_action_ocimem_b);


--ND1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

ND1_sr[6] = DFFEAS(ND1L72, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

AD1_break_readreg[4] = DFFEAS(MD1_jdo[4], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--ND1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

ND1_sr[27] = DFFEAS(ND1L73, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

ND1_sr[28] = DFFEAS(ND1L74, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

ND1_sr[29] = DFFEAS(ND1L75, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

ND1_sr[30] = DFFEAS(ND1L76, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

ND1_sr[32] = DFFEAS(ND1L80, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--CB1_ram_block1a16 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a16_PORT_A_data_in = SC1_d_writedata[16];
CB1_ram_block1a16_PORT_A_data_in_reg = DFFE(CB1_ram_block1a16_PORT_A_data_in, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a16_PORT_A_address_reg = DFFE(CB1_ram_block1a16_PORT_A_address, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_PORT_A_write_enable = R1L2;
CB1_ram_block1a16_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a16_PORT_A_write_enable, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_PORT_A_read_enable = VCC;
CB1_ram_block1a16_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a16_PORT_A_read_enable, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_clock_0 = CLOCK_50;
CB1_ram_block1a16_PORT_A_data_out = MEMORY(CB1_ram_block1a16_PORT_A_data_in_reg, , CB1_ram_block1a16_PORT_A_address_reg, , CB1_ram_block1a16_PORT_A_write_enable_reg, CB1_ram_block1a16_PORT_A_read_enable_reg, , , , , CB1_ram_block1a16_clock_0, , , , , , , );
CB1_ram_block1a16 = CB1_ram_block1a16_PORT_A_data_out[0];


--SC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
SC1L138_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1_E_src1[29] ) + ( SC1L187 );
SC1L138 = SUM(SC1L138_adder_eqn);

--SC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
SC1L139_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1_E_src1[29] ) + ( SC1L187 );
SC1L139 = CARRY(SC1L139_adder_eqn);


--SC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
SC1L142_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1_E_src1[16] ) + ( SC1L103 );
SC1L142 = SUM(SC1L142_adder_eqn);

--SC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
SC1L143_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1_E_src1[16] ) + ( SC1L103 );
SC1L143 = CARRY(SC1L143_adder_eqn);


--SC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

SC1_E_shift_rot_result[22] = DFFEAS(SC1L447, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[22],  ,  , SC1_E_new_inst);


--SC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
SC1L146_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L151 );
SC1L146 = SUM(SC1L146_adder_eqn);

--SC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
SC1L147_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L151 );
SC1L147 = CARRY(SC1L147_adder_eqn);


--SC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

SC1_E_shift_rot_result[21] = DFFEAS(SC1L446, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[21],  ,  , SC1_E_new_inst);


--SC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
SC1L150_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1_E_src1[21] ) + ( SC1L155 );
SC1L150 = SUM(SC1L150_adder_eqn);

--SC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
SC1L151_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1_E_src1[21] ) + ( SC1L155 );
SC1L151 = CARRY(SC1L151_adder_eqn);


--SC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

SC1_E_shift_rot_result[20] = DFFEAS(SC1L445, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[20],  ,  , SC1_E_new_inst);


--SC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
SC1L154_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1_E_src1[20] ) + ( SC1L159 );
SC1L154 = SUM(SC1L154_adder_eqn);

--SC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
SC1L155_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1_E_src1[20] ) + ( SC1L159 );
SC1L155 = CARRY(SC1L155_adder_eqn);


--SC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
SC1L158_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1_E_src1[19] ) + ( SC1L163 );
SC1L158 = SUM(SC1L158_adder_eqn);

--SC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
SC1L159_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1_E_src1[19] ) + ( SC1L163 );
SC1L159 = CARRY(SC1L159_adder_eqn);


--SC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
SC1L162_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1_E_src1[18] ) + ( SC1L167 );
SC1L162 = SUM(SC1L162_adder_eqn);

--SC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
SC1L163_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1_E_src1[18] ) + ( SC1L167 );
SC1L163 = CARRY(SC1L163_adder_eqn);


--SC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
SC1L166_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1_E_src1[17] ) + ( SC1L143 );
SC1L166 = SUM(SC1L166_adder_eqn);

--SC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
SC1L167_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1_E_src1[17] ) + ( SC1L143 );
SC1L167 = CARRY(SC1L167_adder_eqn);


--SC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

SC1_E_shift_rot_result[24] = DFFEAS(SC1L449, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[24],  ,  , SC1_E_new_inst);


--SC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
SC1L170_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1_E_src1[24] ) + ( SC1L175 );
SC1L170 = SUM(SC1L170_adder_eqn);

--SC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
SC1L171_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1_E_src1[24] ) + ( SC1L175 );
SC1L171 = CARRY(SC1L171_adder_eqn);


--SC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

SC1_E_shift_rot_result[23] = DFFEAS(SC1L448, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[23],  ,  , SC1_E_new_inst);


--SC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
SC1L174_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1_E_src1[23] ) + ( SC1L147 );
SC1L174 = SUM(SC1L174_adder_eqn);

--SC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
SC1L175_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1_E_src1[23] ) + ( SC1L147 );
SC1L175 = CARRY(SC1L175_adder_eqn);


--SC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

SC1_E_shift_rot_result[26] = DFFEAS(SC1L451, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[26],  ,  , SC1_E_new_inst);


--SC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
SC1L178_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1_E_src1[26] ) + ( SC1L183 );
SC1L178 = SUM(SC1L178_adder_eqn);

--SC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
SC1L179_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1_E_src1[26] ) + ( SC1L183 );
SC1L179 = CARRY(SC1L179_adder_eqn);


--SC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

SC1_E_shift_rot_result[25] = DFFEAS(SC1L450, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[25],  ,  , SC1_E_new_inst);


--SC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
SC1L182_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1_E_src1[25] ) + ( SC1L171 );
SC1L182 = SUM(SC1L182_adder_eqn);

--SC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
SC1L183_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1_E_src1[25] ) + ( SC1L171 );
SC1L183 = CARRY(SC1L183_adder_eqn);


--SC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

SC1_E_shift_rot_result[28] = DFFEAS(SC1L453, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[28],  ,  , SC1_E_new_inst);


--SC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
SC1L186_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1_E_src1[28] ) + ( SC1L191 );
SC1L186 = SUM(SC1L186_adder_eqn);

--SC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
SC1L187_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1_E_src1[28] ) + ( SC1L191 );
SC1L187 = CARRY(SC1L187_adder_eqn);


--SC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

SC1_E_shift_rot_result[27] = DFFEAS(SC1L452, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[27],  ,  , SC1_E_new_inst);


--SC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
SC1L190_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1_E_src1[27] ) + ( SC1L179 );
SC1L190 = SUM(SC1L190_adder_eqn);

--SC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
SC1L191_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1_E_src1[27] ) + ( SC1L179 );
SC1L191 = CARRY(SC1L191_adder_eqn);


--SC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

SC1_E_shift_rot_result[29] = DFFEAS(SC1L454, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[29],  ,  , SC1_E_new_inst);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--KD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

KD1_MonDReg[22] = DFFEAS(MD1_jdo[25], CLOCK_50,  ,  , KD1L51, WD1_q_a[22],  , KD1L50, !MD1_take_action_ocimem_b);


--ND1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

ND1_sr[22] = DFFEAS(ND1L82, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--AD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

AD1_break_readreg[20] = DFFEAS(MD1_jdo[20], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

KD1_MonDReg[20] = DFFEAS(MD1_jdo[23], CLOCK_50,  ,  , KD1L51, WD1_q_a[20],  , KD1L50, !MD1_take_action_ocimem_b);


--AD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

AD1_break_readreg[19] = DFFEAS(MD1_jdo[19], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

KD1_MonDReg[19] = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , KD1L51, WD1_q_a[19],  , KD1L50, !MD1_take_action_ocimem_b);


--ND1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

ND1_sr[19] = DFFEAS(ND1L83, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--KD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

KD1_MonDReg[23] = DFFEAS(MD1_jdo[26], CLOCK_50,  ,  , KD1L51, WD1_q_a[23],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

KD1_MonDReg[25] = DFFEAS(MD1_jdo[28], CLOCK_50,  ,  , KD1L51, WD1_q_a[25],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

KD1_MonDReg[26] = DFFEAS(MD1_jdo[29], CLOCK_50,  ,  , KD1L51, WD1_q_a[26],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

KD1_MonDReg[11] = DFFEAS(MD1_jdo[14], CLOCK_50,  ,  , KD1L51, WD1_q_a[11],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

KD1_MonDReg[13] = DFFEAS(MD1_jdo[16], CLOCK_50,  ,  , KD1L51, WD1_q_a[13],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

KD1_MonDReg[15] = DFFEAS(MD1_jdo[18], CLOCK_50,  ,  , KD1L51, WD1_q_a[15],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

KD1_MonDReg[7] = DFFEAS(MD1_jdo[10], CLOCK_50,  ,  , KD1L51, WD1_q_a[7],  , KD1L50, !MD1_take_action_ocimem_b);


--WD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[27]_PORT_A_data_in = KD1L155;
WD1_q_a[27]_PORT_A_data_in_reg = DFFE(WD1_q_a[27]_PORT_A_data_in, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[27]_PORT_A_address_reg = DFFE(WD1_q_a[27]_PORT_A_address, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_write_enable = KD1L160;
WD1_q_a[27]_PORT_A_write_enable_reg = DFFE(WD1_q_a[27]_PORT_A_write_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_read_enable = !KD1L160;
WD1_q_a[27]_PORT_A_read_enable_reg = DFFE(WD1_q_a[27]_PORT_A_read_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_byte_mask = KD1L126;
WD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[27]_PORT_A_byte_mask, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_clock_0 = CLOCK_50;
WD1_q_a[27]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[27]_PORT_A_data_out = MEMORY(WD1_q_a[27]_PORT_A_data_in_reg, , WD1_q_a[27]_PORT_A_address_reg, , WD1_q_a[27]_PORT_A_write_enable_reg, WD1_q_a[27]_PORT_A_read_enable_reg, , , WD1_q_a[27]_PORT_A_byte_mask_reg, , WD1_q_a[27]_clock_0, , WD1_q_a[27]_clock_enable_0, , , , , );
WD1_q_a[27] = WD1_q_a[27]_PORT_A_data_out[0];


--WD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[28]_PORT_A_data_in = KD1L156;
WD1_q_a[28]_PORT_A_data_in_reg = DFFE(WD1_q_a[28]_PORT_A_data_in, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[28]_PORT_A_address_reg = DFFE(WD1_q_a[28]_PORT_A_address, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_write_enable = KD1L160;
WD1_q_a[28]_PORT_A_write_enable_reg = DFFE(WD1_q_a[28]_PORT_A_write_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_read_enable = !KD1L160;
WD1_q_a[28]_PORT_A_read_enable_reg = DFFE(WD1_q_a[28]_PORT_A_read_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_byte_mask = KD1L126;
WD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[28]_PORT_A_byte_mask, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_clock_0 = CLOCK_50;
WD1_q_a[28]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[28]_PORT_A_data_out = MEMORY(WD1_q_a[28]_PORT_A_data_in_reg, , WD1_q_a[28]_PORT_A_address_reg, , WD1_q_a[28]_PORT_A_write_enable_reg, WD1_q_a[28]_PORT_A_read_enable_reg, , , WD1_q_a[28]_PORT_A_byte_mask_reg, , WD1_q_a[28]_clock_0, , WD1_q_a[28]_clock_enable_0, , , , , );
WD1_q_a[28] = WD1_q_a[28]_PORT_A_data_out[0];


--WD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[29]_PORT_A_data_in = KD1L157;
WD1_q_a[29]_PORT_A_data_in_reg = DFFE(WD1_q_a[29]_PORT_A_data_in, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[29]_PORT_A_address_reg = DFFE(WD1_q_a[29]_PORT_A_address, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_write_enable = KD1L160;
WD1_q_a[29]_PORT_A_write_enable_reg = DFFE(WD1_q_a[29]_PORT_A_write_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_read_enable = !KD1L160;
WD1_q_a[29]_PORT_A_read_enable_reg = DFFE(WD1_q_a[29]_PORT_A_read_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_byte_mask = KD1L126;
WD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[29]_PORT_A_byte_mask, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_clock_0 = CLOCK_50;
WD1_q_a[29]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[29]_PORT_A_data_out = MEMORY(WD1_q_a[29]_PORT_A_data_in_reg, , WD1_q_a[29]_PORT_A_address_reg, , WD1_q_a[29]_PORT_A_write_enable_reg, WD1_q_a[29]_PORT_A_read_enable_reg, , , WD1_q_a[29]_PORT_A_byte_mask_reg, , WD1_q_a[29]_clock_0, , WD1_q_a[29]_clock_enable_0, , , , , );
WD1_q_a[29] = WD1_q_a[29]_PORT_A_data_out[0];


--WD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[30]_PORT_A_data_in = KD1L158;
WD1_q_a[30]_PORT_A_data_in_reg = DFFE(WD1_q_a[30]_PORT_A_data_in, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[30]_PORT_A_address_reg = DFFE(WD1_q_a[30]_PORT_A_address, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_write_enable = KD1L160;
WD1_q_a[30]_PORT_A_write_enable_reg = DFFE(WD1_q_a[30]_PORT_A_write_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_read_enable = !KD1L160;
WD1_q_a[30]_PORT_A_read_enable_reg = DFFE(WD1_q_a[30]_PORT_A_read_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_byte_mask = KD1L126;
WD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[30]_PORT_A_byte_mask, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_clock_0 = CLOCK_50;
WD1_q_a[30]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[30]_PORT_A_data_out = MEMORY(WD1_q_a[30]_PORT_A_data_in_reg, , WD1_q_a[30]_PORT_A_address_reg, , WD1_q_a[30]_PORT_A_write_enable_reg, WD1_q_a[30]_PORT_A_read_enable_reg, , , WD1_q_a[30]_PORT_A_byte_mask_reg, , WD1_q_a[30]_clock_0, , WD1_q_a[30]_clock_enable_0, , , , , );
WD1_q_a[30] = WD1_q_a[30]_PORT_A_data_out[0];


--WD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[31]_PORT_A_data_in = KD1L159;
WD1_q_a[31]_PORT_A_data_in_reg = DFFE(WD1_q_a[31]_PORT_A_data_in, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[31]_PORT_A_address_reg = DFFE(WD1_q_a[31]_PORT_A_address, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_write_enable = KD1L160;
WD1_q_a[31]_PORT_A_write_enable_reg = DFFE(WD1_q_a[31]_PORT_A_write_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_read_enable = !KD1L160;
WD1_q_a[31]_PORT_A_read_enable_reg = DFFE(WD1_q_a[31]_PORT_A_read_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_byte_mask = KD1L126;
WD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[31]_PORT_A_byte_mask, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_clock_0 = CLOCK_50;
WD1_q_a[31]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[31]_PORT_A_data_out = MEMORY(WD1_q_a[31]_PORT_A_data_in_reg, , WD1_q_a[31]_PORT_A_address_reg, , WD1_q_a[31]_PORT_A_write_enable_reg, WD1_q_a[31]_PORT_A_read_enable_reg, , , WD1_q_a[31]_PORT_A_byte_mask_reg, , WD1_q_a[31]_clock_0, , WD1_q_a[31]_clock_enable_0, , , , , );
WD1_q_a[31] = WD1_q_a[31]_PORT_A_data_out[0];


--KD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

KD1_MonDReg[9] = DFFEAS(MD1_jdo[12], CLOCK_50,  ,  , KD1L51, WD1_q_a[9],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

KD1_MonDReg[6] = DFFEAS(MD1_jdo[9], CLOCK_50,  ,  , KD1L51, WD1_q_a[6],  , KD1L50, !MD1_take_action_ocimem_b);


--KD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

KD1_MonDReg[10] = DFFEAS(MD1_jdo[13], CLOCK_50,  ,  , KD1L51, WD1_q_a[10],  , KD1L50, !MD1_take_action_ocimem_b);


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( T1L47 );
T1L34 = SUM(T1L34_adder_eqn);

--T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
T1L35_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( T1L47 );
T1L35 = CARRY(T1L35_adder_eqn);


--CB1_ram_block1a19 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a19_PORT_A_data_in = SC1_d_writedata[19];
CB1_ram_block1a19_PORT_A_data_in_reg = DFFE(CB1_ram_block1a19_PORT_A_data_in, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a19_PORT_A_address_reg = DFFE(CB1_ram_block1a19_PORT_A_address, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_PORT_A_write_enable = R1L2;
CB1_ram_block1a19_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a19_PORT_A_write_enable, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_PORT_A_read_enable = VCC;
CB1_ram_block1a19_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a19_PORT_A_read_enable, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_clock_0 = CLOCK_50;
CB1_ram_block1a19_PORT_A_data_out = MEMORY(CB1_ram_block1a19_PORT_A_data_in_reg, , CB1_ram_block1a19_PORT_A_address_reg, , CB1_ram_block1a19_PORT_A_write_enable_reg, CB1_ram_block1a19_PORT_A_read_enable_reg, , , , , CB1_ram_block1a19_clock_0, , , , , , , );
CB1_ram_block1a19 = CB1_ram_block1a19_PORT_A_data_out[0];


--KD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

KD1_MonDReg[17] = DFFEAS(MD1_jdo[20], CLOCK_50,  ,  , KD1L51, WD1_q_a[17],  , KD1L50, !MD1_take_action_ocimem_b);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( T1L35 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
T1L39_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( T1L35 );
T1L39 = CARRY(T1L39_adder_eqn);


--CB1_ram_block1a20 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a20_PORT_A_data_in = SC1_d_writedata[20];
CB1_ram_block1a20_PORT_A_data_in_reg = DFFE(CB1_ram_block1a20_PORT_A_data_in, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a20_PORT_A_address_reg = DFFE(CB1_ram_block1a20_PORT_A_address, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_PORT_A_write_enable = R1L2;
CB1_ram_block1a20_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a20_PORT_A_write_enable, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_PORT_A_read_enable = VCC;
CB1_ram_block1a20_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a20_PORT_A_read_enable, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_clock_0 = CLOCK_50;
CB1_ram_block1a20_PORT_A_data_out = MEMORY(CB1_ram_block1a20_PORT_A_data_in_reg, , CB1_ram_block1a20_PORT_A_address_reg, , CB1_ram_block1a20_PORT_A_write_enable_reg, CB1_ram_block1a20_PORT_A_read_enable_reg, , , , , CB1_ram_block1a20_clock_0, , , , , , , );
CB1_ram_block1a20 = CB1_ram_block1a20_PORT_A_data_out[0];


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L43 = CARRY(T1L43_adder_eqn);


--CB1_ram_block1a17 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a17_PORT_A_data_in = SC1_d_writedata[17];
CB1_ram_block1a17_PORT_A_data_in_reg = DFFE(CB1_ram_block1a17_PORT_A_data_in, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a17_PORT_A_address_reg = DFFE(CB1_ram_block1a17_PORT_A_address, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_PORT_A_write_enable = R1L2;
CB1_ram_block1a17_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a17_PORT_A_write_enable, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_PORT_A_read_enable = VCC;
CB1_ram_block1a17_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a17_PORT_A_read_enable, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_clock_0 = CLOCK_50;
CB1_ram_block1a17_PORT_A_data_out = MEMORY(CB1_ram_block1a17_PORT_A_data_in_reg, , CB1_ram_block1a17_PORT_A_address_reg, , CB1_ram_block1a17_PORT_A_write_enable_reg, CB1_ram_block1a17_PORT_A_read_enable_reg, , , , , CB1_ram_block1a17_clock_0, , , , , , , );
CB1_ram_block1a17 = CB1_ram_block1a17_PORT_A_data_out[0];


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( T1L43 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( T1L43 );
T1L47 = CARRY(T1L47_adder_eqn);


--CB1_ram_block1a18 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a18_PORT_A_data_in = SC1_d_writedata[18];
CB1_ram_block1a18_PORT_A_data_in_reg = DFFE(CB1_ram_block1a18_PORT_A_data_in, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a18_PORT_A_address_reg = DFFE(CB1_ram_block1a18_PORT_A_address, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_PORT_A_write_enable = R1L2;
CB1_ram_block1a18_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a18_PORT_A_write_enable, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_PORT_A_read_enable = VCC;
CB1_ram_block1a18_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a18_PORT_A_read_enable, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_clock_0 = CLOCK_50;
CB1_ram_block1a18_PORT_A_data_out = MEMORY(CB1_ram_block1a18_PORT_A_data_in_reg, , CB1_ram_block1a18_PORT_A_address_reg, , CB1_ram_block1a18_PORT_A_write_enable_reg, CB1_ram_block1a18_PORT_A_read_enable_reg, , , , , CB1_ram_block1a18_clock_0, , , , , , , );
CB1_ram_block1a18 = CB1_ram_block1a18_PORT_A_data_out[0];


--CB1_ram_block1a23 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a23_PORT_A_data_in = SC1_d_writedata[23];
CB1_ram_block1a23_PORT_A_data_in_reg = DFFE(CB1_ram_block1a23_PORT_A_data_in, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a23_PORT_A_address_reg = DFFE(CB1_ram_block1a23_PORT_A_address, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_PORT_A_write_enable = R1L2;
CB1_ram_block1a23_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a23_PORT_A_write_enable, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_PORT_A_read_enable = VCC;
CB1_ram_block1a23_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a23_PORT_A_read_enable, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_clock_0 = CLOCK_50;
CB1_ram_block1a23_PORT_A_data_out = MEMORY(CB1_ram_block1a23_PORT_A_data_in_reg, , CB1_ram_block1a23_PORT_A_address_reg, , CB1_ram_block1a23_PORT_A_write_enable_reg, CB1_ram_block1a23_PORT_A_read_enable_reg, , , , , CB1_ram_block1a23_clock_0, , , , , , , );
CB1_ram_block1a23 = CB1_ram_block1a23_PORT_A_data_out[0];


--KD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

KD1_MonDReg[21] = DFFEAS(MD1_jdo[24], CLOCK_50,  ,  , KD1L51, WD1_q_a[21],  , KD1L50, !MD1_take_action_ocimem_b);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !MB1_b_full ) + ( VCC ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);


--CB1_ram_block1a22 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a22_PORT_A_data_in = SC1_d_writedata[22];
CB1_ram_block1a22_PORT_A_data_in_reg = DFFE(CB1_ram_block1a22_PORT_A_data_in, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a22_PORT_A_address_reg = DFFE(CB1_ram_block1a22_PORT_A_address, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_PORT_A_write_enable = R1L2;
CB1_ram_block1a22_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a22_PORT_A_write_enable, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_PORT_A_read_enable = VCC;
CB1_ram_block1a22_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a22_PORT_A_read_enable, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_clock_0 = CLOCK_50;
CB1_ram_block1a22_PORT_A_data_out = MEMORY(CB1_ram_block1a22_PORT_A_data_in_reg, , CB1_ram_block1a22_PORT_A_address_reg, , CB1_ram_block1a22_PORT_A_write_enable_reg, CB1_ram_block1a22_PORT_A_read_enable_reg, , , , , CB1_ram_block1a22_clock_0, , , , , , , );
CB1_ram_block1a22 = CB1_ram_block1a22_PORT_A_data_out[0];


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( T1L39 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( T1L39 );
T1L55 = CARRY(T1L55_adder_eqn);


--CB1_ram_block1a21 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a21_PORT_A_data_in = SC1_d_writedata[21];
CB1_ram_block1a21_PORT_A_data_in_reg = DFFE(CB1_ram_block1a21_PORT_A_data_in, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a21_PORT_A_address_reg = DFFE(CB1_ram_block1a21_PORT_A_address, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_PORT_A_write_enable = R1L2;
CB1_ram_block1a21_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a21_PORT_A_write_enable, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_PORT_A_read_enable = VCC;
CB1_ram_block1a21_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a21_PORT_A_read_enable, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_clock_0 = CLOCK_50;
CB1_ram_block1a21_PORT_A_data_out = MEMORY(CB1_ram_block1a21_PORT_A_data_in_reg, , CB1_ram_block1a21_PORT_A_address_reg, , CB1_ram_block1a21_PORT_A_write_enable_reg, CB1_ram_block1a21_PORT_A_read_enable_reg, , , , , CB1_ram_block1a21_clock_0, , , , , , , );
CB1_ram_block1a21 = CB1_ram_block1a21_PORT_A_data_out[0];


--AD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

AD1_break_readreg[17] = DFFEAS(MD1_jdo[17], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L11, DB1L79, !A1L3, !A1L9, DB1L57);


--NB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[2]_PORT_A_data_in = SC1_d_writedata[2];
NB1_q_b[2]_PORT_A_data_in_reg = DFFE(NB1_q_b[2]_PORT_A_data_in, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[2]_PORT_A_address_reg = DFFE(NB1_q_b[2]_PORT_A_address, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[2]_PORT_B_address_reg = DFFE(NB1_q_b[2]_PORT_B_address, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[2]_PORT_A_write_enable_reg = DFFE(NB1_q_b[2]_PORT_A_write_enable, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_read_enable = VCC;
NB1_q_b[2]_PORT_B_read_enable_reg = DFFE(NB1_q_b[2]_PORT_B_read_enable, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_clock_0 = CLOCK_50;
NB1_q_b[2]_clock_1 = CLOCK_50;
NB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[2]_clock_enable_1 = T1L83;
NB1_q_b[2]_PORT_B_data_out = MEMORY(NB1_q_b[2]_PORT_A_data_in_reg, , NB1_q_b[2]_PORT_A_address_reg, NB1_q_b[2]_PORT_B_address_reg, NB1_q_b[2]_PORT_A_write_enable_reg, , , NB1_q_b[2]_PORT_B_read_enable_reg, , , NB1_q_b[2]_clock_0, NB1_q_b[2]_clock_1, NB1_q_b[2]_clock_enable_0, NB1_q_b[2]_clock_enable_1, , , , );
NB1_q_b[2] = NB1_q_b[2]_PORT_B_data_out[0];


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L11, DB1_count[3], !A1L3, !A1L9, DB1L57);


--AD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

AD1_break_readreg[25] = DFFEAS(MD1_jdo[25], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

AD1_break_readreg[5] = DFFEAS(MD1_jdo[5], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

AD1_break_readreg[26] = DFFEAS(MD1_jdo[26], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

AD1_break_readreg[27] = DFFEAS(MD1_jdo[27], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

KD1_MonDReg[27] = DFFEAS(MD1_jdo[30], CLOCK_50,  ,  , KD1L51, WD1_q_a[27],  , KD1L50, !MD1_take_action_ocimem_b);


--AD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

AD1_break_readreg[28] = DFFEAS(MD1_jdo[28], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

KD1_MonDReg[28] = DFFEAS(MD1_jdo[31], CLOCK_50,  ,  , KD1L51, WD1_q_a[28],  , KD1L50, !MD1_take_action_ocimem_b);


--AD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

AD1_break_readreg[29] = DFFEAS(MD1_jdo[29], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

KD1_MonDReg[30] = DFFEAS(MD1_jdo[33], CLOCK_50,  ,  , KD1L51, WD1_q_a[30],  , KD1L50, !MD1_take_action_ocimem_b);


--AD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

AD1_break_readreg[30] = DFFEAS(MD1_jdo[30], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

AD1_break_readreg[31] = DFFEAS(MD1_jdo[31], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

KD1_MonDReg[31] = DFFEAS(MD1_jdo[34], CLOCK_50,  ,  , KD1L51, WD1_q_a[31],  , KD1L50, !MD1_take_action_ocimem_b);


--CB1_ram_block1a24 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a24_PORT_A_data_in = SC1_d_writedata[24];
CB1_ram_block1a24_PORT_A_data_in_reg = DFFE(CB1_ram_block1a24_PORT_A_data_in, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a24_PORT_A_address_reg = DFFE(CB1_ram_block1a24_PORT_A_address, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_PORT_A_write_enable = R1L2;
CB1_ram_block1a24_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a24_PORT_A_write_enable, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_PORT_A_read_enable = VCC;
CB1_ram_block1a24_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a24_PORT_A_read_enable, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_clock_0 = CLOCK_50;
CB1_ram_block1a24_PORT_A_data_out = MEMORY(CB1_ram_block1a24_PORT_A_data_in_reg, , CB1_ram_block1a24_PORT_A_address_reg, , CB1_ram_block1a24_PORT_A_write_enable_reg, CB1_ram_block1a24_PORT_A_read_enable_reg, , , , , CB1_ram_block1a24_clock_0, , , , , , , );
CB1_ram_block1a24 = CB1_ram_block1a24_PORT_A_data_out[0];


--CB1_ram_block1a26 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a26_PORT_A_data_in = SC1_d_writedata[26];
CB1_ram_block1a26_PORT_A_data_in_reg = DFFE(CB1_ram_block1a26_PORT_A_data_in, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a26_PORT_A_address_reg = DFFE(CB1_ram_block1a26_PORT_A_address, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_PORT_A_write_enable = R1L2;
CB1_ram_block1a26_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a26_PORT_A_write_enable, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_PORT_A_read_enable = VCC;
CB1_ram_block1a26_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a26_PORT_A_read_enable, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_clock_0 = CLOCK_50;
CB1_ram_block1a26_PORT_A_data_out = MEMORY(CB1_ram_block1a26_PORT_A_data_in_reg, , CB1_ram_block1a26_PORT_A_address_reg, , CB1_ram_block1a26_PORT_A_write_enable_reg, CB1_ram_block1a26_PORT_A_read_enable_reg, , , , , CB1_ram_block1a26_clock_0, , , , , , , );
CB1_ram_block1a26 = CB1_ram_block1a26_PORT_A_data_out[0];


--CB1_ram_block1a25 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a25_PORT_A_data_in = SC1_d_writedata[25];
CB1_ram_block1a25_PORT_A_data_in_reg = DFFE(CB1_ram_block1a25_PORT_A_data_in, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a25_PORT_A_address_reg = DFFE(CB1_ram_block1a25_PORT_A_address, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_PORT_A_write_enable = R1L2;
CB1_ram_block1a25_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a25_PORT_A_write_enable, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_PORT_A_read_enable = VCC;
CB1_ram_block1a25_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a25_PORT_A_read_enable, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_clock_0 = CLOCK_50;
CB1_ram_block1a25_PORT_A_data_out = MEMORY(CB1_ram_block1a25_PORT_A_data_in_reg, , CB1_ram_block1a25_PORT_A_address_reg, , CB1_ram_block1a25_PORT_A_write_enable_reg, CB1_ram_block1a25_PORT_A_read_enable_reg, , , , , CB1_ram_block1a25_clock_0, , , , , , , );
CB1_ram_block1a25 = CB1_ram_block1a25_PORT_A_data_out[0];


--CB1_ram_block1a28 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a28_PORT_A_data_in = SC1_d_writedata[28];
CB1_ram_block1a28_PORT_A_data_in_reg = DFFE(CB1_ram_block1a28_PORT_A_data_in, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a28_PORT_A_address_reg = DFFE(CB1_ram_block1a28_PORT_A_address, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_PORT_A_write_enable = R1L2;
CB1_ram_block1a28_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a28_PORT_A_write_enable, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_PORT_A_read_enable = VCC;
CB1_ram_block1a28_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a28_PORT_A_read_enable, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_clock_0 = CLOCK_50;
CB1_ram_block1a28_PORT_A_data_out = MEMORY(CB1_ram_block1a28_PORT_A_data_in_reg, , CB1_ram_block1a28_PORT_A_address_reg, , CB1_ram_block1a28_PORT_A_write_enable_reg, CB1_ram_block1a28_PORT_A_read_enable_reg, , , , , CB1_ram_block1a28_clock_0, , , , , , , );
CB1_ram_block1a28 = CB1_ram_block1a28_PORT_A_data_out[0];


--CB1_ram_block1a27 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a27_PORT_A_data_in = SC1_d_writedata[27];
CB1_ram_block1a27_PORT_A_data_in_reg = DFFE(CB1_ram_block1a27_PORT_A_data_in, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a27_PORT_A_address_reg = DFFE(CB1_ram_block1a27_PORT_A_address, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_PORT_A_write_enable = R1L2;
CB1_ram_block1a27_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a27_PORT_A_write_enable, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_PORT_A_read_enable = VCC;
CB1_ram_block1a27_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a27_PORT_A_read_enable, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_clock_0 = CLOCK_50;
CB1_ram_block1a27_PORT_A_data_out = MEMORY(CB1_ram_block1a27_PORT_A_data_in_reg, , CB1_ram_block1a27_PORT_A_address_reg, , CB1_ram_block1a27_PORT_A_write_enable_reg, CB1_ram_block1a27_PORT_A_read_enable_reg, , , , , CB1_ram_block1a27_clock_0, , , , , , , );
CB1_ram_block1a27 = CB1_ram_block1a27_PORT_A_data_out[0];


--CB1_ram_block1a31 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a31_PORT_A_data_in = SC1_d_writedata[31];
CB1_ram_block1a31_PORT_A_data_in_reg = DFFE(CB1_ram_block1a31_PORT_A_data_in, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a31_PORT_A_address_reg = DFFE(CB1_ram_block1a31_PORT_A_address, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_PORT_A_write_enable = R1L2;
CB1_ram_block1a31_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a31_PORT_A_write_enable, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_PORT_A_read_enable = VCC;
CB1_ram_block1a31_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a31_PORT_A_read_enable, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_clock_0 = CLOCK_50;
CB1_ram_block1a31_PORT_A_data_out = MEMORY(CB1_ram_block1a31_PORT_A_data_in_reg, , CB1_ram_block1a31_PORT_A_address_reg, , CB1_ram_block1a31_PORT_A_write_enable_reg, CB1_ram_block1a31_PORT_A_read_enable_reg, , , , , CB1_ram_block1a31_clock_0, , , , , , , );
CB1_ram_block1a31 = CB1_ram_block1a31_PORT_A_data_out[0];


--CB1_ram_block1a30 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a30_PORT_A_data_in = SC1_d_writedata[30];
CB1_ram_block1a30_PORT_A_data_in_reg = DFFE(CB1_ram_block1a30_PORT_A_data_in, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a30_PORT_A_address_reg = DFFE(CB1_ram_block1a30_PORT_A_address, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_PORT_A_write_enable = R1L2;
CB1_ram_block1a30_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a30_PORT_A_write_enable, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_PORT_A_read_enable = VCC;
CB1_ram_block1a30_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a30_PORT_A_read_enable, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_clock_0 = CLOCK_50;
CB1_ram_block1a30_PORT_A_data_out = MEMORY(CB1_ram_block1a30_PORT_A_data_in_reg, , CB1_ram_block1a30_PORT_A_address_reg, , CB1_ram_block1a30_PORT_A_write_enable_reg, CB1_ram_block1a30_PORT_A_read_enable_reg, , , , , CB1_ram_block1a30_clock_0, , , , , , , );
CB1_ram_block1a30 = CB1_ram_block1a30_PORT_A_data_out[0];


--CB1_ram_block1a29 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a29_PORT_A_data_in = SC1_d_writedata[29];
CB1_ram_block1a29_PORT_A_data_in_reg = DFFE(CB1_ram_block1a29_PORT_A_data_in, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_PORT_A_address = BUS(SC1_W_alu_result[2], SC1_W_alu_result[3], SC1_W_alu_result[4], SC1_W_alu_result[5], SC1_W_alu_result[6], SC1_W_alu_result[7], SC1_W_alu_result[8], SC1_W_alu_result[9], SC1_W_alu_result[10], SC1_W_alu_result[11], SC1_W_alu_result[12], SC1_W_alu_result[13]);
CB1_ram_block1a29_PORT_A_address_reg = DFFE(CB1_ram_block1a29_PORT_A_address, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_PORT_A_write_enable = R1L2;
CB1_ram_block1a29_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a29_PORT_A_write_enable, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_PORT_A_read_enable = VCC;
CB1_ram_block1a29_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a29_PORT_A_read_enable, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_clock_0 = CLOCK_50;
CB1_ram_block1a29_PORT_A_data_out = MEMORY(CB1_ram_block1a29_PORT_A_data_in_reg, , CB1_ram_block1a29_PORT_A_address_reg, , CB1_ram_block1a29_PORT_A_write_enable_reg, CB1_ram_block1a29_PORT_A_read_enable_reg, , , , , CB1_ram_block1a29_clock_0, , , , , , , );
CB1_ram_block1a29 = CB1_ram_block1a29_PORT_A_data_out[0];


--ND1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

ND1_sr[23] = DFFEAS(ND1L86, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--AD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

AD1_break_readreg[21] = DFFEAS(MD1_jdo[21], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

AD1_break_readreg[18] = DFFEAS(MD1_jdo[18], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--ND1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

ND1_sr[16] = DFFEAS(ND1L87, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--NB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[3]_PORT_A_data_in = SC1_d_writedata[3];
NB1_q_b[3]_PORT_A_data_in_reg = DFFE(NB1_q_b[3]_PORT_A_data_in, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[3]_PORT_A_address_reg = DFFE(NB1_q_b[3]_PORT_A_address, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[3]_PORT_B_address_reg = DFFE(NB1_q_b[3]_PORT_B_address, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[3]_PORT_A_write_enable_reg = DFFE(NB1_q_b[3]_PORT_A_write_enable, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_read_enable = VCC;
NB1_q_b[3]_PORT_B_read_enable_reg = DFFE(NB1_q_b[3]_PORT_B_read_enable, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_clock_0 = CLOCK_50;
NB1_q_b[3]_clock_1 = CLOCK_50;
NB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[3]_clock_enable_1 = T1L83;
NB1_q_b[3]_PORT_B_data_out = MEMORY(NB1_q_b[3]_PORT_A_data_in_reg, , NB1_q_b[3]_PORT_A_address_reg, NB1_q_b[3]_PORT_B_address_reg, NB1_q_b[3]_PORT_A_write_enable_reg, , , NB1_q_b[3]_PORT_B_read_enable_reg, , , NB1_q_b[3]_clock_0, NB1_q_b[3]_clock_1, NB1_q_b[3]_clock_enable_0, NB1_q_b[3]_clock_enable_1, , , , );
NB1_q_b[3] = NB1_q_b[3]_PORT_B_data_out[0];


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L11, DB1_count[2], !A1L3, !A1L9, DB1L57);


--ND1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

ND1_sr[24] = DFFEAS(ND1L88, A1L37,  ,  , ND1L38,  ,  , ND1L37,  );


--ND1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

ND1_sr[8] = DFFEAS(ND1L89, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

AD1_break_readreg[6] = DFFEAS(MD1_jdo[6], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

AD1_break_readreg[22] = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--ND1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

ND1_sr[14] = DFFEAS(ND1L90, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--ND1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

ND1_sr[10] = DFFEAS(ND1L93, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--ND1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

ND1_sr[12] = DFFEAS(ND1L94, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--ND1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

ND1_sr[11] = DFFEAS(ND1L95, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--ND1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

ND1_sr[9] = DFFEAS(ND1L96, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--ND1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

ND1_sr[13] = DFFEAS(ND1L97, A1L37,  ,  , ND1L15,  ,  , ND1L14,  );


--AD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

AD1_break_readreg[15] = DFFEAS(MD1_jdo[15], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--NB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[4]_PORT_A_data_in = SC1_d_writedata[4];
NB1_q_b[4]_PORT_A_data_in_reg = DFFE(NB1_q_b[4]_PORT_A_data_in, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[4]_PORT_A_address_reg = DFFE(NB1_q_b[4]_PORT_A_address, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[4]_PORT_B_address_reg = DFFE(NB1_q_b[4]_PORT_B_address, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[4]_PORT_A_write_enable_reg = DFFE(NB1_q_b[4]_PORT_A_write_enable, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_read_enable = VCC;
NB1_q_b[4]_PORT_B_read_enable_reg = DFFE(NB1_q_b[4]_PORT_B_read_enable, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_clock_0 = CLOCK_50;
NB1_q_b[4]_clock_1 = CLOCK_50;
NB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[4]_clock_enable_1 = T1L83;
NB1_q_b[4]_PORT_B_data_out = MEMORY(NB1_q_b[4]_PORT_A_data_in_reg, , NB1_q_b[4]_PORT_A_address_reg, NB1_q_b[4]_PORT_B_address_reg, NB1_q_b[4]_PORT_A_write_enable_reg, , , NB1_q_b[4]_PORT_B_read_enable_reg, , , NB1_q_b[4]_clock_0, NB1_q_b[4]_clock_1, NB1_q_b[4]_clock_enable_0, NB1_q_b[4]_clock_enable_1, , , , );
NB1_q_b[4] = NB1_q_b[4]_PORT_B_data_out[0];


--NB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[5]_PORT_A_data_in = SC1_d_writedata[5];
NB1_q_b[5]_PORT_A_data_in_reg = DFFE(NB1_q_b[5]_PORT_A_data_in, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[5]_PORT_A_address_reg = DFFE(NB1_q_b[5]_PORT_A_address, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[5]_PORT_B_address_reg = DFFE(NB1_q_b[5]_PORT_B_address, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[5]_PORT_A_write_enable_reg = DFFE(NB1_q_b[5]_PORT_A_write_enable, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_read_enable = VCC;
NB1_q_b[5]_PORT_B_read_enable_reg = DFFE(NB1_q_b[5]_PORT_B_read_enable, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_clock_0 = CLOCK_50;
NB1_q_b[5]_clock_1 = CLOCK_50;
NB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[5]_clock_enable_1 = T1L83;
NB1_q_b[5]_PORT_B_data_out = MEMORY(NB1_q_b[5]_PORT_A_data_in_reg, , NB1_q_b[5]_PORT_A_address_reg, NB1_q_b[5]_PORT_B_address_reg, NB1_q_b[5]_PORT_A_write_enable_reg, , , NB1_q_b[5]_PORT_B_read_enable_reg, , , NB1_q_b[5]_clock_0, NB1_q_b[5]_clock_1, NB1_q_b[5]_clock_enable_0, NB1_q_b[5]_clock_enable_1, , , , );
NB1_q_b[5] = NB1_q_b[5]_PORT_B_data_out[0];


--NB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[6]_PORT_A_data_in = SC1_d_writedata[6];
NB1_q_b[6]_PORT_A_data_in_reg = DFFE(NB1_q_b[6]_PORT_A_data_in, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[6]_PORT_A_address_reg = DFFE(NB1_q_b[6]_PORT_A_address, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[6]_PORT_B_address_reg = DFFE(NB1_q_b[6]_PORT_B_address, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[6]_PORT_A_write_enable_reg = DFFE(NB1_q_b[6]_PORT_A_write_enable, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_read_enable = VCC;
NB1_q_b[6]_PORT_B_read_enable_reg = DFFE(NB1_q_b[6]_PORT_B_read_enable, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_clock_0 = CLOCK_50;
NB1_q_b[6]_clock_1 = CLOCK_50;
NB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[6]_clock_enable_1 = T1L83;
NB1_q_b[6]_PORT_B_data_out = MEMORY(NB1_q_b[6]_PORT_A_data_in_reg, , NB1_q_b[6]_PORT_A_address_reg, NB1_q_b[6]_PORT_B_address_reg, NB1_q_b[6]_PORT_A_write_enable_reg, , , NB1_q_b[6]_PORT_B_read_enable_reg, , , NB1_q_b[6]_clock_0, NB1_q_b[6]_clock_1, NB1_q_b[6]_clock_enable_0, NB1_q_b[6]_clock_enable_1, , , , );
NB1_q_b[6] = NB1_q_b[6]_PORT_B_data_out[0];


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L11, DB1_count[1], !A1L3, !A1L9, DB1L57);


--AD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

AD1_break_readreg[23] = DFFEAS(MD1_jdo[23], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

AD1_break_readreg[7] = DFFEAS(MD1_jdo[7], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

AD1_break_readreg[13] = DFFEAS(MD1_jdo[13], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

AD1_break_readreg[14] = DFFEAS(MD1_jdo[14], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

AD1_break_readreg[9] = DFFEAS(MD1_jdo[9], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

AD1_break_readreg[11] = DFFEAS(MD1_jdo[11], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

AD1_break_readreg[10] = DFFEAS(MD1_jdo[10], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

AD1_break_readreg[8] = DFFEAS(MD1_jdo[8], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--AD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

AD1_break_readreg[12] = DFFEAS(MD1_jdo[12], CLOCK_50,  ,  , AD1L7,  ,  , AD1L8,  );


--KD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
KD1L88 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[2] & (!KD1_MonAReg[3] & (KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[32]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[29])) # (MD1_take_action_ocimem_b & ((MD1_jdo[32]))))) ) );


--KD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
KD1L92 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[2] & (KD1_MonAReg[3] & (!KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[21]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[18])) # (MD1_take_action_ocimem_b & ((MD1_jdo[21]))))) ) );


--KD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
KD1L96 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (KD1_MonAReg[2] & (KD1_MonAReg[3] & (!KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[11]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[8])) # (MD1_take_action_ocimem_b & ((MD1_jdo[11]))))) ) );


--KD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
KD1L100 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[2] & (!KD1_MonAReg[3] & (!KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[8]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[5])) # (MD1_take_action_ocimem_b & ((MD1_jdo[8]))))) ) );


--SC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~16
SC1L931 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[23])))) # (SC1L930))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[23])))) # (SC1L930))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[7]))))) ) );


--SC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~20
SC1L910 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[18])))) # (SC1L909))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[18])))) # (SC1L909))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[2]))))) ) );


--SC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~24
SC1L920 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[20])))) # (SC1L919))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[20])))) # (SC1L919))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[4]))))) ) );


--SC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~28
SC1L915 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[19])))) # (SC1L914))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[19])))) # (SC1L914))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[3]))))) ) );


--SC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12
SC1L890 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[15])))) # (SC1L889))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[15])))) # (SC1L889))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[7]))))) ) );


--SC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~16
SC1L869 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[10])))) # (SC1L868))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[10])))) # (SC1L868))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[2]))))) ) );


--SC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20
SC1L864 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[9])))) # (SC1L863))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[9])))) # (SC1L863))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[1]))))) ) );


--SC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~24
SC1L879 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[12])))) # (SC1L878))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[12])))) # (SC1L878))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[4]))))) ) );


--SC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28
SC1L874 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[11])))) # (SC1L873))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[11])))) # (SC1L873))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[3]))))) ) );


--SC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
SC1L772 = ( !SC1_R_ctrl_break & ( (!SC1L586 & (SC1_W_bstatus_reg)) # (SC1L586 & ((!SC1_R_ctrl_wrctl_inst & (SC1_W_bstatus_reg)) # (SC1_R_ctrl_wrctl_inst & ((!SC1_D_iw[6] & ((SC1_E_src1[0]))) # (SC1_D_iw[6] & (SC1_W_bstatus_reg)))))) ) ) # ( SC1_R_ctrl_break & ( (((SC1_W_status_reg_pie))) ) );


--SC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~32
SC1L859 = ( !SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[8])))) # (SC1L858))) # (SC1_av_ld_aligning_data & ((((SC1L829))))) ) ) # ( SC1L652 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((XD1_q_a[8])))) # (SC1L858))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[0]))))) ) );


--VC1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
VC1L89 = ( !VC1_write & ( (!XB4_mem_used[1] & (!AC1_write_accepted & (VB1_WideOr1 & (SC1_d_write & VB1_saved_grant[0])))) ) ) # ( VC1_write & ( (((KD1_waitrequest))) ) );


--SC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
SC1L732 = ( !SC1_D_iw[14] & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & (!SC1_D_iw[16] & (!SC1_D_iw[11] & SC1L540)))) ) ) # ( SC1_D_iw[14] & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & (SC1_D_iw[15] & (!SC1_D_iw[11] & SC1L540)))) ) );


--DB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
DB1L45 = AMPP_FUNCTION(!A1L4, !A1L14, !A1L7, !A1L9, !DB1_state, !A1L12, !A1L5);


--SC1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
SC1L787 = ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & ((SC1_W_alu_result[0]))) # (SC1_R_ctrl_br_cmp & (SC1_W_cmp_result))))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[0])))) ) ) # ( SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & ((SC1_W_control_rd_data[0]))) # (SC1_R_ctrl_br_cmp & (SC1_W_cmp_result))))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[0])))) ) );


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--SW[0] is SW[0]
SW[0] = INPUT();


--SW[1] is SW[1]
SW[1] = INPUT();


--SW[2] is SW[2]
SW[2] = INPUT();


--SW[3] is SW[3]
SW[3] = INPUT();


--SW[4] is SW[4]
SW[4] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[6] is SW[6]
SW[6] = INPUT();


--SW[7] is SW[7]
SW[7] = INPUT();


--SW[8] is SW[8]
SW[8] = INPUT();


--SW[9] is SW[9]
SW[9] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(V1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(V1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(V1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(V1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(V1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(V1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(V1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(V1_data_out[7]);


--GPIO0 is GPIO0
GPIO0 = OUTPUT(A1L76);


--A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L8 = INPUT();


--A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L13 = OUTPUT(DB1_adapted_tdo);


--A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L6 = OUTPUT(A1L5);


--A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L38 = INPUT();


--A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L34 = INPUT();


--A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L31 = INPUT();


--A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L23 = INPUT();


--A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L27 = INPUT();


--A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L25 = INPUT();


--A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L33 = INPUT();


--A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L22 = INPUT();


--A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L32 = INPUT();


--A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L24 = INPUT();


--A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L28 = INPUT();


--A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L26 = INPUT();


--A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L36 = INPUT();


--A1L15 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L15 = INPUT();


--A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L40 = OUTPUT(ND1_sr[0]);


--A1L19 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L19 = OUTPUT(ND1_ir_out[0]);


--A1L20 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L20 = OUTPUT(ND1_ir_out[1]);


--V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

V1_data_out[0] = DFFEAS(SC1_d_writedata[0], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

V1_data_out[1] = DFFEAS(SC1_d_writedata[1], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

V1_data_out[2] = DFFEAS(SC1_d_writedata[2], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

V1_data_out[3] = DFFEAS(SC1_d_writedata[3], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

V1_data_out[4] = DFFEAS(SC1_d_writedata[4], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

V1_data_out[5] = DFFEAS(SC1_d_writedata[5], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

V1_data_out[6] = DFFEAS(SC1_d_writedata[6], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

V1_data_out[7] = DFFEAS(SC1_d_writedata[7], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  , V1L3,  ,  ,  ,  );


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L11, DB1_td_shift[0], !A1L3);


--A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L5 = INPUT();


--ND1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

ND1_sr[0] = DFFEAS(ND1L56, A1L37,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

ND1_ir_out[0] = DFFEAS(QD3_dreg[0], A1L37,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

ND1_ir_out[1] = DFFEAS(QD2_dreg[0], A1L37,  ,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

SC1_d_writedata[0] = DFFEAS(XC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--YD3_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YD3_altera_reset_synchronizer_int_chain_out = DFFEAS(YD3_altera_reset_synchronizer_int_chain[0], CLOCK_50, key0_d3[0],  ,  ,  ,  ,  ,  );


--YB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

YB6_wait_latency_counter[1] = DFFEAS(YB6L17, CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

YB6_wait_latency_counter[0] = DFFEAS(YB6L18, CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB6_mem_used[1] = DFFEAS(XB6L5, CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
BC1L3 = ( !SC1_W_alu_result[8] & ( !SC1_W_alu_result[9] & ( (!SC1_W_alu_result[7] & (!SC1_W_alu_result[6] & (!SC1_W_alu_result[11] & SC1_W_alu_result[12]))) ) ) );


--BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1
BC1L4 = (!SC1_W_alu_result[10] & (SC1_W_alu_result[15] & (!SC1_W_alu_result[14] & !SC1_W_alu_result[13])));


--V1L1 is nios_system:u0|nios_system_leds:leds|always0~0
V1L1 = ( BC1L4 & ( (!XB6_mem_used[1] & (!SC1_W_alu_result[4] & (!SC1_W_alu_result[5] & BC1L3))) ) );


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !Z1_r_sync_rst);


--SC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

SC1_d_write = DFFEAS(SC1_E_st_stall, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

AC1_write_accepted = DFFEAS(AC1L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L2 is nios_system:u0|nios_system_leds:leds|always0~1
V1L2 = (DB1_rst1 & (SC1_d_write & !AC1_write_accepted));


--V1L3 is nios_system:u0|nios_system_leds:leds|always0~2
V1L3 = ( V1L1 & ( V1L2 & ( (!YB6_wait_latency_counter[1] & (!YB6_wait_latency_counter[0] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]))) ) ) );


--SC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

SC1_d_writedata[1] = DFFEAS(XC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

SC1_d_writedata[2] = DFFEAS(XC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

SC1_d_writedata[3] = DFFEAS(XC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

SC1_d_writedata[4] = DFFEAS(XC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

SC1_d_writedata[5] = DFFEAS(XC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

SC1_d_writedata[6] = DFFEAS(XC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

SC1_d_writedata[7] = DFFEAS(XC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L11 = INPUT();


--A1L3 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L3 = INPUT();


--A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L30 = INPUT();


--A1L41 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L41 = INPUT();


--A1L16 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L16 = INPUT();


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
LD1L2 = (A1L30 & (!A1L41 & A1L16));


--A1L21 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L21 = INPUT();


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
ND1L54 = (ND1_sr[0] & (((!A1L16) # (!A1L21)) # (A1L41)));


--QD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

QD3_dreg[0] = DFFEAS(QD3_din_s1, A1L37,  ,  ,  ,  ,  ,  ,  );


--A1L17 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L17 = INPUT();


--A1L18 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L18 = INPUT();


--ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
ND1L55 = ( !A1L17 & ( !A1L18 & ( (!A1L41 & (A1L16 & (A1L21 & QD3_dreg[0]))) ) ) );


--ND1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

ND1_DRsize.000 = DFFEAS(VCC, A1L37,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L39 = INPUT();


--ND1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
ND1L56 = ( ND1_DRsize.000 & ( A1L39 & ( (!LD1L2 & (((ND1L55)) # (ND1L54))) # (LD1L2 & (((ND1_sr[1])))) ) ) ) # ( !ND1_DRsize.000 & ( A1L39 & ( ((ND1L55) # (ND1L54)) # (LD1L2) ) ) ) # ( ND1_DRsize.000 & ( !A1L39 & ( (!LD1L2 & (((ND1L55)) # (ND1L54))) # (LD1L2 & (((ND1_sr[1])))) ) ) ) # ( !ND1_DRsize.000 & ( !A1L39 & ( (!LD1L2 & ((ND1L55) # (ND1L54))) ) ) );


--A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L37 = INPUT();


--QD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

QD2_dreg[0] = DFFEAS(QD2_din_s1, A1L37,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

Z1_r_sync_rst = DFFEAS(Z1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YD3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YD3_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD3_altera_reset_synchronizer_int_chain[1], CLOCK_50, key0_d3[0],  ,  ,  ,  ,  ,  );


--key0_d3[0] is key0_d3[0]
--register power-up is low

key0_d3[0] = DFFEAS(key0_d2[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB6_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override
--register power-up is low

YB6_waitrequest_reset_override = DFFEAS(VCC, CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

SC1_d_read = DFFEAS(SC1_d_read_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

AC1_read_accepted = DFFEAS(AC1L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L68 = ( AC1_read_accepted & ( (DB1_rst1 & (SC1_d_write & !AC1_write_accepted)) ) ) # ( !AC1_read_accepted & ( (DB1_rst1 & (((SC1_d_write & !AC1_write_accepted)) # (SC1_d_read))) ) );


--YB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0
YB6L16 = ( T1L68 & ( V1L2 & ( (V1L1 & (YB6_waitrequest_reset_override & ((YB6_wait_latency_counter[0]) # (YB6_wait_latency_counter[1])))) ) ) ) # ( T1L68 & ( !V1L2 & ( (V1L1 & (YB6_waitrequest_reset_override & ((!YB6_wait_latency_counter[0]) # (YB6_wait_latency_counter[1])))) ) ) );


--YB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
YB6L17 = (YB6L16 & (!YB6_wait_latency_counter[1] $ (!YB6_wait_latency_counter[0])));


--YB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2
YB6L18 = (!YB6_wait_latency_counter[0] & YB6L16);


--SC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

SC1_R_ctrl_shift_rot = DFFEAS(SC1L243, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

SC1_R_ctrl_logic = DFFEAS(SC1L227, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

SC1_E_src1[3] = DFFEAS(SC1L692, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

SC1_E_src2[3] = DFFEAS(SC1L727, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

SC1_R_logic_op[1] = DFFEAS(SC1L296, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

SC1_R_logic_op[0] = DFFEAS(SC1L295, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0
SC1L350 = (!SC1_E_src1[3] & ((!SC1_E_src2[3] & (!SC1_R_logic_op[1] & !SC1_R_logic_op[0])) # (SC1_E_src2[3] & (SC1_R_logic_op[1])))) # (SC1_E_src1[3] & (!SC1_R_logic_op[1] $ (((!SC1_E_src2[3]) # (!SC1_R_logic_op[0])))));


--SC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0
SC1L308 = ( SC1L58 & ( (!SC1_R_ctrl_shift_rot & (((!SC1_R_ctrl_logic) # (SC1L350)))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[3])) ) ) # ( !SC1L58 & ( (!SC1_R_ctrl_shift_rot & (((SC1_R_ctrl_logic & SC1L350)))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[3])) ) );


--SC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

SC1_R_ctrl_rd_ctl_reg = DFFEAS(SC1_D_op_rdctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

SC1_R_ctrl_br_cmp = DFFEAS(SC1L204, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
SC1L337 = (SC1_R_ctrl_br_cmp) # (SC1_R_ctrl_rd_ctl_reg);


--SC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

SC1_E_src2[2] = DFFEAS(SC1L726, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

SC1_E_src1[2] = DFFEAS(SC1L691, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~1
SC1L349 = (!SC1_E_src2[2] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[2])) # (SC1_R_logic_op[1] & ((SC1_E_src1[2]))))) # (SC1_E_src2[2] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[2])))));


--SC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~2
SC1L307 = ( SC1L62 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L349)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[2])))) ) ) # ( !SC1L62 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L349)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[2])))) ) );


--YB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB6_read_latency_shift_reg[0] = DFFEAS(YB6L12, CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB6_mem_used[0] = DFFEAS(XB6L3, CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
YB1L27 = (DB1_rst1 & (SC1_d_read & !AC1_read_accepted));


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2
BC1L5 = (!SC1_W_alu_result[4] & (!SC1_W_alu_result[5] & (BC1L3 & BC1L4)));


--SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
SB1L3 = ( YB6_waitrequest_reset_override & ( V1L2 & ( (!YB6_wait_latency_counter[1] & (BC1L5 & (!YB6_wait_latency_counter[0] $ (XB6_mem_used[1])))) ) ) ) # ( YB6_waitrequest_reset_override & ( !V1L2 & ( (!YB6_wait_latency_counter[1] & (YB6_wait_latency_counter[0] & BC1L5)) ) ) );


--XB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
XB6L5 = ( SB1L3 & ( (!XB6_mem_used[0] & (XB6_mem_used[1])) # (XB6_mem_used[0] & (!YB6_read_latency_shift_reg[0] & ((YB1L27) # (XB6_mem_used[1])))) ) ) # ( !SB1L3 & ( (XB6_mem_used[1] & ((!YB6_read_latency_shift_reg[0]) # (!XB6_mem_used[0]))) ) );


--SC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

SC1_E_src1[4] = DFFEAS(SC1L693, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

SC1_E_src2[4] = DFFEAS(SC1L728, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2
SC1L351 = (!SC1_E_src1[4] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[4])) # (SC1_R_logic_op[1] & ((SC1_E_src2[4]))))) # (SC1_E_src1[4] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[4])))));


--SC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3
SC1L309 = ( SC1L66 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L351)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[4])))) ) ) # ( !SC1L66 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L351)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[4])))) ) );


--SC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

SC1_E_src1[5] = DFFEAS(SC1L694, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~3
SC1L352 = (!SC1_E_src1[5] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[5])) # (SC1_R_logic_op[1] & ((SC1_E_src2[5]))))) # (SC1_E_src1[5] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[5])))));


--SC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~4
SC1L310 = ( SC1L70 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L352)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[5])))) ) ) # ( !SC1L70 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L352)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[5])))) ) );


--SC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

SC1_E_src1[7] = DFFEAS(SC1L696, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4
SC1L354 = (!SC1_E_src1[7] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[7])) # (SC1_R_logic_op[1] & ((SC1_E_src2[7]))))) # (SC1_E_src1[7] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[7])))));


--SC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5
SC1L312 = ( SC1L74 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L354)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[7])))) ) ) # ( !SC1L74 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L354)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[7])))) ) );


--SC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

SC1_E_src1[6] = DFFEAS(SC1L695, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~5
SC1L353 = (!SC1_E_src2[6] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[6])) # (SC1_R_logic_op[1] & ((SC1_E_src1[6]))))) # (SC1_E_src2[6] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[6])))));


--SC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~6
SC1L311 = ( SC1L78 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L353)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[6])))) ) ) # ( !SC1L78 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L353)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[6])))) ) );


--SC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

SC1_E_src1[11] = DFFEAS(SC1L700, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~6
SC1L358 = (!SC1_E_src1[11] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[11])) # (SC1_R_logic_op[1] & ((SC1_E_src2[11]))))) # (SC1_E_src1[11] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[11])))));


--SC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~7
SC1L316 = ( SC1L82 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L358)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[11])))) ) ) # ( !SC1L82 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L358)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[11])))) ) );


--SC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

SC1_E_src1[12] = DFFEAS(SC1L701, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~7
SC1L359 = (!SC1_E_src1[12] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[12])) # (SC1_R_logic_op[1] & ((SC1_E_src2[12]))))) # (SC1_E_src1[12] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[12])))));


--SC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~8
SC1L317 = ( SC1L86 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L359)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[12])))) ) ) # ( !SC1L86 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L359)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[12])))) ) );


--SC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

SC1_E_src1[8] = DFFEAS(SC1L697, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8
SC1L355 = (!SC1_E_src2[8] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[8])) # (SC1_R_logic_op[1] & ((SC1_E_src1[8]))))) # (SC1_E_src2[8] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[8])))));


--SC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9
SC1L313 = ( SC1L90 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L355)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[8])))) ) ) # ( !SC1L90 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L355)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[8])))) ) );


--SC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

SC1_E_src1[9] = DFFEAS(SC1L698, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~9
SC1L356 = (!SC1_E_src2[9] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[9])) # (SC1_R_logic_op[1] & ((SC1_E_src1[9]))))) # (SC1_E_src2[9] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[9])))));


--SC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~10
SC1L314 = ( SC1L94 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L356)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[9])))) ) ) # ( !SC1L94 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L356)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[9])))) ) );


--SC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

SC1_E_src1[10] = DFFEAS(SC1L699, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10
SC1L357 = (!SC1_E_src2[10] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[10])) # (SC1_R_logic_op[1] & ((SC1_E_src1[10]))))) # (SC1_E_src2[10] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[10])))));


--SC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11
SC1L315 = ( SC1L98 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L357)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[10])))) ) ) # ( !SC1L98 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L357)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[10])))) ) );


--SC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

SC1_E_src1[15] = DFFEAS(SC1L704, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11
SC1L362 = (!SC1_E_src1[15] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[15])) # (SC1_R_logic_op[1] & ((SC1_E_src2[15]))))) # (SC1_E_src1[15] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[15])))));


--SC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12
SC1L320 = ( SC1L102 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L362)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) ) # ( !SC1L102 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L362)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) );


--SC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

SC1_E_src1[14] = DFFEAS(SC1L703, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~12
SC1L361 = (!SC1_E_src2[14] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[14])) # (SC1_R_logic_op[1] & ((SC1_E_src1[14]))))) # (SC1_E_src2[14] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[14])))));


--SC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~13
SC1L319 = ( SC1L106 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L361)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[14])))) ) ) # ( !SC1L106 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L361)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[14])))) ) );


--SC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

SC1_E_src1[13] = DFFEAS(SC1L702, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13
SC1L360 = (!SC1_E_src2[13] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[13])) # (SC1_R_logic_op[1] & ((SC1_E_src1[13]))))) # (SC1_E_src2[13] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[13])))));


--SC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14
SC1L318 = ( SC1L110 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L360)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[13])))) ) ) # ( !SC1L110 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L360)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[13])))) ) );


--SC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

SC1_E_new_inst = DFFEAS(SC1_R_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
SC1L956 = (SC1_E_new_inst & SC1_R_ctrl_st);


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
AC1L1 = (!AC1_write_accepted & !SC1_d_read);


--XB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB2_mem_used[1] = DFFEAS(XB2L7, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

YB2_wait_latency_counter[1] = DFFEAS(YB2L43, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

YB2_wait_latency_counter[0] = DFFEAS(YB2L44, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
BC1L8 = ( SC1_d_read & ( !AC1_read_accepted & ( (SC1_W_alu_result[4] & (!SC1_W_alu_result[5] & (BC1L3 & BC1L4))) ) ) );


--BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0
BC1L10 = ( SC1_W_alu_result[13] & ( (!SC1_W_alu_result[15] & SC1_W_alu_result[14]) ) ) # ( !SC1_W_alu_result[13] & ( (!SC1_W_alu_result[15] & (((SC1_W_alu_result[14])))) # (SC1_W_alu_result[15] & (SC1_W_alu_result[11] & (!SC1_W_alu_result[12] & !SC1_W_alu_result[14]))) ) );


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
BC1L6 = (!SC1_W_alu_result[4] & SC1_W_alu_result[5]);


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
BC1L11 = ( AC1_read_accepted & ( BC1L6 & ( (SC1_W_alu_result[3] & (BC1L3 & BC1L4)) ) ) ) # ( !AC1_read_accepted & ( BC1L6 & ( (BC1L3 & (BC1L4 & ((SC1_d_read) # (SC1_W_alu_result[3])))) ) ) );


--WB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|m0_write~0
WB2L1 = ( !BC1L10 & ( !BC1L11 & ( (!BC1L5 & (V1L2 & (!BC1L8 & !XB2_mem_used[1]))) ) ) );


--YB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0
YB2L37 = ( !BC1L11 & ( (!BC1L5 & (DB1_rst1 & (!BC1L8 & !BC1L10))) ) );


--YB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~1
YB2L38 = ( YB2L37 & ( (!XB2_mem_used[1] & (!YB2_wait_latency_counter[1] & (!YB2_wait_latency_counter[0] $ (!WB2L1)))) ) );


--XB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB3_mem_used[1] = DFFEAS(XB3L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

YB3_wait_latency_counter[1] = DFFEAS(YB3L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

YB3_wait_latency_counter[0] = DFFEAS(YB3L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
BC1L9 = ( !AC1_read_accepted & ( BC1L6 & ( (!SC1_W_alu_result[3] & (BC1L3 & (BC1L4 & SC1_d_read))) ) ) );


--SB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
SB1L4 = ( YB3_wait_latency_counter[0] & ( BC1L9 & ( (DB1_rst1 & (!V1L2 & (!XB3_mem_used[1] & !YB3_wait_latency_counter[1]))) ) ) ) # ( !YB3_wait_latency_counter[0] & ( BC1L9 & ( (DB1_rst1 & (V1L2 & (!XB3_mem_used[1] & !YB3_wait_latency_counter[1]))) ) ) );


--XB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB5_mem_used[1] = DFFEAS(XB5L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]
--register power-up is low

YB5_wait_latency_counter[1] = DFFEAS(YB5L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]
--register power-up is low

YB5_wait_latency_counter[0] = DFFEAS(YB5L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
SB1L5 = ( YB5_wait_latency_counter[0] & ( BC1L8 & ( (DB1_rst1 & (!V1L2 & (!XB5_mem_used[1] & !YB5_wait_latency_counter[1]))) ) ) ) # ( !YB5_wait_latency_counter[0] & ( BC1L8 & ( (DB1_rst1 & (V1L2 & (!XB5_mem_used[1] & !YB5_wait_latency_counter[1]))) ) ) );


--SB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
SB1L6 = ( YB6_waitrequest_reset_override & ( V1L2 & ( (!YB6_wait_latency_counter[1] & (!YB6_wait_latency_counter[0] & (!XB6_mem_used[1] & BC1L5))) ) ) ) # ( YB6_waitrequest_reset_override & ( !V1L2 & ( (!YB6_wait_latency_counter[1] & (YB6_wait_latency_counter[0] & (!XB6_mem_used[1] & BC1L5))) ) ) );


--XB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB1_mem_used[1] = DFFEAS(XB1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L69, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1
BC1L7 = (SC1_W_alu_result[3] & (BC1L3 & (BC1L4 & BC1L6)));


--VB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

VB1_saved_grant[0] = DFFEAS(KC1L1, CLOCK_50, !Z1_r_sync_rst,  , VB1L54,  ,  ,  ,  );


--KD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

KD1_waitrequest = DFFEAS(KD1L163, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB4_mem_used[1] = DFFEAS(XB4L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
BC1L2 = ( !SC1_W_alu_result[13] & ( (SC1_W_alu_result[11] & (!SC1_W_alu_result[12] & (SC1_W_alu_result[15] & !SC1_W_alu_result[14]))) ) );


--SB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
SB1L7 = (VB1_saved_grant[0] & (!KD1_waitrequest & (!XB4_mem_used[1] & BC1L2)));


--VB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0]
--register power-up is low

VB2_saved_grant[0] = DFFEAS(KC2L1, CLOCK_50, !Z1_r_sync_rst,  , VB2L57,  ,  ,  ,  );


--XB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB7_mem_used[1] = DFFEAS(XB7L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
SB1L8 = ( !XB7_mem_used[1] & ( (!SC1_W_alu_result[15] & (SC1_W_alu_result[14] & (DB1_rst1 & VB2_saved_grant[0]))) ) );


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
SB1L1 = ( !SB1L8 & ( (!SB1L7 & (((!T1_av_waitrequest) # (!BC1L7)) # (XB1_mem_used[1]))) ) );


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
SB1L2 = (!SB1L4 & (!SB1L5 & (!SB1L6 & SB1L1)));


--YB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

YB4_read_latency_shift_reg[0] = DFFEAS(YB4L36, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]
--register power-up is low

XB4_mem[0][73] = DFFEAS(XB4L14, CLOCK_50, !Z1_r_sync_rst,  , XB4L12,  ,  ,  ,  );


--XB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]
--register power-up is low

XB4_mem[0][55] = DFFEAS(XB4L15, CLOCK_50, !Z1_r_sync_rst,  , XB4L12,  ,  ,  ,  );


--TB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
TB2L1 = (YB4_read_latency_shift_reg[0] & ((!XB4_mem[0][73]) # (!XB4_mem[0][55])));


--YB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB7_read_latency_shift_reg[0] = DFFEAS(YB7L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

XB7_mem[0][73] = DFFEAS(XB7L14, CLOCK_50, !Z1_r_sync_rst,  , XB7L12,  ,  ,  ,  );


--XB7_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]
--register power-up is low

XB7_mem[0][55] = DFFEAS(XB7L15, CLOCK_50, !Z1_r_sync_rst,  , XB7L12,  ,  ,  ,  );


--TB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0
TB3L1 = (YB7_read_latency_shift_reg[0] & ((!XB7_mem[0][73]) # (!XB7_mem[0][55])));


--YB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

YB1_read_latency_shift_reg[0] = DFFEAS(YB1L28, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

YB2_read_latency_shift_reg[0] = DFFEAS(YB2L39, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

YB3_read_latency_shift_reg[0] = DFFEAS(SB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB5_read_latency_shift_reg[0] = DFFEAS(SB1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
GC1L2 = ( !YB5_read_latency_shift_reg[0] & ( (!YB6_read_latency_shift_reg[0] & (!YB1_read_latency_shift_reg[0] & (!YB2_read_latency_shift_reg[0] & !YB3_read_latency_shift_reg[0]))) ) );


--AC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

AC1_end_begintransfer = DFFEAS(AC1L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
AC1L2 = ( AC1_end_begintransfer & ( (!SC1_d_read & ((!SC1_d_write) # ((!DB1_rst1 & !AC1_write_accepted)))) ) ) # ( !AC1_end_begintransfer & ( (!SC1_d_read & ((!SC1_d_write) # (!AC1_write_accepted))) ) );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
AC1L3 = ( !AC1L2 & ( (!SC1_d_read) # (((!GC1L2) # (TB3L1)) # (TB2L1)) ) );


--SC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
SC1_E_st_stall = ( SB1L2 & ( AC1L3 & ( ((SC1_d_write & (AC1L1 & !YB2L38))) # (SC1L956) ) ) ) # ( !SB1L2 & ( AC1L3 & ( SC1L956 ) ) ) # ( SB1L2 & ( !AC1L3 & ( (SC1L956) # (SC1_d_write) ) ) ) # ( !SB1L2 & ( !AC1L3 & ( (SC1L956) # (SC1_d_write) ) ) );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L11, DB1L45, !A1L3);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L11, DB1L81, !A1L3);


--A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L12 = INPUT();


--DB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
DB1L68 = AMPP_FUNCTION(!A1L5, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9], !A1L12);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L11, DB1L54, !A1L3);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L11, DB1L72, !A1L3, DB1L57);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L11, DB1L15, !A1L3, DB1L57);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(CLOCK_50, DB1_rvalid0, !Z1_r_sync_rst);


--DB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
DB1L69 = AMPP_FUNCTION(!DB1_state, !DB1L68, !DB1_tck_t_dav, !DB1_td_shift[1], !DB1_count[9], !DB1_rvalid);


--A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L9 = INPUT();


--A1L14 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L14 = INPUT();


--A1L4 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L4 = INPUT();


--A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L7 = INPUT();


--DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
DB1L57 = AMPP_FUNCTION(!A1L9, !A1L14, !A1L4, !A1L7);


--QD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

QD3_din_s1 = DFFEAS(CD1_monitor_ready, A1L37,  ,  ,  ,  ,  ,  ,  );


--ND1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
ND1L57 = ( KD1_MonDReg[0] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[0])))) # (LD1L2 & (((ND1_sr[2])))) ) ) # ( !KD1_MonDReg[0] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[0])))) # (LD1L2 & (((ND1_sr[2])))) ) );


--ND1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9
ND1L14 = (A1L17 & ((!A1L30) # ((!A1L16) # (A1L41))));


--ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10
ND1L15 = (!A1L41 & (A1L16 & ((A1L21) # (A1L30))));


--A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L35 = INPUT();


--LD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
LD1_virtual_state_uir = (A1L41 & (A1L16 & A1L35));


--QD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

QD2_din_s1 = DFFEAS(SC1_hbreak_enabled, A1L37,  ,  ,  ,  ,  ,  ,  );


--SC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

SC1_R_wr_dst_reg = DFFEAS(SC1_D_wr_dst_reg, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

SC1_W_valid = DFFEAS(SC1L828, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
SC1_W_rf_wren = ((SC1_R_wr_dst_reg & SC1_W_valid)) # (Z1_r_sync_rst);


--SC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

SC1_R_ctrl_ld = DFFEAS(SC1L225, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

SC1_W_cmp_result = DFFEAS(SC1L340, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

SC1_W_control_rd_data[0] = DFFEAS(SC1L343, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

SC1_R_dst_regnum[0] = DFFEAS(SC1L252, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

SC1_R_dst_regnum[1] = DFFEAS(SC1L254, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

SC1_R_dst_regnum[2] = DFFEAS(SC1L256, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

SC1_R_dst_regnum[3] = DFFEAS(SC1L258, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

SC1_R_dst_regnum[4] = DFFEAS(SC1L260, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Z1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

Z1_r_sync_rst_chain[1] = DFFEAS(Z1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
Z1L1 = ((Z1_r_sync_rst & !Z1_r_sync_rst_chain[1])) # (Z1_altera_reset_synchronizer_int_chain[4]);


--YD3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YD3_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, key0_d3[0],  ,  ,  ,  ,  ,  );


--key0_d2[0] is key0_d2[0]
--register power-up is low

key0_d2[0] = DFFEAS(key0_d1[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
GC1_WideOr1 = (!TB2L1 & (!TB3L1 & GC1L2));


--SC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
SC1L946 = (SC1_E_new_inst & SC1_R_ctrl_ld);


--SC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
SC1_d_read_nxt = ((SC1_d_read & GC1_WideOr1)) # (SC1L946);


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
AC1L8 = ( SB1L2 & ( GC1_WideOr1 & ( ((DB1_rst1 & (SC1_d_read & YB2L38))) # (AC1_read_accepted) ) ) ) # ( !SB1L2 & ( GC1_WideOr1 & ( ((DB1_rst1 & SC1_d_read)) # (AC1_read_accepted) ) ) );


--SC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

SC1_D_iw[11] = DFFEAS(SC1L598, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

SC1_D_iw[13] = DFFEAS(SC1L600, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

SC1_D_iw[15] = DFFEAS(SC1L602, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

SC1_D_iw[16] = DFFEAS(SC1L603, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
SC1L553 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

SC1_D_iw[1] = DFFEAS(SC1L588, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

SC1_D_iw[3] = DFFEAS(SC1L590, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

SC1_D_iw[4] = DFFEAS(SC1L591, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

SC1_D_iw[5] = DFFEAS(SC1L592, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
SC1L540 = ( SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
SC1L554 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
SC1L555 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
SC1L238 = ( !SC1_D_iw[16] & ( (SC1_D_iw[12] & (!SC1_D_iw[13] & (!SC1_D_iw[14] & SC1_D_iw[15]))) ) );


--SC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

SC1_R_ctrl_shift_rot_right = DFFEAS(SC1L241, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L428 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0
SC1L428 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[2])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[4])));


--SC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
SC1L226 = ( SC1L540 & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[16]))) ) );


--SC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

SC1_E_valid_from_R = DFFEAS(SC1L539, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

SC1_R_ctrl_br = DFFEAS(SC1L660, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

SC1_R_valid = DFFEAS(SC1_D_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

SC1_R_ctrl_retaddr = DFFEAS(SC1L235, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
SC1L705 = (!SC1_E_valid_from_R & (((SC1_R_valid & SC1_R_ctrl_retaddr)))) # (SC1_E_valid_from_R & (((SC1_R_valid & SC1_R_ctrl_retaddr)) # (SC1_R_ctrl_br)));


--SC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

SC1_R_ctrl_jmp_direct = DFFEAS(SC1L223, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
SC1L706 = (SC1_E_valid_from_R & SC1_R_ctrl_jmp_direct);


--SC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2
SC1L692 = ( XC1_q_b[3] & ( (!SC1L705 & (((!SC1L706) # (SC1_D_iw[7])))) # (SC1L705 & (SC1L2)) ) ) # ( !XC1_q_b[3] & ( (!SC1L705 & (((SC1L706 & SC1_D_iw[7])))) # (SC1L705 & (SC1L2)) ) );


--SC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

SC1_R_src2_use_imm = DFFEAS(SC1L731, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

SC1_R_ctrl_src_imm5_shift_rot = DFFEAS(SC1L245, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
SC1L729 = (!SC1_R_src2_use_imm & !SC1_R_ctrl_src_imm5_shift_rot);


--SC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

SC1_R_ctrl_hi_imm16 = DFFEAS(SC1L216, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

SC1_R_ctrl_force_src2_zero = DFFEAS(SC1L215, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1
SC1L727 = ( !SC1_R_ctrl_force_src2_zero & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1L729 & ((SC1_D_iw[9]))) # (SC1L729 & (XC2_q_b[3])))) ) );


--SC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
SC1L298 = (!SC1L540 & ((SC1_D_iw[4]))) # (SC1L540 & (SC1_D_iw[15]));


--SC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
SC1L556 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
SC1L541 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
SC1L542 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
SC1L543 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
SC1L544 = ( SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
SC1L545 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
SC1L296 = ( SC1L197 ) # ( !SC1L197 & ( (((SC1L540 & SC1L198)) # (SC1L201)) # (SC1L298) ) );


--SC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
SC1L297 = (!SC1L540 & ((SC1_D_iw[3]))) # (SC1L540 & (SC1_D_iw[14]));


--SC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
SC1L295 = ( SC1L297 ) # ( !SC1L297 & ( (((SC1L540 & SC1L198)) # (SC1L197)) # (SC1L201) ) );


--SC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

SC1_E_alu_sub = DFFEAS(SC1L339, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
SC1L557 = ( !SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
SC1_D_op_rdctl = (SC1L540 & SC1L557);


--SC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
SC1L558 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
SC1L559 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
SC1L546 = ( SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
SC1L658 = (!SC1_D_iw[0] & ((!SC1_D_iw[4]) # ((!SC1_D_iw[5]) # (!SC1_D_iw[3]))));


--SC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
SC1L659 = (SC1_D_iw[1] & SC1_D_iw[2]);


--SC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
SC1L203 = ( !SC1L658 & ( SC1L659 & ( (!SC1L541 & (!SC1L544 & (!SC1L545 & !SC1L546))) ) ) ) # ( SC1L658 & ( !SC1L659 & ( (!SC1L541 & (!SC1L544 & (!SC1L545 & !SC1L546))) ) ) ) # ( !SC1L658 & ( !SC1L659 & ( (!SC1L541 & (!SC1L544 & (!SC1L545 & !SC1L546))) ) ) );


--SC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
SC1L204 = ( SC1L250 & ( SC1L203 ) ) # ( !SC1L250 & ( SC1L203 & ( (SC1L540 & (((SC1L559) # (SC1L558)) # (SC1L198))) ) ) ) # ( SC1L250 & ( !SC1L203 ) ) # ( !SC1L250 & ( !SC1L203 ) );


--SC1L427 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~1
SC1L427 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[1]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[3]));


--SC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
SC1L726 = ( SC1_D_iw[8] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L729) # (XC2_q_b[2])))) ) ) # ( !SC1_D_iw[8] & ( (XC2_q_b[2] & (SC1L729 & (!SC1_R_ctrl_hi_imm16 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~3
SC1L691 = ( XC1_q_b[2] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[6])))) # (SC1L705 & (((SC1L6)))) ) ) # ( !XC1_q_b[2] & ( (!SC1L705 & (SC1L706 & ((SC1_D_iw[6])))) # (SC1L705 & (((SC1L6)))) ) );


--YB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
YB6L12 = (YB1L27 & SB1L6);


--XB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1
XB6L3 = ( SB1L6 & ( ((XB6_mem_used[0] & ((!YB6_read_latency_shift_reg[0]) # (XB6_mem_used[1])))) # (YB1L27) ) ) # ( !SB1L6 & ( (XB6_mem_used[0] & ((!YB6_read_latency_shift_reg[0]) # (XB6_mem_used[1]))) ) );


--SC1L429 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2
SC1L429 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[3])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[5])));


--SC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4
SC1L693 = ( XC1_q_b[4] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[8])))) # (SC1L705 & (((SC1L10)))) ) ) # ( !XC1_q_b[4] & ( (!SC1L705 & (SC1L706 & (SC1_D_iw[8]))) # (SC1L705 & (((SC1L10)))) ) );


--SC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3
SC1L728 = ( SC1_D_iw[10] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L729) # (XC2_q_b[4])))) ) ) # ( !SC1_D_iw[10] & ( (XC2_q_b[4] & (SC1L729 & (!SC1_R_ctrl_hi_imm16 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~3
SC1L430 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[4])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[6])));


--SC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~5
SC1L694 = ( XC1_q_b[5] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[9])))) # (SC1L705 & (((SC1L14)))) ) ) # ( !XC1_q_b[5] & ( (!SC1L705 & (SC1L706 & (SC1_D_iw[9]))) # (SC1L705 & (((SC1L14)))) ) );


--SC1L508 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0
SC1L508 = ((SC1_R_ctrl_force_src2_zero) # (SC1_R_ctrl_hi_imm16)) # (SC1_R_ctrl_src_imm5_shift_rot);


--SC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4
SC1L432 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[6])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[8])));


--SC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6
SC1L696 = ( XC1_q_b[7] & ( (!SC1L705 & (((!SC1L706)) # (SC1_D_iw[11]))) # (SC1L705 & (((SC1L18)))) ) ) # ( !XC1_q_b[7] & ( (!SC1L705 & (SC1_D_iw[11] & (SC1L706))) # (SC1L705 & (((SC1L18)))) ) );


--SC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~5
SC1L431 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[5])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[7])));


--SC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~7
SC1L695 = ( XC1_q_b[6] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[10])))) # (SC1L705 & (((SC1L22)))) ) ) # ( !XC1_q_b[6] & ( (!SC1L705 & (SC1L706 & (SC1_D_iw[10]))) # (SC1L705 & (((SC1L22)))) ) );


--SC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~6
SC1L436 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[10]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[12]));


--SC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~8
SC1L700 = ( XC1_q_b[11] & ( (!SC1L705 & (((!SC1L706)) # (SC1_D_iw[15]))) # (SC1L705 & (((SC1L26)))) ) ) # ( !XC1_q_b[11] & ( (!SC1L705 & (SC1_D_iw[15] & (SC1L706))) # (SC1L705 & (((SC1L26)))) ) );


--SC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~7
SC1L437 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[11])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[13])));


--SC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~9
SC1L701 = ( XC1_q_b[12] & ( (!SC1L705 & (((!SC1L706)) # (SC1_D_iw[16]))) # (SC1L705 & (((SC1L30)))) ) ) # ( !XC1_q_b[12] & ( (!SC1L705 & (SC1_D_iw[16] & (SC1L706))) # (SC1L705 & (((SC1L30)))) ) );


--SC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

SC1_D_iw[18] = DFFEAS(SC1L605, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8
SC1L433 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[7])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[9])));


--SC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10
SC1L697 = ( XC1_q_b[8] & ( (!SC1L705 & (((!SC1L706)) # (SC1_D_iw[12]))) # (SC1L705 & (((SC1L34)))) ) ) # ( !XC1_q_b[8] & ( (!SC1L705 & (SC1_D_iw[12] & (SC1L706))) # (SC1L705 & (((SC1L34)))) ) );


--SC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~9
SC1L434 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[8])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[10])));


--SC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~11
SC1L698 = ( XC1_q_b[9] & ( (!SC1L705 & (((!SC1L706)) # (SC1_D_iw[13]))) # (SC1L705 & (((SC1L38)))) ) ) # ( !XC1_q_b[9] & ( (!SC1L705 & (SC1_D_iw[13] & (SC1L706))) # (SC1L705 & (((SC1L38)))) ) );


--SC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10
SC1L435 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[9]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[11]));


--SC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12
SC1L699 = ( XC1_q_b[10] & ( (!SC1L705 & (((!SC1L706)) # (SC1_D_iw[14]))) # (SC1L705 & (((SC1L42)))) ) ) # ( !XC1_q_b[10] & ( (!SC1L705 & (SC1_D_iw[14] & (SC1L706))) # (SC1L705 & (((SC1L42)))) ) );


--SC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11
SC1L440 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[14])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[16])));


--SC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

SC1_D_iw[19] = DFFEAS(SC1L606, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13
SC1L704 = ( XC1_q_b[15] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[19])))) # (SC1L705 & (((SC1L46)))) ) ) # ( !XC1_q_b[15] & ( (!SC1L705 & (SC1L706 & ((SC1_D_iw[19])))) # (SC1L705 & (((SC1L46)))) ) );


--SC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

SC1_D_iw[21] = DFFEAS(SC1L608, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~12
SC1L439 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[13]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[15]));


--SC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

SC1_D_iw[20] = DFFEAS(SC1L607, CLOCK_50, !Z1_r_sync_rst,  , SC1L651,  ,  ,  ,  );


--SC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~14
SC1L703 = ( XC1_q_b[14] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[18])))) # (SC1L705 & (((SC1L50)))) ) ) # ( !XC1_q_b[14] & ( (!SC1L705 & (SC1L706 & (SC1_D_iw[18]))) # (SC1L705 & (((SC1L50)))) ) );


--SC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13
SC1L438 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[12])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[14])));


--SC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15
SC1L702 = ( XC1_q_b[13] & ( (!SC1L705 & ((!SC1L706) # ((SC1_D_iw[17])))) # (SC1L705 & (((SC1L54)))) ) ) # ( !XC1_q_b[13] & ( (!SC1L705 & (SC1L706 & (SC1_D_iw[17]))) # (SC1L705 & (((SC1L54)))) ) );


--SC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
SC1L246 = (SC1_D_iw[0] & (!SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3]))));


--XB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB2_mem_used[0] = DFFEAS(XB2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
XB2L5 = (XB2_mem_used[1] & ((!YB2_read_latency_shift_reg[0]) # (!XB2_mem_used[0])));


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
AC1L9 = (SC1_d_read & !AC1_read_accepted);


--XB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
XB2L6 = (AC1L9 & (!YB2_read_latency_shift_reg[0] & XB2_mem_used[0]));


--XB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2
XB2L7 = ( XB2L5 & ( XB2L6 ) ) # ( !XB2L5 & ( XB2L6 & ( (!YB2_wait_latency_counter[1] & (YB2L37 & (!YB2_wait_latency_counter[0] $ (!WB2L1)))) ) ) ) # ( XB2L5 & ( !XB2L6 ) );


--BC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
BC1L12 = (!BC1L5 & (!BC1L8 & (!BC1L10 & !BC1L11)));


--YB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~0
YB2L43 = ( YB2_wait_latency_counter[0] & ( BC1L12 & ( (T1L68 & (V1L2 & (!XB2_mem_used[1] & !YB2_wait_latency_counter[1]))) ) ) ) # ( !YB2_wait_latency_counter[0] & ( BC1L12 & ( (T1L68 & (!XB2_mem_used[1] & YB2_wait_latency_counter[1])) ) ) );


--YB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1
YB2L44 = ( !YB2_wait_latency_counter[0] & ( BC1L12 & ( (T1L68 & (!XB2_mem_used[1] & ((!V1L2) # (YB2_wait_latency_counter[1])))) ) ) );


--SB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
SB1L9 = ( YB3_wait_latency_counter[0] & ( BC1L9 & ( (DB1_rst1 & (!YB3_wait_latency_counter[1] & ((!V1L2) # (XB3_mem_used[1])))) ) ) ) # ( !YB3_wait_latency_counter[0] & ( BC1L9 & ( (DB1_rst1 & (V1L2 & (!XB3_mem_used[1] & !YB3_wait_latency_counter[1]))) ) ) );


--XB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB3_mem_used[0] = DFFEAS(XB3L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
XB3L5 = (!XB3_mem_used[0] & (XB3_mem_used[1])) # (XB3_mem_used[0] & (!YB3_read_latency_shift_reg[0] & ((SB1L9) # (XB3_mem_used[1]))));


--YB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0
YB3L8 = ( YB3_wait_latency_counter[0] & ( BC1L9 & ( (T1L68 & (!XB3_mem_used[1] & ((YB3_wait_latency_counter[1]) # (V1L2)))) ) ) ) # ( !YB3_wait_latency_counter[0] & ( BC1L9 & ( (T1L68 & (!XB3_mem_used[1] & ((!V1L2) # (YB3_wait_latency_counter[1])))) ) ) );


--YB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
YB3L9 = (YB3L8 & (!YB3_wait_latency_counter[1] $ (!YB3_wait_latency_counter[0])));


--YB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
YB3L10 = (!YB3_wait_latency_counter[0] & YB3L8);


--SB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7
SB1L10 = ( YB5_wait_latency_counter[0] & ( BC1L8 & ( (DB1_rst1 & (!YB5_wait_latency_counter[1] & ((!V1L2) # (XB5_mem_used[1])))) ) ) ) # ( !YB5_wait_latency_counter[0] & ( BC1L8 & ( (DB1_rst1 & (V1L2 & (!XB5_mem_used[1] & !YB5_wait_latency_counter[1]))) ) ) );


--XB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB5_mem_used[0] = DFFEAS(XB5L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]~0
XB5L5 = (!XB5_mem_used[0] & (XB5_mem_used[1])) # (XB5_mem_used[0] & (!YB5_read_latency_shift_reg[0] & ((SB1L10) # (XB5_mem_used[1]))));


--YB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]~0
YB5L8 = ( YB5_wait_latency_counter[0] & ( BC1L8 & ( (T1L68 & (!XB5_mem_used[1] & ((YB5_wait_latency_counter[1]) # (V1L2)))) ) ) ) # ( !YB5_wait_latency_counter[0] & ( BC1L8 & ( (T1L68 & (!XB5_mem_used[1] & ((!V1L2) # (YB5_wait_latency_counter[1])))) ) ) );


--YB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~1
YB5L9 = (YB5L8 & (!YB5_wait_latency_counter[1] $ (!YB5_wait_latency_counter[0])));


--YB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~2
YB5L10 = (!YB5_wait_latency_counter[0] & YB5L8);


--XB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB1_mem_used[0] = DFFEAS(XB1L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
XB1L5 = ( !YB1_read_latency_shift_reg[0] & ( XB1_mem_used[0] & ( ((YB1L27 & (T1_av_waitrequest & BC1L7))) # (XB1_mem_used[1]) ) ) ) # ( YB1_read_latency_shift_reg[0] & ( !XB1_mem_used[0] & ( XB1_mem_used[1] ) ) ) # ( !YB1_read_latency_shift_reg[0] & ( !XB1_mem_used[0] & ( XB1_mem_used[1] ) ) );


--T1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
T1L69 = (T1L68 & (!XB1_mem_used[1] & (!T1_av_waitrequest & BC1L7)));


--SB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
SB1L11 = ( AC1_read_accepted & ( BC1L2 & ( (DB1_rst1 & (SC1_d_write & !AC1_write_accepted)) ) ) ) # ( !AC1_read_accepted & ( BC1L2 & ( (DB1_rst1 & (((SC1_d_write & !AC1_write_accepted)) # (SC1_d_read))) ) ) );


--KC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

KC1_top_priority_reg[0] = DFFEAS(KC1L6, CLOCK_50, !Z1_r_sync_rst,  , KC1L5,  ,  ,  ,  );


--KC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

KC1_top_priority_reg[1] = DFFEAS(KC1L1, CLOCK_50, !Z1_r_sync_rst,  , KC1L5,  ,  ,  ,  );


--SC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

SC1_F_pc[12] = DFFEAS(SC1L645, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  ,  ,  );


--SC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

SC1_i_read = DFFEAS(SC1L996, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

AC2_read_accepted = DFFEAS(AC2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
ZB2L1 = (DB1_rst1 & (!SC1_i_read & !AC2_read_accepted));


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
TB1L1 = ( !SC1_F_pc[11] & ( ZB2L1 & ( (SC1_F_pc[9] & (!SC1_F_pc[10] & (SC1_F_pc[13] & SC1_F_pc[12]))) ) ) );


--KC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
KC1L1 = (SB1L11 & ((!KC1_top_priority_reg[0]) # ((KC1_top_priority_reg[1] & !TB1L1))));


--XB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
XB4L16 = (!KD1_waitrequest & !XB4_mem_used[1]);


--VB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

VB1_packet_in_progress = DFFEAS(VB1L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

VB1_saved_grant[1] = DFFEAS(KC1L2, CLOCK_50, !Z1_r_sync_rst,  , VB1L54,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
CC1L1 = ( !SC1_F_pc[11] & ( (SC1_F_pc[9] & (!SC1_F_pc[10] & (SC1_F_pc[13] & SC1_F_pc[12]))) ) );


--VB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1
VB1_WideOr1 = ( CC1L1 & ( VB1_saved_grant[1] & ( ((T1L68 & (VB1_saved_grant[0] & BC1L2))) # (ZB2L1) ) ) ) # ( !CC1L1 & ( VB1_saved_grant[1] & ( (T1L68 & (VB1_saved_grant[0] & BC1L2)) ) ) ) # ( CC1L1 & ( !VB1_saved_grant[1] & ( (T1L68 & (VB1_saved_grant[0] & BC1L2)) ) ) ) # ( !CC1L1 & ( !VB1_saved_grant[1] & ( (T1L68 & (VB1_saved_grant[0] & BC1L2)) ) ) );


--VB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
VB1L54 = ( VB1_WideOr1 & ( (XB4L16 & ((VB1_saved_grant[1]) # (VB1_saved_grant[0]))) ) ) # ( !VB1_WideOr1 & ( !VB1_packet_in_progress ) );


--VC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

VC1_write = DFFEAS(VC1L89, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

VC1_address[8] = DFFEAS(VB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

KD1_jtag_ram_access = DFFEAS(KD1L107, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
KD1L162 = (!VC1_address[8] & KD1_jtag_ram_access);


--VC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

VC1_read = DFFEAS(VC1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

KD1_avalon_ociram_readdata_ready = DFFEAS(KD1L105, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
KD1L163 = ( KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!VC1_write & ((!VC1_read))) # (VC1_write & (KD1L162))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!VC1_write) # (KD1L162)) ) );


--XB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
XB4L13 = ( VB1_saved_grant[1] & ( (!AC1L9 & (((!SC1_i_read & !AC2_read_accepted)))) # (AC1L9 & (((!SC1_i_read & !AC2_read_accepted)) # (VB1_saved_grant[0]))) ) ) # ( !VB1_saved_grant[1] & ( (AC1L9 & VB1_saved_grant[0]) ) );


--XB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB4_mem_used[0] = DFFEAS(XB4L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
XB4L11 = ( XB4L13 & ( XB4_mem_used[0] & ( (!YB4_read_latency_shift_reg[0] & (((!KD1_waitrequest & VB1_WideOr1)) # (XB4_mem_used[1]))) ) ) ) # ( !XB4L13 & ( XB4_mem_used[0] & ( (XB4_mem_used[1] & !YB4_read_latency_shift_reg[0]) ) ) ) # ( XB4L13 & ( !XB4_mem_used[0] & ( XB4_mem_used[1] ) ) ) # ( !XB4L13 & ( !XB4_mem_used[0] & ( XB4_mem_used[1] ) ) );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
BC1L1 = (!SC1_W_alu_result[15] & SC1_W_alu_result[14]);


--SB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0
SB1L12 = ( AC1_read_accepted & ( BC1L1 & ( (DB1_rst1 & (SC1_d_write & !AC1_write_accepted)) ) ) ) # ( !AC1_read_accepted & ( BC1L1 & ( (DB1_rst1 & (((SC1_d_write & !AC1_write_accepted)) # (SC1_d_read))) ) ) );


--KC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

KC2_top_priority_reg[0] = DFFEAS(KC2L6, CLOCK_50, !Z1_r_sync_rst,  , KC2L5,  ,  ,  ,  );


--KC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

KC2_top_priority_reg[1] = DFFEAS(KC2L1, CLOCK_50, !Z1_r_sync_rst,  , KC2L5,  ,  ,  ,  );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
TB1L2 = ( SC1_F_pc[11] & ( ZB2L1 ) ) # ( !SC1_F_pc[11] & ( ZB2L1 & ( (!SC1_F_pc[9]) # (((!SC1_F_pc[13]) # (!SC1_F_pc[12])) # (SC1_F_pc[10])) ) ) );


--KC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0
KC2L1 = (SB1L12 & ((!KC2_top_priority_reg[0]) # ((KC2_top_priority_reg[1] & !TB1L2))));


--YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
YB7L3 = (DB1_rst1 & !XB7_mem_used[1]);


--VB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress
--register power-up is low

VB2_packet_in_progress = DFFEAS(VB2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_valid~0
VB2L56 = (!SC1_W_alu_result[15] & (SC1_W_alu_result[14] & (T1L68 & VB2_saved_grant[0])));


--VB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1]
--register power-up is low

VB2_saved_grant[1] = DFFEAS(KC2L2, CLOCK_50, !Z1_r_sync_rst,  , VB2L57,  ,  ,  ,  );


--VB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0
VB2L57 = ( VB2L56 & ( VB2_saved_grant[1] & ( YB7L3 ) ) ) # ( !VB2L56 & ( VB2_saved_grant[1] & ( (!TB1L2 & ((!VB2_packet_in_progress))) # (TB1L2 & (YB7L3)) ) ) ) # ( VB2L56 & ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & YB7L3) ) ) ) # ( !VB2L56 & ( !VB2_saved_grant[1] & ( !VB2_packet_in_progress ) ) );


--VB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|WideOr1
VB2_WideOr1 = ( CC1L1 & ( VB2_saved_grant[1] & ( (T1L68 & (VB2_saved_grant[0] & BC1L1)) ) ) ) # ( !CC1L1 & ( VB2_saved_grant[1] & ( ((T1L68 & (VB2_saved_grant[0] & BC1L1))) # (ZB2L1) ) ) ) # ( CC1L1 & ( !VB2_saved_grant[1] & ( (T1L68 & (VB2_saved_grant[0] & BC1L1)) ) ) ) # ( !CC1L1 & ( !VB2_saved_grant[1] & ( (T1L68 & (VB2_saved_grant[0] & BC1L1)) ) ) );


--XB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
XB7L13 = ( VB2_saved_grant[1] & ( (!AC1L9 & (((!SC1_i_read & !AC2_read_accepted)))) # (AC1L9 & (((!SC1_i_read & !AC2_read_accepted)) # (VB2_saved_grant[0]))) ) ) # ( !VB2_saved_grant[1] & ( (AC1L9 & VB2_saved_grant[0]) ) );


--XB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB7_mem_used[0] = DFFEAS(XB7L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
XB7L11 = ( XB7L13 & ( XB7_mem_used[0] & ( (!YB7_read_latency_shift_reg[0] & (((DB1_rst1 & VB2_WideOr1)) # (XB7_mem_used[1]))) ) ) ) # ( !XB7L13 & ( XB7_mem_used[0] & ( (XB7_mem_used[1] & !YB7_read_latency_shift_reg[0]) ) ) ) # ( XB7L13 & ( !XB7_mem_used[0] & ( XB7_mem_used[1] ) ) ) # ( !XB7L13 & ( !XB7_mem_used[0] & ( XB7_mem_used[1] ) ) );


--YB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
YB4L36 = (DB1_rst1 & (XB4L16 & (VB1_WideOr1 & XB4L13)));


--XB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

XB4_mem[1][73] = DFFEAS(XB4L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
XB4L14 = (!XB4_mem_used[1] & (VB1_saved_grant[1])) # (XB4_mem_used[1] & ((XB4_mem[1][73])));


--XB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
XB4L12 = (!XB4_mem_used[0]) # (YB4_read_latency_shift_reg[0]);


--XB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]
--register power-up is low

XB4_mem[1][55] = DFFEAS(XB4L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
XB4L15 = (!XB4_mem_used[1] & (XB4L13)) # (XB4_mem_used[1] & ((XB4_mem[1][55])));


--YB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
YB7L4 = (YB7L3 & (VB2_WideOr1 & XB7L13));


--XB7_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

XB7_mem[1][73] = DFFEAS(XB7L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
XB7L14 = (!XB7_mem_used[1] & (VB2_saved_grant[1])) # (XB7_mem_used[1] & ((XB7_mem[1][73])));


--XB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
XB7L12 = (!XB7_mem_used[0]) # (YB7_read_latency_shift_reg[0]);


--XB7_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]
--register power-up is low

XB7_mem[1][55] = DFFEAS(XB7L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
XB7L15 = (!XB7_mem_used[1] & (XB7L13)) # (XB7_mem_used[1] & ((XB7_mem[1][55])));


--YB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
YB1L28 = (YB1L27 & (!XB1_mem_used[1] & (T1_av_waitrequest & BC1L7)));


--YB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~2
YB2L39 = ( WB2L1 & ( YB2L37 & ( (AC1L9 & (!XB2_mem_used[1] & (!YB2_wait_latency_counter[1] & !YB2_wait_latency_counter[0]))) ) ) ) # ( !WB2L1 & ( YB2L37 & ( (AC1L9 & (!XB2_mem_used[1] & (!YB2_wait_latency_counter[1] & YB2_wait_latency_counter[0]))) ) ) );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
AC1L5 = (!AC1L9 & (!AC1_end_begintransfer & ((!SC1_d_write) # (AC1_write_accepted))));


--AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
AC1L6 = (!AC1L5 & ((!DB1_rst1) # ((!YB2L38 & SB1L2))));


--SC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
SC1L791 = ( SC1_W_alu_result[1] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[1])))) ) ) # ( !SC1_W_alu_result[1] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte0_data[1]) ) );


--SC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
SC1L792 = ( SC1_av_ld_byte0_data[2] & ( ((SC1_W_alu_result[2] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[2] & ( (SC1_W_alu_result[2] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
SC1L793 = ( SC1_av_ld_byte0_data[3] & ( ((SC1_W_alu_result[3] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[3] & ( (SC1_W_alu_result[3] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
SC1L794 = ( SC1_av_ld_byte0_data[4] & ( ((SC1_W_alu_result[4] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[4] & ( (SC1_W_alu_result[4] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
SC1L795 = ( SC1_av_ld_byte0_data[5] & ( ((SC1_W_alu_result[5] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[5] & ( (SC1_W_alu_result[5] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
SC1L796 = ( SC1_av_ld_byte0_data[6] & ( ((SC1_W_alu_result[6] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[6] & ( (SC1_W_alu_result[6] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
SC1L797 = ( SC1_av_ld_byte0_data[7] & ( ((SC1_W_alu_result[7] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[7] & ( (SC1_W_alu_result[7] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--DB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
DB1L44 = AMPP_FUNCTION(!A1L9, !A1L14, !A1L4);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
DB1L81 = AMPP_FUNCTION(!A1L5, !DB1_td_shift[0], !DB1_state, !DB1_user_saw_rvalid, !DB1L44, !DB1_count[0]);


--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

DB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[7], !Z1_r_sync_rst, DB1L22);


--DB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
DB1L70 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[10], !DB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(MB2_b_full, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L11, DB1L96, !A1L3, DB1L97);


--DB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
DB1L71 = AMPP_FUNCTION(!A1L5, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9]);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L11, DB1L73, !A1L3, DB1L57);


--DB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
DB1L72 = AMPP_FUNCTION(!A1L5, !DB1_count[9], !A1L9, !DB1_write_stalled, !DB1L71, !DB1_td_shift[2]);


--DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
DB1L15 = AMPP_FUNCTION(!A1L5, !DB1_state, !A1L12, !A1L9, !DB1_count[8]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, DB1L42, !Z1_r_sync_rst);


--CD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

CD1_monitor_ready = DFFEAS(CD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
ND1L58 = ( KD1_MonDReg[1] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[1])))) # (LD1L2 & (((ND1_sr[3])))) ) ) # ( !KD1_MonDReg[1] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[1])))) # (LD1L2 & (((ND1_sr[3])))) ) );


--MD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

MD1_jdo[0] = DFFEAS(ND1_sr[0], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

MD1_jdo[36] = DFFEAS(ND1_sr[36], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

MD1_jdo[37] = DFFEAS(ND1_sr[37], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

MD1_ir[1] = DFFEAS(A1L18, CLOCK_50,  ,  , MD1_jxuir,  ,  ,  ,  );


--MD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

MD1_ir[0] = DFFEAS(A1L17, CLOCK_50,  ,  , MD1_jxuir,  ,  ,  ,  );


--MD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

MD1_enable_action_strobe = DFFEAS(MD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~0
AD1L7 = (MD1_ir[1] & (!MD1_ir[0] & MD1_enable_action_strobe));


--AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1
AD1L8 = (!MD1_jdo[36] & (!MD1_jdo[37] & AD1L7));


--MD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

MD1_jdo[3] = DFFEAS(ND1_sr[3], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

KD1_jtag_ram_rd_d1 = DFFEAS(KD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

MD1_jdo[35] = DFFEAS(ND1_sr[35], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
MD1_take_action_ocimem_b = (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & MD1_jdo[35])));


--KD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0
KD1L50 = (!KD1_jtag_ram_rd_d1 & !MD1_take_action_ocimem_b);


--KD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

KD1_jtag_rd_d1 = DFFEAS(KD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1
KD1L51 = ( KD1_jtag_rd_d1 & ( (((!MD1_enable_action_strobe) # (MD1_jdo[35])) # (MD1_ir[0])) # (MD1_ir[1]) ) ) # ( !KD1_jtag_rd_d1 & ( (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & MD1_jdo[35]))) ) );


--SC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

SC1_hbreak_enabled = DFFEAS(SC1L991, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
SC1L547 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
SC1L560 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
SC1L561 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
SC1L548 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
SC1L549 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
SC1L550 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
SC1L206 = ( !SC1L211 & ( !SC1L210 & ( (!SC1L548 & (!SC1L549 & (!SC1L550 & !SC1L212))) ) ) );


--SC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
SC1L202 = ( SC1_D_iw[5] & ( SC1_D_iw[4] & ( (!SC1_D_iw[1] & (!SC1_D_iw[0] & ((!SC1_D_iw[3]) # (SC1_D_iw[2])))) # (SC1_D_iw[1] & (SC1_D_iw[0] & ((!SC1_D_iw[3]) # (!SC1_D_iw[2])))) ) ) ) # ( !SC1_D_iw[5] & ( SC1_D_iw[4] & ( (!SC1_D_iw[1] & (((!SC1_D_iw[0])))) # (SC1_D_iw[1] & (SC1_D_iw[0] & ((!SC1_D_iw[3]) # (!SC1_D_iw[2])))) ) ) ) # ( SC1_D_iw[5] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[1] & (!SC1_D_iw[0] & ((!SC1_D_iw[2]) # (SC1_D_iw[3])))) # (SC1_D_iw[1] & (((SC1_D_iw[0])))) ) ) ) # ( !SC1_D_iw[5] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[1] & ((!SC1_D_iw[0]) # ((!SC1_D_iw[3] & !SC1_D_iw[2])))) # (SC1_D_iw[1] & (((SC1_D_iw[0])))) ) ) );


--SC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
SC1L253 = (!SC1L202 & ((SC1_D_iw[18]))) # (SC1L202 & (SC1_D_iw[23]));


--SC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
SC1L254 = ( SC1L206 & ( SC1L253 & ( (!SC1L540) # (((!SC1L219 & !SC1L218)) # (SC1L547)) ) ) ) # ( !SC1L206 & ( SC1L253 & ( SC1L547 ) ) ) # ( SC1L206 & ( !SC1L253 & ( SC1L547 ) ) ) # ( !SC1L206 & ( !SC1L253 & ( SC1L547 ) ) );


--SC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2
SC1L259 = (!SC1L202 & ((SC1_D_iw[21]))) # (SC1L202 & (SC1_D_iw[26]));


--SC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3
SC1L260 = ( SC1L206 & ( SC1L259 ) ) # ( !SC1L206 & ( SC1L259 ) ) # ( SC1L206 & ( !SC1L259 & ( ((SC1L540 & ((SC1L218) # (SC1L219)))) # (SC1L547) ) ) ) # ( !SC1L206 & ( !SC1L259 ) );


--SC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
SC1L255 = (!SC1L202 & ((SC1_D_iw[19]))) # (SC1L202 & (SC1_D_iw[24]));


--SC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
SC1L256 = ( SC1L206 & ( SC1L255 ) ) # ( !SC1L206 & ( SC1L255 ) ) # ( SC1L206 & ( !SC1L255 & ( ((SC1L540 & ((SC1L218) # (SC1L219)))) # (SC1L547) ) ) ) # ( !SC1L206 & ( !SC1L255 ) );


--SC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~6
SC1L251 = (!SC1L202 & ((SC1_D_iw[17]))) # (SC1L202 & (SC1_D_iw[22]));


--SC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~7
SC1L252 = ( SC1L206 & ( SC1L251 ) ) # ( !SC1L206 & ( SC1L251 ) ) # ( SC1L206 & ( !SC1L251 & ( ((SC1L540 & ((SC1L218) # (SC1L219)))) # (SC1L547) ) ) ) # ( !SC1L206 & ( !SC1L251 ) );


--SC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
SC1L257 = (!SC1L202 & ((SC1_D_iw[20]))) # (SC1L202 & (SC1_D_iw[25]));


--SC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
SC1L258 = ( SC1L206 & ( SC1L257 ) ) # ( !SC1L206 & ( SC1L257 ) ) # ( SC1L206 & ( !SC1L257 & ( ((SC1L540 & ((SC1L218) # (SC1L219)))) # (SC1L547) ) ) ) # ( !SC1L206 & ( !SC1L257 ) );


--SC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
SC1L551 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
SC1L660 = (SC1L658 & SC1L659);


--SC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
SC1L303 = (!SC1L551 & (!SC1L660 & !SC1L304));


--SC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
SC1_D_wr_dst_reg = ( SC1L258 & ( SC1L303 ) ) # ( !SC1L258 & ( SC1L303 & ( (((SC1L252) # (SC1L256)) # (SC1L260)) # (SC1L254) ) ) );


--SC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

SC1_av_ld_waiting_for_data = DFFEAS(SC1L947, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1
SC1L947 = ( SC1L946 & ( SC1_av_ld_waiting_for_data & ( (!SC1_d_read) # ((!TB2L1 & (!TB3L1 & GC1L2))) ) ) ) # ( !SC1L946 & ( SC1_av_ld_waiting_for_data & ( (!SC1_d_read) # ((!TB2L1 & (!TB3L1 & GC1L2))) ) ) ) # ( SC1L946 & ( !SC1_av_ld_waiting_for_data ) );


--SC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
SC1L233 = (SC1_D_iw[0] & (SC1_D_iw[2] & (!SC1_D_iw[3] & SC1_D_iw[4])));


--SC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

SC1_av_ld_aligning_data = DFFEAS(SC1L837, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

SC1_av_ld_align_cycle[1] = DFFEAS(SC1L834, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

SC1_av_ld_align_cycle[0] = DFFEAS(SC1L833, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
SC1L231 = (SC1_D_iw[0] & (SC1_D_iw[3] & ((SC1_D_iw[2]) # (SC1_D_iw[1]))));


--SC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
SC1L836 = (SC1_av_ld_align_cycle[1] & (!SC1_av_ld_align_cycle[0] $ (((!SC1L231) # (SC1_D_iw[4])))));


--SC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
SC1L837 = ( SC1L233 & ( (SC1_av_ld_aligning_data & !SC1L836) ) ) # ( !SC1L233 & ( (!SC1_av_ld_aligning_data & (SC1_d_read & (!GC1_WideOr1))) # (SC1_av_ld_aligning_data & (((!SC1L836)))) ) );


--SC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
SC1L535 = ( SC1L233 & ( SC1L837 & ( (SC1_R_ctrl_ld & (((SC1_E_valid_from_R & SC1L947)) # (SC1_E_new_inst))) ) ) ) # ( !SC1L233 & ( SC1L837 & ( (SC1_R_ctrl_ld & ((SC1_E_valid_from_R) # (SC1_E_new_inst))) ) ) ) # ( SC1L233 & ( !SC1L837 & ( (SC1_R_ctrl_ld & (((SC1_E_valid_from_R & SC1L947)) # (SC1_E_new_inst))) ) ) ) # ( !SC1L233 & ( !SC1L837 & ( (SC1_R_ctrl_ld & (((SC1_E_valid_from_R & SC1L947)) # (SC1_E_new_inst))) ) ) );


--SC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
SC1L536 = (!SC1_E_shift_rot_cnt[3] & (!SC1_E_shift_rot_cnt[2] & (!SC1_E_shift_rot_cnt[1] & !SC1_E_shift_rot_cnt[0])));


--SC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
SC1L537 = ( SC1L536 & ( (SC1_R_ctrl_shift_rot & (SC1_E_valid_from_R & ((SC1_E_shift_rot_cnt[4]) # (SC1_E_new_inst)))) ) ) # ( !SC1L536 & ( (SC1_R_ctrl_shift_rot & SC1_E_valid_from_R) ) );


--SC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
SC1L828 = (!SC1_E_st_stall & (SC1_E_valid_from_R & (!SC1L535 & !SC1L537)));


--SC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
SC1L224 = ( SC1_D_iw[2] & ( (SC1_D_iw[0] & (SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3])))) ) );


--YB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

YB3_av_readdata_pre[30] = DFFEAS(SC1_W_alu_result[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
GC1L39 = (YB3_read_latency_shift_reg[0] & YB3_av_readdata_pre[30]);


--YB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

YB2_av_readdata_pre[0] = DFFEAS(CB1_ram_block1a0, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

YB4_av_readdata_pre[0] = DFFEAS(VC1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[0]
--register power-up is low

YB5_av_readdata_pre[0] = DFFEAS(U1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

YB6_av_readdata_pre[0] = DFFEAS(V1_readdata[0], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
GC1_src_data[0] = ( GC1L6 ) # ( !GC1L6 & ( ((!GC1L5) # ((TB3L1 & XD1_q_a[0]))) # (GC1L39) ) );


--SC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

SC1_av_ld_byte1_data[0] = DFFEAS(SC1L859, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
SC1L944 = ( SC1_av_ld_align_cycle[0] & ( (SC1_W_alu_result[1] & (SC1_av_ld_aligning_data & !SC1_av_ld_align_cycle[1])) ) ) # ( !SC1_av_ld_align_cycle[0] & ( (SC1_av_ld_aligning_data & ((!SC1_W_alu_result[0] & (SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[1])) # (SC1_W_alu_result[0] & ((!SC1_av_ld_align_cycle[1]) # (SC1_W_alu_result[1]))))) ) );


--SC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
SC1L842 = ( SC1_av_ld_align_cycle[0] & ( (!SC1_av_ld_aligning_data) # ((SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[1])) ) ) # ( !SC1_av_ld_align_cycle[0] & ( (!SC1_av_ld_aligning_data) # ((!SC1_W_alu_result[0] & (SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[1])) # (SC1_W_alu_result[0] & ((!SC1_av_ld_align_cycle[1]) # (SC1_W_alu_result[1])))) ) );


--SC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

SC1_R_compare_op[0] = DFFEAS(SC1L297, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14
SC1L363 = (!SC1_E_src2[16] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[16])) # (SC1_R_logic_op[1] & ((SC1_E_src1[16]))))) # (SC1_E_src2[16] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[16])))));


--SC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

SC1_E_src2[1] = DFFEAS(SC1L725, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
SC1L348 = (!SC1_E_src2[1] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[1])) # (SC1_R_logic_op[1] & ((SC1_E_src1[1]))))) # (SC1_E_src2[1] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[1])))));


--SC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
SC1L571 = (!SC1L363 & !SC1L348);


--SC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~16
SC1L369 = (!SC1_E_src2[22] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[22])) # (SC1_R_logic_op[1] & ((SC1_E_src1[22]))))) # (SC1_E_src2[22] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[22])))));


--SC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~17
SC1L368 = (!SC1_E_src2[21] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[21])) # (SC1_R_logic_op[1] & ((SC1_E_src1[21]))))) # (SC1_E_src2[21] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[21])))));


--SC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~18
SC1L367 = (!SC1_E_src2[20] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[20])) # (SC1_R_logic_op[1] & ((SC1_E_src1[20]))))) # (SC1_E_src2[20] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[20])))));


--SC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~19
SC1L366 = (!SC1_E_src2[19] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[19])) # (SC1_R_logic_op[1] & ((SC1_E_src1[19]))))) # (SC1_E_src2[19] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[19])))));


--SC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~20
SC1L365 = (!SC1_E_src2[18] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[18])) # (SC1_R_logic_op[1] & ((SC1_E_src1[18]))))) # (SC1_E_src2[18] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[18])))));


--SC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~21
SC1L364 = (!SC1_E_src2[17] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[17])) # (SC1_R_logic_op[1] & ((SC1_E_src1[17]))))) # (SC1_E_src2[17] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[17])))));


--SC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
SC1L572 = ( !SC1L365 & ( !SC1L364 & ( (!SC1L369 & (!SC1L368 & (!SC1L367 & !SC1L366))) ) ) );


--SC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
SC1L573 = ( SC1_E_src2[9] & ( SC1_E_src1[9] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[10]) # (SC1_E_src2[10])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[10] $ (SC1_E_src1[10])))) ) ) ) # ( !SC1_E_src2[9] & ( SC1_E_src1[9] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[10]) # (SC1_E_src2[10]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[10]) # (!SC1_E_src1[10]))))) ) ) ) # ( SC1_E_src2[9] & ( !SC1_E_src1[9] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[10]) # (SC1_E_src2[10]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[10]) # (!SC1_E_src1[10]))))) ) ) ) # ( !SC1_E_src2[9] & ( !SC1_E_src1[9] & ( (!SC1_E_src2[10] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[10]))))) # (SC1_E_src2[10] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[10])))) ) ) );


--SC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
SC1L574 = ( SC1_E_src1[12] & ( SC1_E_src2[12] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[8]) # (SC1_E_src2[8])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[8] $ (SC1_E_src1[8])))) ) ) ) # ( !SC1_E_src1[12] & ( SC1_E_src2[12] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[8]) # (SC1_E_src2[8]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[8]) # (!SC1_E_src1[8]))))) ) ) ) # ( SC1_E_src1[12] & ( !SC1_E_src2[12] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[8]) # (SC1_E_src2[8]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[8]) # (!SC1_E_src1[8]))))) ) ) ) # ( !SC1_E_src1[12] & ( !SC1_E_src2[12] & ( (!SC1_E_src2[8] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[8]))))) # (SC1_E_src2[8] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[8])))) ) ) );


--SC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
SC1L575 = ( SC1_E_src1[11] & ( SC1_E_src2[11] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src2[4]) # (SC1_E_src1[4])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src1[4] $ (SC1_E_src2[4])))) ) ) ) # ( !SC1_E_src1[11] & ( SC1_E_src2[11] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[4]) # (SC1_E_src1[4]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[4]) # (!SC1_E_src2[4]))))) ) ) ) # ( SC1_E_src1[11] & ( !SC1_E_src2[11] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[4]) # (SC1_E_src1[4]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[4]) # (!SC1_E_src2[4]))))) ) ) ) # ( !SC1_E_src1[11] & ( !SC1_E_src2[11] & ( (!SC1_E_src1[4] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src2[4]))))) # (SC1_E_src1[4] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src2[4])))) ) ) );


--SC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
SC1L576 = ( SC1_E_src2[6] & ( SC1_E_src1[6] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src2[5]) # (SC1_E_src1[5])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src1[5] $ (SC1_E_src2[5])))) ) ) ) # ( !SC1_E_src2[6] & ( SC1_E_src1[6] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[5]) # (SC1_E_src1[5]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[5]) # (!SC1_E_src2[5]))))) ) ) ) # ( SC1_E_src2[6] & ( !SC1_E_src1[6] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[5]) # (SC1_E_src1[5]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[5]) # (!SC1_E_src2[5]))))) ) ) ) # ( !SC1_E_src2[6] & ( !SC1_E_src1[6] & ( (!SC1_E_src1[5] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src2[5]))))) # (SC1_E_src1[5] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src2[5])))) ) ) );


--SC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
SC1L577 = ( SC1_E_src2[14] & ( SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src2[15]) # (SC1_E_src1[15])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src1[15] $ (SC1_E_src2[15])))) ) ) ) # ( !SC1_E_src2[14] & ( SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[15]) # (SC1_E_src1[15]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[15]) # (!SC1_E_src2[15]))))) ) ) ) # ( SC1_E_src2[14] & ( !SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[15]) # (SC1_E_src1[15]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[15]) # (!SC1_E_src2[15]))))) ) ) ) # ( !SC1_E_src2[14] & ( !SC1_E_src1[14] & ( (!SC1_E_src1[15] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src2[15]))))) # (SC1_E_src1[15] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src2[15])))) ) ) );


--SC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
SC1L578 = ( SC1L576 & ( SC1L577 & ( (!SC1L354 & (!SC1L360 & (SC1L574 & SC1L575))) ) ) );


--SC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
SC1L579 = ( SC1_E_src2[23] & ( SC1_E_src1[23] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[24]) # (SC1_E_src2[24])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[24] $ (SC1_E_src1[24])))) ) ) ) # ( !SC1_E_src2[23] & ( SC1_E_src1[23] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[24]) # (SC1_E_src2[24]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[24]) # (!SC1_E_src1[24]))))) ) ) ) # ( SC1_E_src2[23] & ( !SC1_E_src1[23] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[24]) # (SC1_E_src2[24]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[24]) # (!SC1_E_src1[24]))))) ) ) ) # ( !SC1_E_src2[23] & ( !SC1_E_src1[23] & ( (!SC1_E_src2[24] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[24]))))) # (SC1_E_src2[24] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[24])))) ) ) );


--SC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
SC1L580 = ( SC1_E_src2[25] & ( SC1_E_src1[25] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[26]) # (SC1_E_src2[26])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[26] $ (SC1_E_src1[26])))) ) ) ) # ( !SC1_E_src2[25] & ( SC1_E_src1[25] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[26]) # (SC1_E_src2[26]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[26]) # (!SC1_E_src1[26]))))) ) ) ) # ( SC1_E_src2[25] & ( !SC1_E_src1[25] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[26]) # (SC1_E_src2[26]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[26]) # (!SC1_E_src1[26]))))) ) ) ) # ( !SC1_E_src2[25] & ( !SC1_E_src1[25] & ( (!SC1_E_src2[26] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[26]))))) # (SC1_E_src2[26] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[26])))) ) ) );


--SC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
SC1L581 = ( SC1_E_src2[27] & ( SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[28]) # (SC1_E_src2[28])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[28] $ (SC1_E_src1[28])))) ) ) ) # ( !SC1_E_src2[27] & ( SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[28]) # (SC1_E_src2[28]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[28]) # (!SC1_E_src1[28]))))) ) ) ) # ( SC1_E_src2[27] & ( !SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[28]) # (SC1_E_src2[28]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[28]) # (!SC1_E_src1[28]))))) ) ) ) # ( !SC1_E_src2[27] & ( !SC1_E_src1[27] & ( (!SC1_E_src2[28] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[28]))))) # (SC1_E_src2[28] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[28])))) ) ) );


--SC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

SC1_E_src2[0] = DFFEAS(SC1L724, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~22
SC1L347 = (!SC1_E_src2[0] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[0])) # (SC1_R_logic_op[1] & ((SC1_E_src1[0]))))) # (SC1_E_src2[0] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[0])))));


--SC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

SC1_E_src2[31] = DFFEAS(SC1L722, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~23
SC1L378 = (!SC1_E_src2[31] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[31])) # (SC1_R_logic_op[1] & ((SC1_E_src1[31]))))) # (SC1_E_src2[31] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[31])))));


--SC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~24
SC1L377 = (!SC1_E_src2[30] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[30])) # (SC1_R_logic_op[1] & ((SC1_E_src1[30]))))) # (SC1_E_src2[30] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[30])))));


--SC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25
SC1L376 = (!SC1_E_src2[29] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[29])) # (SC1_R_logic_op[1] & ((SC1_E_src1[29]))))) # (SC1_E_src2[29] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[29])))));


--SC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
SC1L582 = ( !SC1L377 & ( !SC1L376 & ( (!SC1L350 & (!SC1L349 & (!SC1L347 & !SC1L378))) ) ) );


--SC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
SC1L583 = ( SC1L581 & ( SC1L582 & ( (SC1L573 & (SC1L578 & (SC1L579 & SC1L580))) ) ) );


--SC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

SC1_R_compare_op[1] = DFFEAS(SC1L298, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
SC1L340 = ( SC1L583 & ( SC1_R_compare_op[1] & ( (!SC1_R_compare_op[0] & (SC1L118)) # (SC1_R_compare_op[0] & (((!SC1L571) # (!SC1L572)))) ) ) ) # ( !SC1L583 & ( SC1_R_compare_op[1] & ( (SC1_R_compare_op[0]) # (SC1L118) ) ) ) # ( SC1L583 & ( !SC1_R_compare_op[1] & ( (!SC1_R_compare_op[0] & (((SC1L571 & SC1L572)))) # (SC1_R_compare_op[0] & (!SC1L118)) ) ) ) # ( !SC1L583 & ( !SC1_R_compare_op[1] & ( (!SC1L118 & SC1_R_compare_op[0]) ) ) );


--SC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

SC1_W_status_reg_pie = DFFEAS(SC1L826, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
SC1L584 = ( !SC1_D_iw[10] & ( (!SC1_D_iw[7] & (!SC1_D_iw[9] & (!SC1_D_iw[6] & !SC1_D_iw[8]))) ) );


--SC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
SC1L585 = ( !SC1_D_iw[10] & ( (!SC1_D_iw[7] & (!SC1_D_iw[9] & (SC1_D_iw[6] & !SC1_D_iw[8]))) ) );


--SC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

SC1_W_bstatus_reg = DFFEAS(SC1L772, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
SC1L586 = (SC1_D_iw[7] & (!SC1_D_iw[9] & (!SC1_D_iw[8] & !SC1_D_iw[10])));


--SC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

SC1_W_ienable_reg[0] = DFFEAS(SC1L783, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

SC1_W_ipending_reg[0] = DFFEAS(SC1L786, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
SC1L341 = ( !SC1_D_iw[10] & ( SC1_W_ipending_reg[0] & ( (!SC1_D_iw[7] & (!SC1_D_iw[9] & (!SC1_D_iw[6] & SC1_D_iw[8]))) ) ) );


--SC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
SC1L342 = ( SC1L341 & ( (!SC1_D_iw[6] & (!SC1_W_bstatus_reg & SC1L586)) ) ) # ( !SC1L341 & ( (!SC1L586) # ((!SC1_D_iw[6] & (!SC1_W_bstatus_reg)) # (SC1_D_iw[6] & ((!SC1_W_ienable_reg[0])))) ) );


--SC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
SC1L343 = ( SC1L342 & ( (!SC1L584 & (((SC1_W_estatus_reg & SC1L585)))) # (SC1L584 & (SC1_W_status_reg_pie)) ) ) # ( !SC1L342 & ( (!SC1L584 & (((!SC1L585) # (SC1_W_estatus_reg)))) # (SC1L584 & (SC1_W_status_reg_pie)) ) );


--SC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15
SC1L305 = ( SC1L122 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L347)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[0])))) ) ) # ( !SC1L122 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L347))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[0])))) ) );


--SC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
SC1_intr_req = (SC1_W_status_reg_pie & SC1_W_ipending_reg[0]);


--YB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

YB4_av_readdata_pre[22] = DFFEAS(VC1_readdata[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
TB2L2 = (YB4_read_latency_shift_reg[0] & (XB4_mem[0][73] & XB4_mem[0][55]));


--TB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0
TB3L2 = (YB7_read_latency_shift_reg[0] & (XB7_mem[0][73] & XB7_mem[0][55]));


--SC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
SC1L609 = ( TB3L2 & ( (!SC1_intr_req & (((YB4_av_readdata_pre[22] & TB2L2)) # (XD1_q_a[22]))) ) ) # ( !TB3L2 & ( (!SC1_intr_req & (YB4_av_readdata_pre[22] & TB2L2)) ) );


--SC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

SC1_hbreak_pending = DFFEAS(SC1L993, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

CD1_jtag_break = DFFEAS(CD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

SC1_wait_for_one_post_bret_inst = DFFEAS(SC1L999, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
SC1L994 = ( SC1_wait_for_one_post_bret_inst & ( (SC1_W_valid & (!SC1_hbreak_enabled & ((CD1_jtag_break) # (SC1_hbreak_pending)))) ) ) # ( !SC1_wait_for_one_post_bret_inst & ( (!SC1_hbreak_enabled & ((CD1_jtag_break) # (SC1_hbreak_pending))) ) );


--SC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
SC1L651 = (!SC1_i_read & ((TB3L2) # (TB2L2)));


--YB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

YB4_av_readdata_pre[23] = DFFEAS(VC1_readdata[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
SC1L610 = ( XD1_q_a[23] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[23])) # (TB3L2))) ) ) # ( !XD1_q_a[23] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[23])) ) );


--YB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

YB4_av_readdata_pre[24] = DFFEAS(VC1_readdata[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
SC1L611 = ( XD1_q_a[24] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[24])) # (TB3L2))) ) ) # ( !XD1_q_a[24] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[24])) ) );


--YB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

YB4_av_readdata_pre[25] = DFFEAS(VC1_readdata[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
SC1L612 = ( XD1_q_a[25] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[25])) # (TB3L2))) ) ) # ( !XD1_q_a[25] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[25])) ) );


--YB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

YB4_av_readdata_pre[26] = DFFEAS(VC1_readdata[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
SC1L613 = ( XD1_q_a[26] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[26])) # (TB3L2))) ) ) # ( !XD1_q_a[26] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[26])) ) );


--Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[2] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

Z1_r_sync_rst_chain[2] = DFFEAS(Z1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
Z1L17 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[2]);


--key0_d1[0] is key0_d1[0]
--register power-up is low

key0_d1[0] = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

YB4_av_readdata_pre[11] = DFFEAS(VC1_readdata[11], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L279 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]~0
SC1L279 = (!SC1_intr_req & !SC1L994);


--SC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
SC1L598 = ( SC1L279 & ( (!TB2L2 & (TB3L2 & ((XD1_q_a[11])))) # (TB2L2 & (((TB3L2 & XD1_q_a[11])) # (YB4_av_readdata_pre[11]))) ) ) # ( !SC1L279 );


--YB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

YB4_av_readdata_pre[12] = DFFEAS(VC1_readdata[12], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
SC1L599 = ( XD1_q_a[12] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[12])) # (TB3L2))) ) ) # ( !XD1_q_a[12] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[12])) ) );


--YB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

YB4_av_readdata_pre[13] = DFFEAS(VC1_readdata[13], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
SC1L600 = ( XD1_q_a[13] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[13]))) # (TB3L2) ) ) # ( !XD1_q_a[13] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[13])) ) );


--YB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

YB4_av_readdata_pre[14] = DFFEAS(VC1_readdata[14], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
SC1L601 = ( XD1_q_a[14] & ( (((TB2L2 & YB4_av_readdata_pre[14])) # (TB3L2)) # (SC1_intr_req) ) ) # ( !XD1_q_a[14] & ( ((TB2L2 & YB4_av_readdata_pre[14])) # (SC1_intr_req) ) );


--YB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

YB4_av_readdata_pre[15] = DFFEAS(VC1_readdata[15], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
SC1L602 = ( XD1_q_a[15] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[15]))) # (TB3L2) ) ) # ( !XD1_q_a[15] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[15])) ) );


--YB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

YB4_av_readdata_pre[16] = DFFEAS(VC1_readdata[16], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
SC1L603 = ( XD1_q_a[16] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[16]))) # (TB3L2) ) ) # ( !XD1_q_a[16] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[16])) ) );


--SC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
SC1L587 = ( TB3L2 & ( (!SC1_intr_req & (((YB4_av_readdata_pre[0] & TB2L2)) # (XD1_q_a[0]))) ) ) # ( !TB3L2 & ( (YB4_av_readdata_pre[0] & (!SC1_intr_req & TB2L2)) ) );


--YB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

YB4_av_readdata_pre[1] = DFFEAS(VC1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
SC1L588 = ( XD1_q_a[1] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[1]))) # (TB3L2) ) ) # ( !XD1_q_a[1] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[1])) ) );


--YB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

YB4_av_readdata_pre[2] = DFFEAS(VC1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
SC1L589 = ( XD1_q_a[2] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[2])) # (TB3L2))) ) ) # ( !XD1_q_a[2] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[2])) ) );


--YB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

YB4_av_readdata_pre[3] = DFFEAS(VC1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
SC1L590 = ( XD1_q_a[3] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[3]))) # (TB3L2) ) ) # ( !XD1_q_a[3] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[3])) ) );


--YB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

YB4_av_readdata_pre[4] = DFFEAS(VC1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
SC1L591 = ( XD1_q_a[4] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[4]))) # (TB3L2) ) ) # ( !XD1_q_a[4] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[4])) ) );


--YB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

YB4_av_readdata_pre[5] = DFFEAS(VC1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
SC1L592 = ( XD1_q_a[5] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[5]))) # (TB3L2) ) ) # ( !XD1_q_a[5] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[5])) ) );


--SC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
SC1L240 = (SC1_D_iw[12] & (((SC1_D_iw[11] & !SC1_D_iw[16])) # (SC1_D_iw[15])));


--SC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
SC1L241 = (!SC1_D_iw[13] & (SC1_D_iw[14] & (SC1L540 & SC1L240)));


--SC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
SC1L539 = (((SC1L537) # (SC1L535)) # (SC1_R_valid)) # (SC1_E_st_stall);


--SC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

SC1_D_valid = DFFEAS(SC1L651, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
SC1L207 = (!SC1L550 & (!SC1L212 & (!SC1L211 & !SC1L210)));


--SC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
SC1L562 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
SC1L563 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
SC1L564 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
SC1L565 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
SC1L234 = (!SC1L547 & (!SC1L548 & ((!SC1L540) # (!SC1L236))));


--SC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
SC1L235 = ( SC1L237 & ( SC1L234 & ( ((!SC1L207) # (SC1L549)) # (SC1L540) ) ) ) # ( !SC1L237 & ( SC1L234 & ( ((!SC1L207) # ((SC1L540 & SC1L219))) # (SC1L549) ) ) ) # ( SC1L237 & ( !SC1L234 ) ) # ( !SC1L237 & ( !SC1L234 ) );


--SC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
SC1L223 = ( !SC1_D_iw[5] & ( (!SC1_D_iw[1] & (!SC1_D_iw[2] & (!SC1_D_iw[3] & !SC1_D_iw[4]))) ) );


--YB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

YB4_av_readdata_pre[7] = DFFEAS(VC1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~17
SC1L594 = ( XD1_q_a[7] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[7])) # (TB3L2))) ) ) # ( !XD1_q_a[7] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[7])) ) );


--SC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
SC1L731 = ( SC1L304 ) # ( !SC1L304 & ( (((SC1_R_valid & SC1L660)) # (SC1L732)) # (SC1L202) ) );


--SC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
SC1L244 = (!SC1_D_iw[11] & ((!SC1_D_iw[14] & ((!SC1_D_iw[16]))) # (SC1_D_iw[14] & (SC1_D_iw[15]))));


--SC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
SC1L245 = (SC1_D_iw[12] & (!SC1_D_iw[13] & (SC1L540 & SC1L244)));


--YB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

YB4_av_readdata_pre[9] = DFFEAS(VC1_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~18
SC1L596 = ( XD1_q_a[9] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[9])) # (TB3L2))) ) ) # ( !XD1_q_a[9] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[9])) ) );


--SC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
SC1L216 = ( SC1_D_iw[2] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
SC1L217 = ( !SC1L220 & ( (!SC1L560 & (!SC1L561 & (!SC1L222 & !SC1L221))) ) );


--SC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
SC1L566 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
SC1L567 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
SC1L213 = ( !SC1L567 & ( (!SC1L562 & (!SC1L563 & (!SC1L564 & !SC1L566))) ) );


--SC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
SC1L568 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
SC1L569 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
SC1L214 = (!SC1L551 & ((!SC1L540) # ((!SC1L568 & !SC1L569))));


--SC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
SC1L215 = ( SC1L234 & ( SC1L214 & ( (!SC1L207) # ((SC1L540 & ((!SC1L217) # (!SC1L213)))) ) ) ) # ( !SC1L234 & ( SC1L214 ) ) # ( SC1L234 & ( !SC1L214 ) ) # ( !SC1L234 & ( !SC1L214 ) );


--SC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
SC1L552 = ( SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
SC1L339 = ( SC1L199 & ( SC1_R_valid ) ) # ( !SC1L199 & ( (SC1_R_valid & (((SC1L540 & SC1L200)) # (SC1L201))) ) );


--SC1L426 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14
SC1L426 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[0]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[2]));


--YB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

YB4_av_readdata_pre[8] = DFFEAS(VC1_readdata[8], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19
SC1L595 = ( XD1_q_a[8] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[8])) # (TB3L2))) ) ) # ( !XD1_q_a[8] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[8])) ) );


--YB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

YB4_av_readdata_pre[6] = DFFEAS(VC1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~20
SC1L593 = ( XD1_q_a[6] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[6])) # (TB3L2))) ) ) # ( !XD1_q_a[6] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[6])) ) );


--YB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

YB4_av_readdata_pre[10] = DFFEAS(VC1_readdata[10], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21
SC1L597 = ( XD1_q_a[10] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[10])) # (TB3L2))) ) ) # ( !XD1_q_a[10] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[10])) ) );


--SC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

SC1_av_ld_byte1_data[3] = DFFEAS(SC1L874, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7
SC1L801 = ( SC1_av_ld_byte1_data[3] & ( ((SC1_W_alu_result[11] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[3] & ( (SC1_W_alu_result[11] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

YB4_av_readdata_pre[17] = DFFEAS(VC1_readdata[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22
SC1L604 = ( XD1_q_a[17] & ( (((TB2L2 & YB4_av_readdata_pre[17])) # (TB3L2)) # (SC1_intr_req) ) ) # ( !XD1_q_a[17] & ( ((TB2L2 & YB4_av_readdata_pre[17])) # (SC1_intr_req) ) );


--SC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

SC1_av_ld_byte1_data[4] = DFFEAS(SC1L879, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~8
SC1L802 = ( SC1_av_ld_byte1_data[4] & ( ((SC1_W_alu_result[12] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[4] & ( (SC1_W_alu_result[12] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

YB4_av_readdata_pre[18] = DFFEAS(VC1_readdata[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~23
SC1L605 = ( YB4_av_readdata_pre[18] & ( XD1_q_a[18] & ( ((!SC1_intr_req & ((TB3L2) # (TB2L2)))) # (SC1L994) ) ) ) # ( !YB4_av_readdata_pre[18] & ( XD1_q_a[18] & ( ((!SC1_intr_req & TB3L2)) # (SC1L994) ) ) ) # ( YB4_av_readdata_pre[18] & ( !XD1_q_a[18] & ( ((!SC1_intr_req & TB2L2)) # (SC1L994) ) ) ) # ( !YB4_av_readdata_pre[18] & ( !XD1_q_a[18] & ( SC1L994 ) ) );


--SC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~9
SC1L798 = ( SC1_av_ld_byte1_data[0] & ( ((SC1_W_alu_result[8] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[0] & ( (SC1_W_alu_result[8] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

SC1_av_ld_byte1_data[1] = DFFEAS(SC1L864, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~10
SC1L799 = ( SC1_av_ld_byte1_data[1] & ( ((SC1_W_alu_result[9] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[1] & ( (SC1_W_alu_result[9] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

SC1_av_ld_byte1_data[2] = DFFEAS(SC1L869, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11
SC1L800 = ( SC1_av_ld_byte1_data[2] & ( ((SC1_W_alu_result[10] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[2] & ( (SC1_W_alu_result[10] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~15
SC1L441 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[15])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[17])));


--YB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

YB4_av_readdata_pre[19] = DFFEAS(VC1_readdata[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~24
SC1L606 = ( XD1_q_a[19] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[19]))) # (TB3L2) ) ) # ( !XD1_q_a[19] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[19])) ) );


--SC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

SC1_av_ld_byte1_data[7] = DFFEAS(SC1L890, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12
SC1L805 = ( SC1_av_ld_byte1_data[7] & ( ((SC1_W_alu_result[15] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[7] & ( (SC1_W_alu_result[15] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

YB4_av_readdata_pre[21] = DFFEAS(VC1_readdata[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25
SC1L608 = ( XD1_q_a[21] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[21]))) # (TB3L2) ) ) # ( !XD1_q_a[21] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[21])) ) );


--YB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

YB4_av_readdata_pre[20] = DFFEAS(VC1_readdata[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~26
SC1L607 = ( XD1_q_a[20] & ( ((!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[20]))) # (TB3L2) ) ) # ( !XD1_q_a[20] & ( (!SC1L279) # ((TB2L2 & YB4_av_readdata_pre[20])) ) );


--SC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

SC1_av_ld_byte1_data[6] = DFFEAS(SC1L886, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
SC1L804 = ( SC1_av_ld_byte1_data[6] & ( ((SC1_W_alu_result[14] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[6] & ( (SC1_W_alu_result[14] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

SC1_av_ld_byte1_data[5] = DFFEAS(SC1L883, CLOCK_50, !Z1_r_sync_rst,  , SC1L857,  ,  ,  ,  );


--SC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14
SC1L803 = ( SC1_av_ld_byte1_data[5] & ( ((SC1_W_alu_result[13] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[5] & ( (SC1_W_alu_result[13] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--BC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3
BC1L13 = ( AC1L9 & ( !BC1L10 & ( ((!BC1L3) # (!BC1L4)) # (SC1_W_alu_result[5]) ) ) ) # ( !AC1L9 & ( !BC1L10 & ( (((!BC1L3) # (!BC1L4)) # (SC1_W_alu_result[5])) # (SC1_W_alu_result[4]) ) ) );


--YB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0
YB2L34 = ( BC1L13 & ( BC1L11 & ( (!YB2_wait_latency_counter[1] & YB2_wait_latency_counter[0]) ) ) ) # ( !BC1L13 & ( BC1L11 & ( (!YB2_wait_latency_counter[1] & YB2_wait_latency_counter[0]) ) ) ) # ( BC1L13 & ( !BC1L11 & ( (!YB2_wait_latency_counter[1] & (!YB2_wait_latency_counter[0] $ (((!V1L2) # (XB2_mem_used[1]))))) ) ) ) # ( !BC1L13 & ( !BC1L11 & ( (!YB2_wait_latency_counter[1] & YB2_wait_latency_counter[0]) ) ) );


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3
XB2L3 = ( YB2_read_latency_shift_reg[0] & ( XB2_mem_used[0] & ( ((AC1L9 & (YB2L34 & YB2L37))) # (XB2_mem_used[1]) ) ) ) # ( !YB2_read_latency_shift_reg[0] & ( XB2_mem_used[0] ) ) # ( YB2_read_latency_shift_reg[0] & ( !XB2_mem_used[0] & ( (AC1L9 & (!XB2_mem_used[1] & (YB2L34 & YB2L37))) ) ) ) # ( !YB2_read_latency_shift_reg[0] & ( !XB2_mem_used[0] & ( (AC1L9 & (!XB2_mem_used[1] & (YB2L34 & YB2L37))) ) ) );


--XB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
XB3L3 = ((XB3_mem_used[0] & ((!YB3_read_latency_shift_reg[0]) # (XB3_mem_used[1])))) # (SB1L4);


--XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]~1
XB5L3 = ((XB5_mem_used[0] & ((!YB5_read_latency_shift_reg[0]) # (XB5_mem_used[1])))) # (SB1L5);


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
XB1L3 = ( YB1_read_latency_shift_reg[0] & ( XB1_mem_used[0] & ( ((YB1L27 & (T1_av_waitrequest & BC1L7))) # (XB1_mem_used[1]) ) ) ) # ( !YB1_read_latency_shift_reg[0] & ( XB1_mem_used[0] ) ) # ( YB1_read_latency_shift_reg[0] & ( !XB1_mem_used[0] & ( (YB1L27 & (!XB1_mem_used[1] & (T1_av_waitrequest & BC1L7))) ) ) ) # ( !YB1_read_latency_shift_reg[0] & ( !XB1_mem_used[0] & ( (YB1L27 & (!XB1_mem_used[1] & (T1_av_waitrequest & BC1L7))) ) ) );


--KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
KC1L2 = (TB1L1 & (((!SB1L11 & !KC1_top_priority_reg[0])) # (KC1_top_priority_reg[1])));


--KC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
KC1L5 = ( VB1_packet_in_progress & ( VB1_saved_grant[1] & ( (XB4L16 & (((VB1_saved_grant[0] & SB1L11)) # (TB1L1))) ) ) ) # ( !VB1_packet_in_progress & ( VB1_saved_grant[1] & ( (!TB1L1 & (SB1L11 & ((!VB1_saved_grant[0]) # (XB4L16)))) # (TB1L1 & (((XB4L16)))) ) ) ) # ( VB1_packet_in_progress & ( !VB1_saved_grant[1] & ( (VB1_saved_grant[0] & (XB4L16 & SB1L11)) ) ) ) # ( !VB1_packet_in_progress & ( !VB1_saved_grant[1] & ( (!SB1L11 & (((TB1L1)))) # (SB1L11 & ((!VB1_saved_grant[0]) # ((XB4L16)))) ) ) );


--SC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

SC1_R_ctrl_exception = DFFEAS(SC1L208, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

SC1_R_ctrl_break = DFFEAS(SC1L205, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
SC1L648 = (!SC1_R_ctrl_exception & SC1_R_ctrl_break);


--SC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

SC1_R_ctrl_uncond_cti_non_br = DFFEAS(SC1L248, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

SC1_R_ctrl_br_uncond = DFFEAS(SC1L543, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
SC1L650 = (!SC1_R_ctrl_uncond_cti_non_br & (!SC1_R_ctrl_br_uncond & ((!SC1_W_cmp_result) # (!SC1_R_ctrl_br))));


--SC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
SC1L649 = (!SC1_R_ctrl_exception & (!SC1_R_ctrl_break & !SC1L650));


--SC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~0
SC1L642 = ((!SC1L649 & ((SC1L26))) # (SC1L649 & (SC1L82))) # (SC1L648);


--SC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1
SC1L643 = (!SC1L648 & ((!SC1L649 & ((SC1L30))) # (SC1L649 & (SC1L86))));


--SC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~2
SC1L646 = ((!SC1L649 & ((SC1L46))) # (SC1L649 & (SC1L102))) # (SC1L648);


--SC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3
SC1L645 = ( SC1L650 & ( (!SC1_R_ctrl_exception & ((!SC1L50) # (SC1_R_ctrl_break))) ) ) # ( !SC1L650 & ( (!SC1_R_ctrl_exception & ((!SC1L106) # (SC1_R_ctrl_break))) ) );


--SC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4
SC1L644 = (!SC1L648 & ((!SC1L649 & ((SC1L54))) # (SC1L649 & (SC1L110))));


--SC1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
SC1L996 = (!SC1_W_valid & (((TB3L2) # (TB2L2)) # (SC1_i_read)));


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
AC2L2 = ( VB2_saved_grant[1] & ( (!CC1L1 & (((!XB7_mem_used[1])))) # (CC1L1 & (XB4L16 & ((VB1_saved_grant[1])))) ) ) # ( !VB2_saved_grant[1] & ( (XB4L16 & (CC1L1 & VB1_saved_grant[1])) ) );


--AC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
AC2L3 = ( !TB3L2 & ( AC2L2 & ( (!TB2L2 & (((DB1_rst1 & !SC1_i_read)) # (AC2_read_accepted))) ) ) ) # ( !TB3L2 & ( !AC2L2 & ( (AC2_read_accepted & !TB2L2) ) ) );


--VB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
VB1_src_data[46] = (!SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB1_saved_grant[1])))) # (SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--MD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
MD1L49 = (!MD1_ir[1] & (!MD1_ir[0] & MD1_enable_action_strobe));


--MD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

MD1_jdo[17] = DFFEAS(ND1_sr[17], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

MD1_jdo[34] = DFFEAS(ND1_sr[34], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
KD1L107 = ( KD1L2 & ( (MD1L49 & (((!MD1_jdo[17]) # (!MD1_jdo[34])) # (MD1_jdo[35]))) ) ) # ( !KD1L2 & ( (!MD1_jdo[35] & (MD1L49 & (!MD1_jdo[17] & MD1_jdo[34]))) ) );


--VC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
VC1L54 = ( XB4L13 & ( (!VC1_read & (((!XB4_mem_used[1] & VB1_WideOr1)))) # (VC1_read & (KD1_waitrequest)) ) ) # ( !XB4L13 & ( (KD1_waitrequest & VC1_read) ) );


--KD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
KD1L105 = ( KD1_avalon_ociram_readdata_ready & ( (KD1_waitrequest & (((!KD1L162 & VC1_read)) # (VC1_write))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (KD1_waitrequest & (!VC1_write & (!KD1L162 & VC1_read))) ) );


--XB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
XB4L9 = ( XB4L13 & ( XB4_mem_used[0] & ( ((!YB4_read_latency_shift_reg[0]) # ((!KD1_waitrequest & VB1_WideOr1))) # (XB4_mem_used[1]) ) ) ) # ( !XB4L13 & ( XB4_mem_used[0] & ( (!YB4_read_latency_shift_reg[0]) # (XB4_mem_used[1]) ) ) ) # ( XB4L13 & ( !XB4_mem_used[0] & ( (!KD1_waitrequest & (!XB4_mem_used[1] & VB1_WideOr1)) ) ) );


--KC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[1]~1
KC2L2 = (TB1L2 & (((!SB1L12 & !KC2_top_priority_reg[0])) # (KC2_top_priority_reg[1])));


--KC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
KC2L5 = ( VB2_packet_in_progress & ( VB2_saved_grant[1] & ( (YB7L3 & (((VB2_saved_grant[0] & SB1L12)) # (TB1L2))) ) ) ) # ( !VB2_packet_in_progress & ( VB2_saved_grant[1] & ( (!TB1L2 & (SB1L12 & ((!VB2_saved_grant[0]) # (YB7L3)))) # (TB1L2 & (((YB7L3)))) ) ) ) # ( VB2_packet_in_progress & ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & (YB7L3 & SB1L12)) ) ) ) # ( !VB2_packet_in_progress & ( !VB2_saved_grant[1] & ( (!SB1L12 & (((TB1L2)))) # (SB1L12 & ((!VB2_saved_grant[0]) # ((YB7L3)))) ) ) );


--XB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
XB7L9 = ( XB7L13 & ( XB7_mem_used[0] & ( ((!YB7_read_latency_shift_reg[0]) # ((DB1_rst1 & VB2_WideOr1))) # (XB7_mem_used[1]) ) ) ) # ( !XB7L13 & ( XB7_mem_used[0] & ( (!YB7_read_latency_shift_reg[0]) # (XB7_mem_used[1]) ) ) ) # ( XB7L13 & ( !XB7_mem_used[0] & ( (DB1_rst1 & (!XB7_mem_used[1] & VB2_WideOr1)) ) ) );


--YB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1]
--register power-up is low

YB2_av_readdata_pre[1] = DFFEAS(CB1_ram_block1a1, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~0
GC1L8 = (!YB1_read_latency_shift_reg[0] & (YB2_read_latency_shift_reg[0] & ((YB2_av_readdata_pre[1])))) # (YB1_read_latency_shift_reg[0] & (((YB2_read_latency_shift_reg[0] & YB2_av_readdata_pre[1])) # (YB1_av_readdata_pre[1])));


--YB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

YB6_av_readdata_pre[1] = DFFEAS(V1_readdata[1], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1
GC1L9 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB4_av_readdata_pre[1]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB4_av_readdata_pre[1])) # (YB6_av_readdata_pre[1])));


--GC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
GC1_src_data[1] = ( GC1L9 ) # ( !GC1L9 & ( (((TB3L1 & XD1_q_a[1])) # (GC1L8)) # (GC1L39) ) );


--SC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16
SC1L306 = ( SC1L348 & ( (!SC1_R_ctrl_shift_rot & (((SC1L114)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[1])))) ) ) # ( !SC1L348 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & ((SC1L114)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[1])))) ) );


--YB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2]
--register power-up is low

YB2_av_readdata_pre[2] = DFFEAS(CB1_ram_block1a2, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2
GC1L11 = (!YB1_read_latency_shift_reg[0] & (YB2_read_latency_shift_reg[0] & ((YB2_av_readdata_pre[2])))) # (YB1_read_latency_shift_reg[0] & (((YB2_read_latency_shift_reg[0] & YB2_av_readdata_pre[2])) # (YB1_av_readdata_pre[2])));


--YB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

YB6_av_readdata_pre[2] = DFFEAS(V1_readdata[2], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3
GC1L12 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB4_av_readdata_pre[2]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB4_av_readdata_pre[2])) # (YB6_av_readdata_pre[2])));


--GC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
GC1_src_data[2] = ( GC1L12 ) # ( !GC1L12 & ( (((TB3L1 & XD1_q_a[2])) # (GC1L11)) # (GC1L39) ) );


--YB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3]
--register power-up is low

YB2_av_readdata_pre[3] = DFFEAS(CB1_ram_block1a3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

YB6_av_readdata_pre[3] = DFFEAS(V1_readdata[3], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4
GC1L14 = ( YB2_av_readdata_pre[3] & ( YB6_av_readdata_pre[3] & ( (!YB6_read_latency_shift_reg[0] & (!YB2_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[3])))) ) ) ) # ( !YB2_av_readdata_pre[3] & ( YB6_av_readdata_pre[3] & ( (!YB6_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[3]))) ) ) ) # ( YB2_av_readdata_pre[3] & ( !YB6_av_readdata_pre[3] & ( (!YB2_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[3]))) ) ) ) # ( !YB2_av_readdata_pre[3] & ( !YB6_av_readdata_pre[3] & ( (!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[3]) ) ) );


--GC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
GC1_src_data[3] = ( GC1L14 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[3])))) # (TB2L1 & (((TB3L1 & XD1_q_a[3])) # (YB4_av_readdata_pre[3]))) ) ) # ( !GC1L14 );


--YB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4]
--register power-up is low

YB2_av_readdata_pre[4] = DFFEAS(CB1_ram_block1a4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~5
GC1L16 = (!YB1_read_latency_shift_reg[0] & (YB2_read_latency_shift_reg[0] & ((YB2_av_readdata_pre[4])))) # (YB1_read_latency_shift_reg[0] & (((YB2_read_latency_shift_reg[0] & YB2_av_readdata_pre[4])) # (YB1_av_readdata_pre[4])));


--YB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

YB6_av_readdata_pre[4] = DFFEAS(V1_readdata[4], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6
GC1L17 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB4_av_readdata_pre[4]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB4_av_readdata_pre[4])) # (YB6_av_readdata_pre[4])));


--GC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
GC1_src_data[4] = ( GC1L17 ) # ( !GC1L17 & ( (((TB3L1 & XD1_q_a[4])) # (GC1L16)) # (GC1L39) ) );


--YB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5]
--register power-up is low

YB2_av_readdata_pre[5] = DFFEAS(CB1_ram_block1a5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~7
GC1L19 = (!YB1_read_latency_shift_reg[0] & (YB2_read_latency_shift_reg[0] & ((YB2_av_readdata_pre[5])))) # (YB1_read_latency_shift_reg[0] & (((YB2_read_latency_shift_reg[0] & YB2_av_readdata_pre[5])) # (YB1_av_readdata_pre[5])));


--YB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

YB6_av_readdata_pre[5] = DFFEAS(V1_readdata[5], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~8
GC1L20 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB4_av_readdata_pre[5]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB4_av_readdata_pre[5])) # (YB6_av_readdata_pre[5])));


--GC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
GC1_src_data[5] = ( GC1L20 ) # ( !GC1L20 & ( (((TB3L1 & XD1_q_a[5])) # (GC1L19)) # (GC1L39) ) );


--YB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6]
--register power-up is low

YB2_av_readdata_pre[6] = DFFEAS(CB1_ram_block1a6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~9
GC1L22 = (!YB1_read_latency_shift_reg[0] & (YB2_read_latency_shift_reg[0] & ((YB2_av_readdata_pre[6])))) # (YB1_read_latency_shift_reg[0] & (((YB2_read_latency_shift_reg[0] & YB2_av_readdata_pre[6])) # (YB1_av_readdata_pre[6])));


--YB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

YB6_av_readdata_pre[6] = DFFEAS(V1_readdata[6], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~10
GC1L23 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB4_av_readdata_pre[6]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB4_av_readdata_pre[6])) # (YB6_av_readdata_pre[6])));


--GC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
GC1_src_data[6] = ( GC1L23 ) # ( !GC1L23 & ( (((TB3L1 & XD1_q_a[6])) # (GC1L22)) # (GC1L39) ) );


--YB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7]
--register power-up is low

YB2_av_readdata_pre[7] = DFFEAS(CB1_ram_block1a7, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

YB6_av_readdata_pre[7] = DFFEAS(V1_readdata[7], CLOCK_50, YD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--GC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~11
GC1L25 = ( YB2_av_readdata_pre[7] & ( YB6_av_readdata_pre[7] & ( (!YB6_read_latency_shift_reg[0] & (!YB2_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7])))) ) ) ) # ( !YB2_av_readdata_pre[7] & ( YB6_av_readdata_pre[7] & ( (!YB6_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7]))) ) ) ) # ( YB2_av_readdata_pre[7] & ( !YB6_av_readdata_pre[7] & ( (!YB2_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7]))) ) ) ) # ( !YB2_av_readdata_pre[7] & ( !YB6_av_readdata_pre[7] & ( (!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7]) ) ) );


--GC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]
GC1_src_data[7] = ( GC1L25 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[7])))) # (TB2L1 & (((TB3L1 & XD1_q_a[7])) # (YB4_av_readdata_pre[7]))) ) ) # ( !GC1L25 );


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L83, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, DB1L41, !Z1_r_sync_rst);


--DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
DB1L22 = AMPP_FUNCTION(!T1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
DB1L96 = AMPP_FUNCTION(!A1L12, !DB1_tck_t_dav, !DB1_td_shift[10], !DB1_write_stalled);


--DB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
DB1L97 = AMPP_FUNCTION(!A1L5, !DB1_state, !DB1_count[1], !A1L9, !A1L14, !A1L4);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

DB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[0], !Z1_r_sync_rst, DB1L22);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L11, DB1L74, !A1L3, DB1L57);


--DB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
DB1L73 = AMPP_FUNCTION(!A1L5, !DB1_count[9], !A1L9, !DB1L71, !DB1_rdata[0], !DB1_td_shift[3]);


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
DB1L41 = AMPP_FUNCTION(!DB1_rvalid0, !T1_r_val, !DB1_r_ena1);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L11, DB1_td_shift[9], !A1L3, DB1L97);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

DB1_read1 = AMPP_FUNCTION(CLOCK_50, DB1_read, !Z1_r_sync_rst);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

DB1_read2 = AMPP_FUNCTION(CLOCK_50, DB1_read1, !Z1_r_sync_rst);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(CLOCK_50, DB1_rst1, !Z1_r_sync_rst);


--DB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
DB1L42 = AMPP_FUNCTION(!DB1_user_saw_rvalid, !DB1L41, !DB1_read_req, !DB1_read1, !DB1_read2, !DB1_rst2);


--MD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
MD1_take_action_ocimem_a = ( MD1_jdo[34] & ( (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & !MD1_jdo[35]))) ) );


--MD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

MD1_jdo[25] = DFFEAS(ND1_sr[25], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

VC1_writedata[0] = DFFEAS(VB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

VC1_address[0] = DFFEAS(VB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

VC1_address[2] = DFFEAS(VB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

VC1_address[1] = DFFEAS(VB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

VC1_address[7] = DFFEAS(VB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

VC1_address[6] = DFFEAS(VB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

VC1_address[5] = DFFEAS(VB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

VC1_address[4] = DFFEAS(VB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

VC1_address[3] = DFFEAS(VB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
ZC1L1 = ( !VC1_address[4] & ( !VC1_address[3] & ( (VC1_address[8] & (!VC1_address[7] & (!VC1_address[6] & !VC1_address[5]))) ) ) );


--VC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

VC1_debugaccess = DFFEAS(VB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
ZC1L12 = ( ZC1L1 & ( VC1_debugaccess & ( (VC1_write & (!VC1_address[0] & (!VC1_address[2] & !VC1_address[1]))) ) ) );


--CD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
CD1L10 = ( ZC1L12 & ( (!CD1_monitor_ready & (VC1_writedata[0] & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) # (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # ((!MD1_jdo[25])))) ) ) # ( !ZC1L12 & ( (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25]))) ) );


--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
ND1L59 = ( KD1_MonDReg[2] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[2])))) # (LD1L2 & (((ND1_sr[4])))) ) ) # ( !KD1_MonDReg[2] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[2])))) # (LD1L2 & (((ND1_sr[4])))) ) );


--MD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

MD1_jdo[1] = DFFEAS(ND1_sr[1], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

MD1_jdo[4] = DFFEAS(ND1_sr[4], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

MD1_update_jdo_strobe = DFFEAS(MD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

ND1_sr[36] = DFFEAS(ND1L61, A1L37,  ,  , ND1L53,  ,  ,  ,  );


--ND1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

ND1_sr[37] = DFFEAS(ND1L62, A1L37,  ,  , ND1L53,  ,  ,  ,  );


--MD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

MD1_jxuir = DFFEAS(MD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

KD1_jtag_ram_wr = DFFEAS(KD1L112, CLOCK_50,  ,  , !MD1L50,  ,  ,  ,  );


--KD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
KD1L160 = ( KD1_jtag_ram_wr & ( ((VC1_write & (!VC1_address[8] & VC1_debugaccess))) # (KD1_jtag_ram_access) ) ) # ( !KD1_jtag_ram_wr & ( (VC1_write & (!VC1_address[8] & (!KD1_jtag_ram_access & VC1_debugaccess))) ) );


--Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

Z1_r_early_rst = DFFEAS(Z1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
KD1_ociram_reset_req = (!Z1_r_early_rst) # (KD1_jtag_ram_access);


--KD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
KD1L128 = (!KD1_jtag_ram_access & ((VC1_writedata[0]))) # (KD1_jtag_ram_access & (KD1_MonDReg[0]));


--KD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
KD1L115 = (!KD1_jtag_ram_access & ((VC1_address[0]))) # (KD1_jtag_ram_access & (KD1_MonAReg[2]));


--KD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
KD1L116 = (!KD1_jtag_ram_access & ((VC1_address[1]))) # (KD1_jtag_ram_access & (KD1_MonAReg[3]));


--KD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
KD1L117 = (!KD1_jtag_ram_access & ((VC1_address[2]))) # (KD1_jtag_ram_access & (KD1_MonAReg[4]));


--KD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
KD1L118 = (!KD1_jtag_ram_access & ((VC1_address[3]))) # (KD1_jtag_ram_access & (KD1_MonAReg[5]));


--KD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
KD1L119 = (!KD1_jtag_ram_access & ((VC1_address[4]))) # (KD1_jtag_ram_access & (KD1_MonAReg[6]));


--KD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
KD1L120 = (!KD1_jtag_ram_access & ((VC1_address[5]))) # (KD1_jtag_ram_access & (KD1_MonAReg[7]));


--KD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
KD1L121 = (!KD1_jtag_ram_access & ((VC1_address[6]))) # (KD1_jtag_ram_access & (KD1_MonAReg[8]));


--KD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
KD1L122 = (!KD1_jtag_ram_access & ((VC1_address[7]))) # (KD1_jtag_ram_access & (KD1_MonAReg[9]));


--VC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

VC1_byteenable[0] = DFFEAS(VB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
KD1L123 = (VC1_byteenable[0]) # (KD1_jtag_ram_access);


--KD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

KD1_jtag_ram_rd = DFFEAS(KD1L110, CLOCK_50,  ,  , !MD1_take_action_ocimem_b,  ,  ,  ,  );


--ND1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

ND1_sr[35] = DFFEAS(ND1L63, A1L37,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

KD1_jtag_rd = DFFEAS(MD1L50, CLOCK_50,  ,  , !MD1_take_action_ocimem_b,  ,  ,  ,  );


--SC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
SC1L991 = ((SC1_hbreak_enabled & ((!SC1L540) # (!SC1L569)))) # (SC1_R_ctrl_break);


--SC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
SC1L834 = (!SC1_d_read & ((!SC1_av_ld_align_cycle[1] $ (!SC1_av_ld_align_cycle[0])))) # (SC1_d_read & (GC1_WideOr1 & (!SC1_av_ld_align_cycle[1] $ (!SC1_av_ld_align_cycle[0]))));


--SC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
SC1L833 = (!SC1_av_ld_align_cycle[0] & ((!SC1_d_read) # (GC1_WideOr1)));


--SC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
SC1L193 = !SC1_E_shift_rot_cnt[4] $ (!SC1L536);


--SC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
SC1L194 = !SC1_E_shift_rot_cnt[3] $ ((((SC1_E_shift_rot_cnt[0]) # (SC1_E_shift_rot_cnt[1])) # (SC1_E_shift_rot_cnt[2])));


--SC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
SC1L195 = !SC1_E_shift_rot_cnt[2] $ (((SC1_E_shift_rot_cnt[0]) # (SC1_E_shift_rot_cnt[1])));


--SC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
SC1L196 = !SC1_E_shift_rot_cnt[1] $ (SC1_E_shift_rot_cnt[0]);


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , T1L78,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L74, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[0] is nios_system:u0|nios_system_key1:key1|readdata[0]
--register power-up is low

U1_readdata[0] = DFFEAS(U1_read_mux_out, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
V1_readdata[0] = (V1_data_out[0] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--Y1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
Y1L1 = (SC1_d_write & (!AC1_write_accepted & (VB2_saved_grant[0] & !XB7_mem_used[1])));


--Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
Y1L2 = (!Y1L1) # ((!VB2L56 & ((!TB1L2) # (!VB2_saved_grant[1]))));


--VB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~0
VB2L24 = (SC1_d_writedata[0] & VB2_saved_grant[0]);


--VB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[38]
VB2_src_data[38] = (!SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB2_saved_grant[1])))) # (SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[39]
VB2_src_data[39] = (!SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB2_saved_grant[1])))) # (SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[40]
VB2_src_data[40] = (!SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB2_saved_grant[1])))) # (SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[41]
VB2_src_data[41] = (!SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB2_saved_grant[1])))) # (SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[42]
VB2_src_data[42] = (!SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB2_saved_grant[1])))) # (SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[43]
VB2_src_data[43] = (!SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB2_saved_grant[1])))) # (SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[44]
VB2_src_data[44] = (!SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB2_saved_grant[1])))) # (SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[45]
VB2_src_data[45] = (!SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB2_saved_grant[1])))) # (SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[46]
VB2_src_data[46] = (!SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB2_saved_grant[1])))) # (SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[47]
VB2_src_data[47] = (!SC1_W_alu_result[11] & (((SC1_F_pc[9] & VB2_saved_grant[1])))) # (SC1_W_alu_result[11] & (((SC1_F_pc[9] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[48]
VB2_src_data[48] = (!SC1_W_alu_result[12] & (((SC1_F_pc[10] & VB2_saved_grant[1])))) # (SC1_W_alu_result[12] & (((SC1_F_pc[10] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[49]
VB2_src_data[49] = (!SC1_W_alu_result[13] & (((SC1_F_pc[11] & VB2_saved_grant[1])))) # (SC1_W_alu_result[13] & (((SC1_F_pc[11] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--SC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

SC1_d_byteenable[0] = DFFEAS(SC1L382, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[32]
VB2_src_data[32] = ((VB2_saved_grant[0] & SC1_d_byteenable[0])) # (VB2_saved_grant[1]);


--SC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
SC1L652 = (!SC1_W_alu_result[1] & (SC1_W_alu_result[0] & (!SC1_av_ld_align_cycle[1] & !SC1_av_ld_align_cycle[0]))) # (SC1_W_alu_result[1] & ((!SC1_av_ld_align_cycle[1]) # ((SC1_W_alu_result[0] & !SC1_av_ld_align_cycle[0]))));


--YB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

YB1_av_readdata_pre[8] = DFFEAS(T1L65, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8]
--register power-up is low

YB2_av_readdata_pre[8] = DFFEAS(CB1_ram_block1a8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

SC1_R_ctrl_ld_signed = DFFEAS(SC1L224, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
SC1L829 = ( SC1_R_ctrl_ld_signed & ( (!SC1_D_iw[4] & ((!SC1L231 & (SC1_av_ld_byte0_data[7])) # (SC1L231 & ((SC1_av_ld_byte1_data[7]))))) # (SC1_D_iw[4] & (SC1_av_ld_byte0_data[7])) ) );


--SC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

SC1_av_ld_byte2_data[0] = DFFEAS(SC1L903, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
SC1L857 = ((!SC1L231) # (SC1L842)) # (SC1_D_iw[4]);


--SC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
SC1L707 = ( XC2_q_b[16] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[6])))) ) ) # ( !XC2_q_b[16] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[6])))) ) );


--SC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

SC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(SC1L249, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
SC1L723 = (SC1_R_ctrl_unsigned_lo_imm16) # (SC1_R_ctrl_force_src2_zero);


--SC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~0
SC1L460 = (SC1L706) # (SC1L705);


--SC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
SC1L725 = ( !SC1_R_ctrl_force_src2_zero & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1L729 & ((SC1_D_iw[7]))) # (SC1L729 & (XC2_q_b[1])))) ) );


--SC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~2
SC1L713 = ( XC2_q_b[22] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[12])) ) ) # ( !XC2_q_b[22] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[12])) ) );


--SC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3
SC1L712 = ( XC2_q_b[21] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[11])) ) ) # ( !XC2_q_b[21] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[11])) ) );


--SC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4
SC1L711 = ( XC2_q_b[20] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[10])))) ) ) # ( !XC2_q_b[20] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[10])))) ) );


--SC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5
SC1L710 = ( XC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[9])))) ) ) # ( !XC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[9])))) ) );


--SC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6
SC1L709 = ( XC2_q_b[18] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[8])))) ) ) # ( !XC2_q_b[18] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[8])))) ) );


--SC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~7
SC1L708 = ( XC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[7])) ) ) # ( !XC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[7])) ) );


--SC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~8
SC1L715 = ( XC2_q_b[24] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[14])) ) ) # ( !XC2_q_b[24] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[14])) ) );


--SC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9
SC1L714 = ( XC2_q_b[23] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[13])) ) ) # ( !XC2_q_b[23] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[13])) ) );


--SC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~10
SC1L717 = ( XC2_q_b[26] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[16])) ) ) # ( !XC2_q_b[26] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[16])) ) );


--SC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~11
SC1L716 = ( XC2_q_b[25] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[15])) ) ) # ( !XC2_q_b[25] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[15])) ) );


--SC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~12
SC1L719 = ( XC2_q_b[28] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[18])))) ) ) # ( !XC2_q_b[28] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[18])))) ) );


--SC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13
SC1L718 = ( XC2_q_b[27] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[17])))) ) ) # ( !XC2_q_b[27] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[17])))) ) );


--SC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
SC1L724 = ( SC1_D_iw[6] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L729) # (XC2_q_b[0])))) ) ) # ( !SC1_D_iw[6] & ( (XC2_q_b[0] & (SC1L729 & (!SC1_R_ctrl_hi_imm16 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14
SC1L722 = ( XC2_q_b[31] & ( (!SC1L723 & (((!SC1_R_src2_use_imm & !SC1_R_ctrl_hi_imm16)) # (SC1_D_iw[21]))) ) ) # ( !XC2_q_b[31] & ( (SC1_D_iw[21] & (!SC1L723 & ((SC1_R_ctrl_hi_imm16) # (SC1_R_src2_use_imm)))) ) );


--SC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~15
SC1L721 = ( XC2_q_b[30] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[20])))) ) ) # ( !XC2_q_b[30] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[20])))) ) );


--SC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~16
SC1L720 = ( XC2_q_b[29] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) ) # ( !XC2_q_b[29] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) );


--SC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

SC1_R_ctrl_wrctl_inst = DFFEAS(SC1_D_op_wrctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
SC1L824 = (!SC1L584 & (((SC1_W_status_reg_pie)))) # (SC1L584 & ((!SC1_R_ctrl_wrctl_inst & ((SC1_W_status_reg_pie))) # (SC1_R_ctrl_wrctl_inst & (SC1_E_src1[0]))));


--SC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
SC1L825 = ( SC1L569 & ( SC1L824 & ( (!SC1L540) # ((!SC1L568 & ((SC1_W_bstatus_reg))) # (SC1L568 & (SC1_W_estatus_reg))) ) ) ) # ( !SC1L569 & ( SC1L824 & ( (!SC1L540) # ((!SC1L568) # (SC1_W_estatus_reg)) ) ) ) # ( SC1L569 & ( !SC1L824 & ( (SC1L540 & ((!SC1L568 & ((SC1_W_bstatus_reg))) # (SC1L568 & (SC1_W_estatus_reg)))) ) ) ) # ( !SC1L569 & ( !SC1L824 & ( (SC1L540 & (SC1_W_estatus_reg & SC1L568)) ) ) );


--SC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
SC1L826 = (!SC1_R_ctrl_exception & (!SC1_R_ctrl_break & SC1L825));


--SC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
SC1L780 = (!SC1L585 & (((SC1_W_estatus_reg)))) # (SC1L585 & ((!SC1_R_ctrl_wrctl_inst & ((SC1_W_estatus_reg))) # (SC1_R_ctrl_wrctl_inst & (SC1_E_src1[0]))));


--SC1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0
SC1L783 = ( SC1_W_ienable_reg[0] & ( SC1_R_ctrl_wrctl_inst & ( ((!SC1_E_valid_from_R) # ((!SC1_D_iw[6]) # (!SC1L586))) # (SC1_E_src1[0]) ) ) ) # ( !SC1_W_ienable_reg[0] & ( SC1_R_ctrl_wrctl_inst & ( (SC1_E_src1[0] & (SC1_E_valid_from_R & (SC1_D_iw[6] & SC1L586))) ) ) ) # ( SC1_W_ienable_reg[0] & ( !SC1_R_ctrl_wrctl_inst ) );


--ZC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

ZC1_oci_ienable[0] = DFFEAS(ZC1L5, CLOCK_50, !Z1_r_sync_rst,  , ZC1L11,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , T1L78,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L81, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L65 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--SC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
SC1L786 = (SC1_W_ienable_reg[0] & (!ZC1_oci_ienable[0] & ((T1L65) # (T1_av_readdata[9]))));


--SC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

SC1_R_ctrl_shift_logical = DFFEAS(SC1L239, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

SC1_R_ctrl_rot_right = DFFEAS(SC1_R_ctrl_rot_right_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
SC1L391 = (!SC1_R_ctrl_shift_logical & ((!SC1_R_ctrl_rot_right & ((SC1_E_shift_rot_result[31]))) # (SC1_R_ctrl_rot_right & (SC1_E_shift_rot_result[0]))));


--SC1L425 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16
SC1L425 = (!SC1_R_ctrl_shift_rot_right & ((SC1L391))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[1]));


--VB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~1
VB2L25 = (VB2_saved_grant[0] & SC1_d_writedata[22]);


--SC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

SC1_d_byteenable[2] = DFFEAS(SC1L380, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[34]
VB2_src_data[34] = ((VB2_saved_grant[0] & SC1_d_byteenable[2])) # (VB2_saved_grant[1]);


--SC1L993 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
SC1L993 = (!SC1_hbreak_pending & ((SC1L994))) # (SC1_hbreak_pending & (!SC1_hbreak_enabled));


--MD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

MD1_jdo[21] = DFFEAS(ND1_sr[21], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

MD1_jdo[20] = DFFEAS(ND1_sr[20], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

CD1_break_on_reset = DFFEAS(CD1L2, CLOCK_50,  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--QD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

QD1_dreg[0] = DFFEAS(QD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
CD1L4 = ( CD1_break_on_reset & ( QD1_dreg[0] & ( (!MD1_take_action_ocimem_a) # (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21])) ) ) ) # ( !CD1_break_on_reset & ( QD1_dreg[0] & ( (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( CD1_break_on_reset & ( !QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (CD1_jtag_break)) # (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( !CD1_break_on_reset & ( !QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (CD1_jtag_break)) # (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) );


--ZC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

ZC1_oci_single_step_mode = DFFEAS(ZC1L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L999 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
SC1L999 = (ZC1_oci_single_step_mode & (((SC1_wait_for_one_post_bret_inst & !SC1L651)) # (SC1_hbreak_enabled)));


--VB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~2
VB2L26 = (VB2_saved_grant[0] & SC1_d_writedata[23]);


--SC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

SC1_d_writedata[24] = DFFEAS(SC1L526, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~3
VB2L27 = (VB2_saved_grant[0] & SC1_d_writedata[24]);


--SC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

SC1_d_byteenable[3] = DFFEAS(SC1L381, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[35]
VB2_src_data[35] = ((VB2_saved_grant[0] & SC1_d_byteenable[3])) # (VB2_saved_grant[1]);


--SC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

SC1_d_writedata[25] = DFFEAS(SC1L527, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~4
VB2L28 = (VB2_saved_grant[0] & SC1_d_writedata[25]);


--SC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

SC1_d_writedata[26] = DFFEAS(SC1L528, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~5
VB2L29 = (VB2_saved_grant[0] & SC1_d_writedata[26]);


--Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

Z1_r_sync_rst_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
Z1L18 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[3]);


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~6
VB2L30 = (VB2_saved_grant[0] & SC1_d_writedata[11]);


--SC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

SC1_d_byteenable[1] = DFFEAS(SC1L379, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[33]
VB2_src_data[33] = ((VB2_saved_grant[0] & SC1_d_byteenable[1])) # (VB2_saved_grant[1]);


--VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~7
VB2L31 = (VB2_saved_grant[0] & SC1_d_writedata[12]);


--VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~8
VB2L32 = (VB2_saved_grant[0] & SC1_d_writedata[13]);


--VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~9
VB2L33 = (VB2_saved_grant[0] & SC1_d_writedata[14]);


--VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~10
VB2L34 = (VB2_saved_grant[0] & SC1_d_writedata[15]);


--VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~11
VB2L35 = (VB2_saved_grant[0] & SC1_d_writedata[16]);


--VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~12
VB2L36 = (SC1_d_writedata[1] & VB2_saved_grant[0]);


--VB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~13
VB2L37 = (SC1_d_writedata[2] & VB2_saved_grant[0]);


--VB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~14
VB2L38 = (SC1_d_writedata[3] & VB2_saved_grant[0]);


--VB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~15
VB2L39 = (SC1_d_writedata[4] & VB2_saved_grant[0]);


--VB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~16
VB2L40 = (SC1_d_writedata[5] & VB2_saved_grant[0]);


--SC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~5
SC1L635 = (!SC1L648 & ((!SC1L649 & ((SC1L2))) # (SC1L649 & (SC1L58))));


--VB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~17
VB2L41 = (SC1_d_writedata[7] & VB2_saved_grant[0]);


--YB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

YB4_av_readdata_pre[27] = DFFEAS(VC1_readdata[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
SC1L614 = ( XD1_q_a[27] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[27])) # (TB3L2))) ) ) # ( !XD1_q_a[27] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[27])) ) );


--YB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

YB4_av_readdata_pre[28] = DFFEAS(VC1_readdata[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
SC1L615 = ( XD1_q_a[28] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[28])) # (TB3L2))) ) ) # ( !XD1_q_a[28] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[28])) ) );


--YB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

YB4_av_readdata_pre[29] = DFFEAS(VC1_readdata[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
SC1L616 = ( XD1_q_a[29] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[29])) # (TB3L2))) ) ) # ( !XD1_q_a[29] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[29])) ) );


--YB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

YB4_av_readdata_pre[30] = DFFEAS(VC1_readdata[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
SC1L617 = ( XD1_q_a[30] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[30])) # (TB3L2))) ) ) # ( !XD1_q_a[30] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[30])) ) );


--YB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

YB4_av_readdata_pre[31] = DFFEAS(VC1_readdata[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
SC1L618 = ( XD1_q_a[31] & ( (!SC1_intr_req & (((TB2L2 & YB4_av_readdata_pre[31])) # (TB3L2))) ) ) # ( !XD1_q_a[31] & ( (!SC1_intr_req & (TB2L2 & YB4_av_readdata_pre[31])) ) );


--VB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~18
VB2L42 = (VB2_saved_grant[0] & SC1_d_writedata[9]);


--VB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~19
VB2L43 = (VB2_saved_grant[0] & SC1_d_writedata[8]);


--SC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6
SC1L634 = (!SC1L648 & ((!SC1L649 & ((SC1L6))) # (SC1L649 & (SC1L62))));


--VB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~20
VB2L44 = (SC1_d_writedata[6] & VB2_saved_grant[0]);


--SC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7
SC1L636 = (!SC1L648 & ((!SC1L649 & ((SC1L10))) # (SC1L649 & (SC1L66))));


--VB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~21
VB2L45 = (VB2_saved_grant[0] & SC1_d_writedata[10]);


--SC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~8
SC1L647 = ((!SC1L649 & ((SC1L14))) # (SC1L649 & (SC1L70))) # (SC1L648);


--SC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9
SC1L638 = (!SC1L648 & ((!SC1L649 & ((SC1L18))) # (SC1L649 & (SC1L74))));


--SC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10
SC1L637 = (!SC1L648 & ((!SC1L649 & ((SC1L22))) # (SC1L649 & (SC1L78))));


--YB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11]
--register power-up is low

YB2_av_readdata_pre[11] = DFFEAS(CB1_ram_block1a11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

SC1_av_ld_byte2_data[3] = DFFEAS(SC1L915, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~22
VB2L46 = (VB2_saved_grant[0] & SC1_d_writedata[17]);


--YB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

YB1_av_readdata_pre[12] = DFFEAS(MB2_b_non_empty, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12]
--register power-up is low

YB2_av_readdata_pre[12] = DFFEAS(CB1_ram_block1a12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

SC1_av_ld_byte2_data[4] = DFFEAS(SC1L920, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~23
VB2L47 = (VB2_saved_grant[0] & SC1_d_writedata[18]);


--SC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11
SC1L639 = (!SC1L648 & ((!SC1L649 & ((SC1L34))) # (SC1L649 & (SC1L90))));


--YB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

YB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9]
--register power-up is low

YB2_av_readdata_pre[9] = DFFEAS(CB1_ram_block1a9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

SC1_av_ld_byte2_data[1] = DFFEAS(SC1L906, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12
SC1L640 = (!SC1L648 & ((!SC1L649 & ((SC1L38))) # (SC1L649 & (SC1L94))));


--YB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

YB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10]
--register power-up is low

YB2_av_readdata_pre[10] = DFFEAS(CB1_ram_block1a10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

SC1_av_ld_byte2_data[2] = DFFEAS(SC1L910, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~13
SC1L641 = (!SC1L648 & ((!SC1L649 & ((SC1L42))) # (SC1L649 & (SC1L98))));


--SC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17
SC1L442 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[16])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[18])));


--VB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~24
VB2L48 = (VB2_saved_grant[0] & SC1_d_writedata[19]);


--YB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

YB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15]
--register power-up is low

YB2_av_readdata_pre[15] = DFFEAS(CB1_ram_block1a15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

SC1_av_ld_byte2_data[7] = DFFEAS(SC1L931, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~25
VB2L49 = (VB2_saved_grant[0] & SC1_d_writedata[21]);


--VB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~26
VB2L50 = (VB2_saved_grant[0] & SC1_d_writedata[20]);


--YB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

YB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14]
--register power-up is low

YB2_av_readdata_pre[14] = DFFEAS(CB1_ram_block1a14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

SC1_av_ld_byte2_data[6] = DFFEAS(SC1L927, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~0
SC1L886 = ( XD1_q_a[14] & ( SC1L888 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L652 & (SC1L829))) ) ) ) # ( !XD1_q_a[14] & ( SC1L888 & ( (SC1_av_ld_aligning_data & (!SC1L652 & SC1L829)) ) ) ) # ( XD1_q_a[14] & ( !SC1L888 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) ) # ( !XD1_q_a[14] & ( !SC1L888 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) );


--YB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

YB1_av_readdata_pre[13] = DFFEAS(YB1L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13]
--register power-up is low

YB2_av_readdata_pre[13] = DFFEAS(CB1_ram_block1a13, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

SC1_av_ld_byte2_data[5] = DFFEAS(SC1L924, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~1
SC1L883 = ( XD1_q_a[13] & ( SC1L885 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L652 & (SC1L829))) ) ) ) # ( !XD1_q_a[13] & ( SC1L885 & ( (SC1_av_ld_aligning_data & (!SC1L652 & SC1L829)) ) ) ) # ( XD1_q_a[13] & ( !SC1L885 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) ) # ( !XD1_q_a[13] & ( !SC1L885 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) );


--SC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
SC1L208 = (!SC1L206) # ((SC1L540 & ((SC1L209) # (SC1L219))));


--SC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
SC1L205 = ( SC1_D_iw[16] & ( SC1L540 & ( (!SC1_D_iw[12] & (SC1_D_iw[13] & (!SC1_D_iw[14] & SC1_D_iw[15]))) ) ) );


--SC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
SC1L247 = (!SC1L565 & (!SC1L566 & !SC1L567));


--SC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
SC1L248 = ( SC1L223 ) # ( !SC1L223 & ( (SC1L540 & (((!SC1L247) # (SC1L569)) # (SC1L568))) ) );


--ND1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

ND1_sr[34] = DFFEAS(ND1L65, A1L37,  ,  , ND1L38,  ,  ,  ,  );


--V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
V1_readdata[1] = (V1_data_out[1] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
V1_readdata[2] = (V1_data_out[2] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
V1_readdata[3] = (V1_data_out[3] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
V1_readdata[4] = (V1_data_out[4] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
V1_readdata[5] = (V1_data_out[5] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
V1_readdata[6] = (V1_data_out[6] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
V1_readdata[7] = (V1_data_out[7] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L76, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L83 = (!DB1_rvalid0 & (MB1_b_non_empty & ((!T1_r_val) # (!DB1_r_ena1))));


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L83,  ,  ,  ,  );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L72 = (!SC1_W_alu_result[2] & !T1_av_waitrequest);


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L73 = ( T1L72 & ( (YB1L27 & (!XB1_mem_used[1] & (BC1L7 & MB2_b_non_empty))) ) );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

DB1L50Q = AMPP_FUNCTION(CLOCK_50, DB1L49, !Z1_r_sync_rst);


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB2L5 = ( QB2_counter_reg_bit[2] & ( (MB2_b_non_empty & (QB2_counter_reg_bit[5] & (QB2_counter_reg_bit[4] & QB2_counter_reg_bit[3]))) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB2L6 = ( DB1L50Q & ( MB2L5 & ( (!T1L73 & (((QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0])) # (MB2_b_full))) ) ) ) # ( !DB1L50Q & ( MB2L5 & ( (MB2_b_full & !T1L73) ) ) ) # ( DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !T1L73) ) ) ) # ( !DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !T1L73) ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L11, DB1L75, !A1L3, DB1L57);


--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

DB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[1], !Z1_r_sync_rst, DB1L22);


--DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
DB1L74 = AMPP_FUNCTION(!DB1_count[9], !A1L9, !DB1L71, !DB1_td_shift[4], !DB1_rdata[1]);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L11, DB1L36, !A1L3, DB1L97);


--VB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
VB1L21 = (SC1_d_writedata[0] & VB1_saved_grant[0]);


--VB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
VB1_src_data[38] = (!SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB1_saved_grant[1])))) # (SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
VB1_src_data[40] = (!SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB1_saved_grant[1])))) # (SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
VB1_src_data[39] = (!SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB1_saved_grant[1])))) # (SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
VB1_src_data[45] = (!SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB1_saved_grant[1])))) # (SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
VB1_src_data[44] = (!SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB1_saved_grant[1])))) # (SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
VB1_src_data[43] = (!SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB1_saved_grant[1])))) # (SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
VB1_src_data[42] = (!SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB1_saved_grant[1])))) # (SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
VB1_src_data[41] = (!SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB1_saved_grant[1])))) # (SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
VB1L22 = (VB1_saved_grant[0] & SC1_hbreak_enabled);


--ND1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
ND1L60 = ( KD1_MonDReg[3] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[3])))) # (LD1L2 & (((ND1_sr[5])))) ) ) # ( !KD1_MonDReg[3] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[3])))) # (LD1L2 & (((ND1_sr[5])))) ) );


--MD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

MD1_jdo[2] = DFFEAS(ND1_sr[2], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

MD1_jdo[5] = DFFEAS(ND1_sr[5], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

VC1_writedata[1] = DFFEAS(VB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
KD1L129 = (!KD1_jtag_ram_access & ((VC1_writedata[1]))) # (KD1_jtag_ram_access & (KD1_MonDReg[1]));


--MD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

MD1_sync2_udr = DFFEAS(QD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

QD4_dreg[0] = DFFEAS(QD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
MD1L53 = (!MD1_sync2_udr & QD4_dreg[0]);


--ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
ND1L61 = (A1L30 & (!A1L41 & (A1L16 & ND1_sr[37])));


--ND1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
ND1L53 = ( A1L17 & ( A1L18 & ( (A1L30 & (!A1L41 & A1L16)) ) ) ) # ( !A1L17 & ( A1L18 & ( (!A1L41 & (A1L16 & ((A1L21) # (A1L30)))) ) ) ) # ( A1L17 & ( !A1L18 & ( (!A1L41 & (A1L16 & ((A1L21) # (A1L30)))) ) ) ) # ( !A1L17 & ( !A1L18 & ( (A1L30 & (!A1L41 & A1L16)) ) ) );


--ND1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
ND1L62 = (A1L30 & (!A1L41 & (A1L16 & A1L39)));


--MD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

MD1_sync2_uir = DFFEAS(QD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

QD5_dreg[0] = DFFEAS(QD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
MD1L45 = (!MD1_sync2_uir & QD5_dreg[0]);


--KD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
KD1L112 = (MD1_take_action_ocimem_b & KD1L2);


--MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
MD1L50 = (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & !MD1_jdo[35])));


--YD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YD2_altera_reset_synchronizer_int_chain_out = DFFEAS(YD2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
Z1L9 = (!Z1_r_sync_rst_chain[2]) # (YD2_altera_reset_synchronizer_int_chain_out);


--MD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

MD1_jdo[26] = DFFEAS(ND1_sr[26], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

MD1_jdo[27] = DFFEAS(ND1_sr[27], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

MD1_jdo[28] = DFFEAS(ND1_sr[28], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

MD1_jdo[29] = DFFEAS(ND1_sr[29], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

MD1_jdo[30] = DFFEAS(ND1_sr[30], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

MD1_jdo[31] = DFFEAS(ND1_sr[31], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

MD1_jdo[32] = DFFEAS(ND1_sr[32], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

MD1_jdo[33] = DFFEAS(ND1_sr[33], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
VB1_src_data[32] = ((VB1_saved_grant[0] & SC1_d_byteenable[0])) # (VB1_saved_grant[1]);


--KD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
KD1L110 = (MD1L50 & ((!MD1_jdo[34] & ((KD1L2))) # (MD1_jdo[34] & (!MD1_jdo[17]))));


--LD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
LD1_virtual_state_cdr = (!A1L41 & (A1L16 & A1L21));


--ND1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

ND1_DRsize.100 = DFFEAS(ND1L4, A1L37,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
ND1L63 = ( ND1L98 & ( (!LD1L2) # ((!ND1_DRsize.100 & ((ND1_sr[36]))) # (ND1_DRsize.100 & (A1L39))) ) ) # ( !ND1L98 & ( (LD1L2 & ((!ND1_DRsize.100 & ((ND1_sr[36]))) # (ND1_DRsize.100 & (A1L39)))) ) );


--T1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
T1L78 = ( BC1L7 & ( (SC1_W_alu_result[2] & (V1L2 & (!XB1_mem_used[1] & !T1_av_waitrequest))) ) );


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!MB2_b_full & DB1L50Q);


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L11, A1L12, !A1L3, DB1L97);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L73,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L73,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L73,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L73,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L73,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L73,  ,  ,  ,  );


--T1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L74 = (YB1L27 & (!XB1_mem_used[1] & (BC1L7 & T1L72)));


--R1L1 is nios_system:u0|raminfr:inferred_ram|RAM~45
R1L1 = (!Z1_r_sync_rst & (!YB2_wait_latency_counter[1] & !YB2_wait_latency_counter[0]));


--R1L2 is nios_system:u0|raminfr:inferred_ram|RAM~46
R1L2 = ( R1L1 & ( (V1L2 & (!XB2_mem_used[1] & (BC1L13 & !BC1L11))) ) );


--ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
ZC1L2 = (!VC1_address[2] & (!VC1_address[1] & ZC1L1));


--CD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

CD1_monitor_error = DFFEAS(CD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0
ZC1L7 = (ZC1L2 & ((!VC1_address[0] & ((CD1_monitor_error))) # (VC1_address[0] & (!ZC1_oci_ienable[0]))));


--key0_d3[1] is key0_d3[1]
--register power-up is low

key0_d3[1] = DFFEAS(key0_d2[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--U1_read_mux_out is nios_system:u0|nios_system_key1:key1|read_mux_out
U1_read_mux_out = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & key0_d3[1]));


--SC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
SC1L232 = (!SC1_D_iw[4] & SC1L231);


--SC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
SC1L229 = (SC1_D_iw[0] & (!SC1_D_iw[3] & ((SC1_D_iw[2]) # (SC1_D_iw[1]))));


--SC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
SC1L230 = (!SC1L229) # (SC1_D_iw[4]);


--SC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
SC1L382 = (!SC1L114 & (((!SC1L122) # (SC1L230)) # (SC1L232))) # (SC1L114 & (!SC1L232 $ (((!SC1L230)))));


--YB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16]
--register power-up is low

YB2_av_readdata_pre[16] = DFFEAS(CB1_ram_block1a16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
SC1L903 = ( XD1_q_a[16] & ( SC1L905 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L652 & (SC1L829))) ) ) ) # ( !XD1_q_a[16] & ( SC1L905 & ( (SC1_av_ld_aligning_data & (!SC1L652 & SC1L829)) ) ) ) # ( XD1_q_a[16] & ( !SC1L905 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) ) # ( !XD1_q_a[16] & ( !SC1L905 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) );


--SC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

SC1_E_invert_arith_src_msb = DFFEAS(SC1L346, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
SC1L806 = ( SC1_W_alu_result[16] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[0])))) ) ) # ( !SC1_W_alu_result[16] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[0]) ) );


--SC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
SC1L249 = ((SC1L228) # (SC1L732)) # (SC1L250);


--SC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~16
SC1L812 = ( SC1_W_alu_result[22] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[6])))) ) ) # ( !SC1_W_alu_result[22] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[6]) ) );


--SC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17
SC1L811 = ( SC1_W_alu_result[21] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[5])))) ) ) # ( !SC1_W_alu_result[21] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[5]) ) );


--SC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18
SC1L810 = ( SC1_W_alu_result[20] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[4])))) ) ) # ( !SC1_W_alu_result[20] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[4]) ) );


--SC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19
SC1L809 = ( SC1_W_alu_result[19] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[3])))) ) ) # ( !SC1_W_alu_result[19] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[3]) ) );


--SC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20
SC1L808 = ( SC1_W_alu_result[18] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[2])))) ) ) # ( !SC1_W_alu_result[18] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[2]) ) );


--SC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21
SC1L807 = ( SC1_W_alu_result[17] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[1])))) ) ) # ( !SC1_W_alu_result[17] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[1]) ) );


--SC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22
SC1L814 = ( SC1_W_alu_result[24] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[0])))) ) ) # ( !SC1_W_alu_result[24] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[0]) ) );


--SC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23
SC1L813 = ( SC1_W_alu_result[23] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[7])))) ) ) # ( !SC1_W_alu_result[23] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[7]) ) );


--SC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~24
SC1L816 = ( SC1_W_alu_result[26] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[2])))) ) ) # ( !SC1_W_alu_result[26] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[2]) ) );


--SC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~25
SC1L815 = ( SC1_W_alu_result[25] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[1])))) ) ) # ( !SC1_W_alu_result[25] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[1]) ) );


--SC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~26
SC1L818 = ( SC1_W_alu_result[28] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[4])))) ) ) # ( !SC1_W_alu_result[28] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[4]) ) );


--SC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~27
SC1L817 = ( SC1_W_alu_result[27] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[3])))) ) ) # ( !SC1_W_alu_result[27] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[3]) ) );


--SC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28
SC1L821 = ( SC1_W_alu_result[31] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[7])))) ) ) # ( !SC1_W_alu_result[31] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[7]) ) );


--SC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29
SC1L820 = ( SC1_W_alu_result[30] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[6])))) ) ) # ( !SC1_W_alu_result[30] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[6]) ) );


--SC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~30
SC1L819 = ( SC1_W_alu_result[29] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[5])))) ) ) # ( !SC1_W_alu_result[29] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[5]) ) );


--SC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
SC1L570 = ( !SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
SC1_D_op_wrctl = (SC1L540 & SC1L570);


--ZC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
ZC1L11 = ( ZC1L1 & ( VC1_debugaccess & ( (VC1_write & (VC1_address[0] & (!VC1_address[2] & !VC1_address[1]))) ) ) );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (QB1_counter_reg_bit[3] & (((QB1_counter_reg_bit[1]) # (QB1_counter_reg_bit[2])) # (QB1_counter_reg_bit[0])));


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!MB1_b_full & (!T1L57 & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--DB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

DB1L52Q = AMPP_FUNCTION(CLOCK_50, DB1L51, !Z1_r_sync_rst);


--T1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L81 = (!T1_read_0 & (((MB2_b_non_empty & DB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((MB2_b_non_empty & DB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (QB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--SC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
SC1L239 = (SC1L540 & (((SC1L238) # (SC1L555)) # (SC1L553)));


--SC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
SC1_R_ctrl_rot_right_nxt = (SC1L554 & SC1L540);


--SC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18
SC1L456 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[30]))) # (SC1_R_ctrl_shift_rot_right & (SC1L391));


--ZC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

ZC1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  , ZC1L11,  ,  ,  ,  );


--ZC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1
ZC1L8 = (VC1_address[0] & (ZC1L2 & ZC1_oci_ienable[31]));


--SC1L525 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
SC1L525 = ((!SC1L231 & !SC1L229)) # (SC1_D_iw[4]);


--SC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
SC1L380 = (!SC1L114 & (!SC1L232 $ (((!SC1L230))))) # (SC1L114 & (((!SC1L122) # (SC1L230)) # (SC1L232)));


--MD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

MD1_jdo[19] = DFFEAS(ND1_sr[19], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

MD1_jdo[18] = DFFEAS(ND1_sr[18], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
CD1L2 = ((CD1_break_on_reset & !MD1_jdo[18])) # (MD1_jdo[19]);


--QD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

QD1_din_s1 = DFFEAS(Z1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

VC1_writedata[3] = DFFEAS(VB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
ZC1L10 = (!ZC1L12 & (ZC1_oci_single_step_mode)) # (ZC1L12 & ((VC1_writedata[3])));


--SC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
SC1L526 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[24]))) # (SC1L232 & (XC2_q_b[8])) ) ) # ( !SC1L230 & ( XC2_q_b[0] ) );


--SC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
SC1L381 = (!SC1L114 & (!SC1L232 $ (((!SC1L230))))) # (SC1L114 & (((SC1L230) # (SC1L122)) # (SC1L232)));


--SC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
SC1L527 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[25]))) # (SC1L232 & (XC2_q_b[9])) ) ) # ( !SC1L230 & ( XC2_q_b[1] ) );


--SC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
SC1L528 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[26]))) # (SC1L232 & (XC2_q_b[10])) ) ) # ( !SC1L230 & ( XC2_q_b[2] ) );


--Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
SC1L379 = (!SC1L114 & (((SC1L230) # (SC1L122)) # (SC1L232))) # (SC1L114 & (!SC1L232 $ (((!SC1L230)))));


--VC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
VC1L51 = (ZC1L2 & ((!VC1_address[0] & (CD1_monitor_ready)) # (VC1_address[0] & ((ZC1_oci_ienable[31])))));


--CD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

CD1_monitor_go = DFFEAS(CD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
VC1L52 = (ZC1L2 & ((!VC1_address[0] & ((CD1_monitor_go))) # (VC1_address[0] & (ZC1_oci_ienable[31]))));


--VC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
VC1L53 = (ZC1L2 & ((!VC1_address[0] & (ZC1_oci_single_step_mode)) # (VC1_address[0] & ((ZC1_oci_ienable[31])))));


--SC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

SC1_d_writedata[27] = DFFEAS(SC1L529, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~27
VB2L51 = (VB2_saved_grant[0] & SC1_d_writedata[27]);


--SC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

SC1_d_writedata[28] = DFFEAS(SC1L530, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~28
VB2L52 = (VB2_saved_grant[0] & SC1_d_writedata[28]);


--SC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

SC1_d_writedata[29] = DFFEAS(SC1L531, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~29
VB2L53 = (VB2_saved_grant[0] & SC1_d_writedata[29]);


--SC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

SC1_d_writedata[30] = DFFEAS(SC1L532, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~30
VB2L54 = (VB2_saved_grant[0] & SC1_d_writedata[30]);


--SC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

SC1_d_writedata[31] = DFFEAS(SC1L533, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~31
VB2L55 = (VB2_saved_grant[0] & SC1_d_writedata[31]);


--YB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19]
--register power-up is low

YB2_av_readdata_pre[19] = DFFEAS(CB1_ram_block1a19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20]
--register power-up is low

YB2_av_readdata_pre[20] = DFFEAS(CB1_ram_block1a20, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17]
--register power-up is low

YB2_av_readdata_pre[17] = DFFEAS(CB1_ram_block1a17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1
SC1L906 = ( XD1_q_a[17] & ( SC1L908 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L652 & (SC1L829))) ) ) ) # ( !XD1_q_a[17] & ( SC1L908 & ( (SC1_av_ld_aligning_data & (!SC1L652 & SC1L829)) ) ) ) # ( XD1_q_a[17] & ( !SC1L908 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) ) # ( !XD1_q_a[17] & ( !SC1L908 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L62, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18]
--register power-up is low

YB2_av_readdata_pre[18] = DFFEAS(CB1_ram_block1a18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19
SC1L443 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[17])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[19])));


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L86, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23]
--register power-up is low

YB2_av_readdata_pre[23] = DFFEAS(CB1_ram_block1a23, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L89, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22]
--register power-up is low

YB2_av_readdata_pre[22] = DFFEAS(CB1_ram_block1a22, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2
SC1L927 = ( XD1_q_a[22] & ( SC1L929 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L652 & (SC1L829))) ) ) ) # ( !XD1_q_a[22] & ( SC1L929 & ( (SC1_av_ld_aligning_data & (!SC1L652 & SC1L829)) ) ) ) # ( XD1_q_a[22] & ( !SC1L929 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) ) # ( !XD1_q_a[22] & ( !SC1L929 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) );


--YB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21]
--register power-up is low

YB2_av_readdata_pre[21] = DFFEAS(CB1_ram_block1a21, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3
SC1L924 = ( XD1_q_a[21] & ( SC1L926 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L652 & (SC1L829))) ) ) ) # ( !XD1_q_a[21] & ( SC1L926 & ( (SC1_av_ld_aligning_data & (!SC1L652 & SC1L829)) ) ) ) # ( XD1_q_a[21] & ( !SC1L926 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) ) # ( !XD1_q_a[21] & ( !SC1L926 & ( (!SC1_av_ld_aligning_data) # ((SC1L829) # (SC1L652)) ) ) );


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
ND1L64 = ( KD1_MonDReg[16] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[16])))) # (LD1L2 & (((ND1_sr[18])))) ) ) # ( !KD1_MonDReg[16] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[16])))) # (LD1L2 & (((ND1_sr[18])))) ) );


--ND1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19
ND1L37 = ( !A1L18 & ( (A1L17 & ((!A1L30) # ((!A1L16) # (A1L41)))) ) );


--ND1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~20
ND1L38 = ( A1L17 & ( A1L18 & ( (A1L30 & (!A1L41 & A1L16)) ) ) ) # ( !A1L17 & ( A1L18 & ( (!A1L41 & (A1L16 & ((A1L21) # (A1L30)))) ) ) ) # ( A1L17 & ( !A1L18 & ( (!A1L41 & (A1L16 & ((A1L21) # (A1L30)))) ) ) ) # ( !A1L17 & ( !A1L18 & ( (!A1L41 & (A1L16 & ((A1L21) # (A1L30)))) ) ) );


--ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
ND1L4 = (!A1L17 & !A1L18);


--ND1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21
ND1L65 = (!LD1L2 & (ND1L4 & ((CD1_monitor_error)))) # (LD1L2 & (((ND1_sr[35]))));


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L11, DB1_td_shift[5], !A1L3, DB1L85);


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L11, DB1_td_shift[6], !A1L3, DB1L85);


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L11, DB1_td_shift[7], !A1L3, DB1L85);


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L11, DB1_td_shift[8], !A1L3, DB1L85);


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L11, DB1_td_shift[9], !A1L3, DB1L85);


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L11, DB1_td_shift[10], !A1L3, DB1L85);


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L11, A1L12, !A1L3, DB1L85);


--T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
T1L63 = ( !T1_av_waitrequest & ( BC1L7 & ( (DB1_rst1 & (SC1_d_write & (!AC1_write_accepted & !XB1_mem_used[1]))) ) ) );


--T1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L76 = (!SC1_W_alu_result[2] & (T1L63 & !MB1_b_full));


--MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB1L6 = (!QB1_counter_reg_bit[2] & (!QB1_counter_reg_bit[1] & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
MB1L7 = (T1L83 & (!QB1_counter_reg_bit[3] & (QB1_counter_reg_bit[0] & MB1L6)));


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
MB1L8 = (((MB1_b_non_empty & !MB1L7)) # (MB1_b_full)) # (T1_fifo_wr);


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB2L1 = (!QB2_counter_reg_bit[5] & (!QB2_counter_reg_bit[4] & ((!DB1L50Q) # (MB2_b_full))));


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
MB2L2 = ( MB2L1 & ( (!QB2_counter_reg_bit[3] & (!QB2_counter_reg_bit[2] & (!QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0]))) ) );


--MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB2L8 = ( MB2L2 & ( ((!MB2_b_non_empty & ((DB1L50Q))) # (MB2_b_non_empty & (!T1L73))) # (MB2_b_full) ) ) # ( !MB2L2 & ( ((DB1L50Q) # (MB2_b_non_empty)) # (MB2_b_full) ) );


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
MB2L3 = ( T1L72 & ( T1_wr_rfifo & ( (!YB1L27) # (((!BC1L7) # (!MB2_b_non_empty)) # (XB1_mem_used[1])) ) ) ) # ( !T1L72 & ( T1_wr_rfifo ) ) # ( T1L72 & ( !T1_wr_rfifo & ( (YB1L27 & (!XB1_mem_used[1] & (BC1L7 & MB2_b_non_empty))) ) ) );


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

DB1_write1 = AMPP_FUNCTION(CLOCK_50, DB1_write, !Z1_r_sync_rst);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

DB1_write2 = AMPP_FUNCTION(CLOCK_50, DB1_write1, !Z1_r_sync_rst);


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
DB1L2 = AMPP_FUNCTION(!DB1_write1, !DB1_write2);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L11, DB1_td_shift[10], !A1L3, DB1L97);


--DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
DB1L49 = AMPP_FUNCTION(!T1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L50Q, !DB1L2, !DB1_write_valid);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L11, DB1L76, !A1L3, DB1L57);


--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

DB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[2], !Z1_r_sync_rst, DB1L22);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
DB1L75 = AMPP_FUNCTION(!DB1_count[9], !A1L9, !DB1L71, !DB1_td_shift[5], !DB1_rdata[2]);


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
ND1L66 = ( KD1_MonDReg[24] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[24])))) # (LD1L2 & (((ND1_sr[26])))) ) ) # ( !KD1_MonDReg[24] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[24])))) # (LD1L2 & (((ND1_sr[26])))) ) );


--KD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

KD1_MonDReg[4] = DFFEAS(KD1L84, CLOCK_50,  ,  , KD1L51,  ,  ,  ,  );


--ND1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
ND1L67 = ( KD1_MonDReg[4] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[4])))) # (LD1L2 & (((ND1_sr[6])))) ) ) # ( !KD1_MonDReg[4] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[4])))) # (LD1L2 & (((ND1_sr[6])))) ) );


--MD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

MD1_jdo[6] = DFFEAS(ND1_sr[6], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

VC1_writedata[2] = DFFEAS(VB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
KD1L130 = (!KD1_jtag_ram_access & ((VC1_writedata[2]))) # (KD1_jtag_ram_access & (KD1_MonDReg[2]));


--VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
VB1L23 = (SC1_d_writedata[1] & VB1_saved_grant[0]);


--QD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

QD4_din_s1 = DFFEAS(LD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

QD5_din_s1 = DFFEAS(LD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

ND1_sr[31] = DFFEAS(ND1L79, A1L37,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

ND1_sr[33] = DFFEAS(ND1L81, A1L37,  ,  , ND1L38,  ,  ,  ,  );


--CD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
CD1L6 = ( CD1_monitor_error & ( (!MD1_take_action_ocimem_a) # (!MD1_jdo[25]) ) ) # ( !CD1_monitor_error & ( (ZC1L12 & (VC1_writedata[1] & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) ) );


--key0_d2[1] is key0_d2[1]
--register power-up is low

key0_d2[1] = DFFEAS(key0_d1[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24]
--register power-up is low

YB2_av_readdata_pre[24] = DFFEAS(CB1_ram_block1a24, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~12
GC1L27 = (!GC1L39 & ((!YB2_read_latency_shift_reg[0]) # (!YB2_av_readdata_pre[24])));


--GC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]
GC1_src_data[24] = ( GC1L27 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[24])))) # (TB2L1 & (((TB3L1 & XD1_q_a[24])) # (YB4_av_readdata_pre[24]))) ) ) # ( !GC1L27 );


--SC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
SC1L345 = ( SC1L558 & ( (!SC1L540 & (!SC1L541 & !SC1L542)) ) ) # ( !SC1L558 & ( (!SC1L541 & (!SC1L542 & ((!SC1L540) # (!SC1L556)))) ) );


--SC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
SC1L346 = (SC1_R_valid & (((!SC1L345) # (SC1L552)) # (SC1L546)));


--SC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
SC1L321 = ( SC1L142 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L363)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[16])))) ) ) # ( !SC1L142 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L363)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[16])))) ) );


--SC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~18
SC1L327 = ( SC1L146 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L369)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[22])))) ) ) # ( !SC1L146 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L369))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[22])))) ) );


--SC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19
SC1L326 = ( SC1L150 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L368)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[21])))) ) ) # ( !SC1L150 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L368))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[21])))) ) );


--SC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20
SC1L325 = ( SC1L154 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L367)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[20])))) ) ) # ( !SC1L154 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L367))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[20])))) ) );


--SC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21
SC1L324 = ( SC1L158 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L366)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[19])))) ) ) # ( !SC1L158 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L366))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[19])))) ) );


--SC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22
SC1L323 = ( SC1L162 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L365)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[18])))) ) ) # ( !SC1L162 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L365))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[18])))) ) );


--SC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23
SC1L322 = ( SC1L166 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L364)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[17])))) ) ) # ( !SC1L166 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L364))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[17])))) ) );


--SC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~26
SC1L371 = (!SC1_E_src2[24] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[24])) # (SC1_R_logic_op[1] & ((SC1_E_src1[24]))))) # (SC1_E_src2[24] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[24])))));


--SC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~24
SC1L329 = ( SC1L170 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L371)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[24])))) ) ) # ( !SC1L170 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L371))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[24])))) ) );


--SC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27
SC1L370 = (!SC1_E_src2[23] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[23])) # (SC1_R_logic_op[1] & ((SC1_E_src1[23]))))) # (SC1_E_src2[23] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[23])))));


--SC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25
SC1L328 = ( SC1L174 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L370)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[23])))) ) ) # ( !SC1L174 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L370))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[23])))) ) );


--YB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26]
--register power-up is low

YB2_av_readdata_pre[26] = DFFEAS(CB1_ram_block1a26, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~13
GC1L31 = (!GC1L39 & ((!YB2_read_latency_shift_reg[0]) # (!YB2_av_readdata_pre[26])));


--GC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]
GC1_src_data[26] = ( GC1L31 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[26])))) # (TB2L1 & (((TB3L1 & XD1_q_a[26])) # (YB4_av_readdata_pre[26]))) ) ) # ( !GC1L31 );


--SC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28
SC1L373 = (!SC1_E_src2[26] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[26])) # (SC1_R_logic_op[1] & ((SC1_E_src1[26]))))) # (SC1_E_src2[26] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[26])))));


--SC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~26
SC1L331 = ( SC1L178 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L373)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[26])))) ) ) # ( !SC1L178 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L373))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[26])))) ) );


--YB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25]
--register power-up is low

YB2_av_readdata_pre[25] = DFFEAS(CB1_ram_block1a25, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]~14
GC1L29 = (!GC1L39 & ((!YB2_read_latency_shift_reg[0]) # (!YB2_av_readdata_pre[25])));


--GC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]
GC1_src_data[25] = ( GC1L29 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[25])))) # (TB2L1 & (((TB3L1 & XD1_q_a[25])) # (YB4_av_readdata_pre[25]))) ) ) # ( !GC1L29 );


--SC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~29
SC1L372 = (!SC1_E_src2[25] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[25])) # (SC1_R_logic_op[1] & ((SC1_E_src1[25]))))) # (SC1_E_src2[25] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[25])))));


--SC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~27
SC1L330 = ( SC1L182 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L372)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[25])))) ) ) # ( !SC1L182 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L372))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[25])))) ) );


--YB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28]
--register power-up is low

YB2_av_readdata_pre[28] = DFFEAS(CB1_ram_block1a28, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28]
GC1_src_data[28] = ( XD1_q_a[28] & ( YB2_av_readdata_pre[28] & ( (((TB2L1 & YB4_av_readdata_pre[28])) # (TB3L1)) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[28] & ( YB2_av_readdata_pre[28] & ( ((TB2L1 & YB4_av_readdata_pre[28])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[28] & ( !YB2_av_readdata_pre[28] & ( ((TB2L1 & YB4_av_readdata_pre[28])) # (TB3L1) ) ) ) # ( !XD1_q_a[28] & ( !YB2_av_readdata_pre[28] & ( (TB2L1 & YB4_av_readdata_pre[28]) ) ) );


--SC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30
SC1L375 = (!SC1_E_src2[28] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[28])) # (SC1_R_logic_op[1] & ((SC1_E_src1[28]))))) # (SC1_E_src2[28] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[28])))));


--SC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~28
SC1L333 = ( SC1L186 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L375)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[28])))) ) ) # ( !SC1L186 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L375))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[28])))) ) );


--YB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27]
--register power-up is low

YB2_av_readdata_pre[27] = DFFEAS(CB1_ram_block1a27, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27]
GC1_src_data[27] = ( XD1_q_a[27] & ( YB2_av_readdata_pre[27] & ( (((TB2L1 & YB4_av_readdata_pre[27])) # (TB3L1)) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[27] & ( YB2_av_readdata_pre[27] & ( ((TB2L1 & YB4_av_readdata_pre[27])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[27] & ( !YB2_av_readdata_pre[27] & ( ((TB2L1 & YB4_av_readdata_pre[27])) # (TB3L1) ) ) ) # ( !XD1_q_a[27] & ( !YB2_av_readdata_pre[27] & ( (TB2L1 & YB4_av_readdata_pre[27]) ) ) );


--SC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~31
SC1L374 = (!SC1_E_src2[27] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[27])) # (SC1_R_logic_op[1] & ((SC1_E_src1[27]))))) # (SC1_E_src2[27] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[27])))));


--SC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~29
SC1L332 = ( SC1L190 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L374)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[27])))) ) ) # ( !SC1L190 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L374))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[27])))) ) );


--YB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31]
--register power-up is low

YB2_av_readdata_pre[31] = DFFEAS(CB1_ram_block1a31, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31]
GC1_src_data[31] = ( XD1_q_a[31] & ( YB2_av_readdata_pre[31] & ( (((TB2L1 & YB4_av_readdata_pre[31])) # (TB3L1)) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[31] & ( YB2_av_readdata_pre[31] & ( ((TB2L1 & YB4_av_readdata_pre[31])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[31] & ( !YB2_av_readdata_pre[31] & ( ((TB2L1 & YB4_av_readdata_pre[31])) # (TB3L1) ) ) ) # ( !XD1_q_a[31] & ( !YB2_av_readdata_pre[31] & ( (TB2L1 & YB4_av_readdata_pre[31]) ) ) );


--SC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30
SC1L336 = ( SC1_E_shift_rot_result[31] & ( ((!SC1_R_ctrl_logic & ((SC1L126))) # (SC1_R_ctrl_logic & (SC1L378))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[31] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L126))) # (SC1_R_ctrl_logic & (SC1L378)))) ) );


--YB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30]
--register power-up is low

YB2_av_readdata_pre[30] = DFFEAS(CB1_ram_block1a30, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~15
GC1L37 = (!GC1L39 & ((!YB2_read_latency_shift_reg[0]) # (!YB2_av_readdata_pre[30])));


--GC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]
GC1_src_data[30] = ( GC1L37 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[30])))) # (TB2L1 & (((TB3L1 & XD1_q_a[30])) # (YB4_av_readdata_pre[30]))) ) ) # ( !GC1L37 );


--SC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31
SC1L335 = ( SC1_E_shift_rot_result[30] & ( ((!SC1_R_ctrl_logic & ((SC1L134))) # (SC1_R_ctrl_logic & (SC1L377))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[30] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L134))) # (SC1_R_ctrl_logic & (SC1L377)))) ) );


--YB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29]
--register power-up is low

YB2_av_readdata_pre[29] = DFFEAS(CB1_ram_block1a29, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~16
GC1L35 = (!GC1L39 & ((!YB2_read_latency_shift_reg[0]) # (!YB2_av_readdata_pre[29])));


--GC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]
GC1_src_data[29] = ( GC1L35 & ( (!TB2L1 & (TB3L1 & ((XD1_q_a[29])))) # (TB2L1 & (((TB3L1 & XD1_q_a[29])) # (YB4_av_readdata_pre[29]))) ) ) # ( !GC1L35 );


--SC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~32
SC1L334 = ( SC1_E_shift_rot_result[29] & ( ((!SC1_R_ctrl_logic & ((SC1L138))) # (SC1_R_ctrl_logic & (SC1L376))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[29] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L138))) # (SC1_R_ctrl_logic & (SC1L376)))) ) );


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB1L3 = ( QB1_counter_reg_bit[4] & ( (T1_fifo_wr & (MB1_b_non_empty & (QB1_counter_reg_bit[3] & QB1_counter_reg_bit[5]))) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB1L4 = ( QB1_counter_reg_bit[1] & ( MB1L3 & ( (!T1L83 & (((QB1_counter_reg_bit[0] & QB1_counter_reg_bit[2])) # (MB1_b_full))) ) ) ) # ( !QB1_counter_reg_bit[1] & ( MB1L3 & ( (!T1L83 & MB1_b_full) ) ) ) # ( QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!T1L83 & MB1_b_full) ) ) ) # ( !QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!T1L83 & MB1_b_full) ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB1L1 = ( MB1_b_non_empty & ( !T1_fifo_wr $ ((((T1_r_val & DB1_r_ena1)) # (DB1_rvalid0))) ) ) # ( !MB1_b_non_empty & ( T1_fifo_wr ) );


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate, !Z1_r_sync_rst);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate1, !Z1_r_sync_rst);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
DB1L3 = AMPP_FUNCTION(!DB1_jupdate1, !DB1_jupdate2);


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
DB1L51 = AMPP_FUNCTION(!T1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L2, !DB1_write_valid, !DB1L3);


--SC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20
SC1L455 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[29]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[31]));


--VC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

VC1_writedata[22] = DFFEAS(VB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
KD1L150 = (!KD1_jtag_ram_access & ((VC1_writedata[22]))) # (KD1_jtag_ram_access & (KD1_MonDReg[22]));


--VC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

VC1_byteenable[2] = DFFEAS(VB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
KD1L125 = (VC1_byteenable[2]) # (KD1_jtag_ram_access);


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
ND1L68 = ( KD1_MonDReg[20] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[20])))) # (LD1L2 & (((ND1_sr[22])))) ) ) # ( !KD1_MonDReg[20] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[20])))) # (LD1L2 & (((ND1_sr[22])))) ) );


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
ND1L69 = ( KD1_MonDReg[19] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[19])))) # (LD1L2 & (((ND1_sr[21])))) ) ) # ( !KD1_MonDReg[19] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[19])))) # (LD1L2 & (((ND1_sr[21])))) ) );


--VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
VB1L24 = (SC1_d_writedata[3] & VB1_saved_grant[0]);


--VC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

VC1_writedata[23] = DFFEAS(VB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
KD1L151 = (!KD1_jtag_ram_access & ((VC1_writedata[23]))) # (KD1_jtag_ram_access & (KD1_MonDReg[23]));


--VC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

VC1_writedata[24] = DFFEAS(VB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
KD1L152 = (!KD1_jtag_ram_access & ((VC1_writedata[24]))) # (KD1_jtag_ram_access & (KD1_MonDReg[24]));


--VC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

VC1_byteenable[3] = DFFEAS(VB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
KD1L126 = (VC1_byteenable[3]) # (KD1_jtag_ram_access);


--VC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

VC1_writedata[25] = DFFEAS(VB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
KD1L153 = (!KD1_jtag_ram_access & ((VC1_writedata[25]))) # (KD1_jtag_ram_access & (KD1_MonDReg[25]));


--VC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

VC1_writedata[26] = DFFEAS(VB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
KD1L154 = (!KD1_jtag_ram_access & ((VC1_writedata[26]))) # (KD1_jtag_ram_access & (KD1_MonDReg[26]));


--YD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YD1_altera_reset_synchronizer_int_chain_out = DFFEAS(YD1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--VC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

VC1_writedata[11] = DFFEAS(VB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
KD1L139 = (!KD1_jtag_ram_access & ((VC1_writedata[11]))) # (KD1_jtag_ram_access & (KD1_MonDReg[11]));


--VC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

VC1_byteenable[1] = DFFEAS(VB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
KD1L124 = (VC1_byteenable[1]) # (KD1_jtag_ram_access);


--KD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

KD1_MonDReg[12] = DFFEAS(KD1L85, CLOCK_50,  ,  , KD1L51,  ,  ,  ,  );


--VC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

VC1_writedata[12] = DFFEAS(VB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
KD1L140 = (!KD1_jtag_ram_access & ((VC1_writedata[12]))) # (KD1_jtag_ram_access & (KD1_MonDReg[12]));


--VC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

VC1_writedata[13] = DFFEAS(VB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
KD1L141 = (!KD1_jtag_ram_access & ((VC1_writedata[13]))) # (KD1_jtag_ram_access & (KD1_MonDReg[13]));


--KD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

KD1_MonDReg[14] = DFFEAS(KD1L86, CLOCK_50,  ,  , !MD1L50,  ,  ,  ,  );


--VC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

VC1_writedata[14] = DFFEAS(VB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
KD1L142 = (!KD1_jtag_ram_access & ((VC1_writedata[14]))) # (KD1_jtag_ram_access & (KD1_MonDReg[14]));


--VC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

VC1_writedata[15] = DFFEAS(VB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
KD1L143 = (!KD1_jtag_ram_access & ((VC1_writedata[15]))) # (KD1_jtag_ram_access & (KD1_MonDReg[15]));


--VC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

VC1_writedata[16] = DFFEAS(VB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
KD1L144 = (!KD1_jtag_ram_access & ((VC1_writedata[16]))) # (KD1_jtag_ram_access & (KD1_MonDReg[16]));


--MD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

MD1_jdo[23] = DFFEAS(ND1_sr[23], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L29 = INPUT();


--CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
CD1L8 = (!MD1_take_action_ocimem_a & (CD1_monitor_go & ((!A1L29)))) # (MD1_take_action_ocimem_a & (((CD1_monitor_go & !A1L29)) # (MD1_jdo[23])));


--KD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
KD1L131 = (!KD1_jtag_ram_access & ((VC1_writedata[3]))) # (KD1_jtag_ram_access & (KD1_MonDReg[3]));


--VC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

VC1_writedata[4] = DFFEAS(VB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
KD1L132 = (!KD1_jtag_ram_access & ((VC1_writedata[4]))) # (KD1_jtag_ram_access & (KD1_MonDReg[4]));


--KD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

KD1_MonDReg[5] = DFFEAS(KD1L100, CLOCK_50,  ,  , KD1L51,  ,  ,  ,  );


--VC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

VC1_writedata[5] = DFFEAS(VB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
KD1L133 = (!KD1_jtag_ram_access & ((VC1_writedata[5]))) # (KD1_jtag_ram_access & (KD1_MonDReg[5]));


--VC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

VC1_writedata[7] = DFFEAS(VB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~17
KD1L135 = (!KD1_jtag_ram_access & ((VC1_writedata[7]))) # (KD1_jtag_ram_access & (KD1_MonDReg[7]));


--SC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
SC1L529 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[27]))) # (SC1L232 & (XC2_q_b[11])) ) ) # ( !SC1L230 & ( XC2_q_b[3] ) );


--SC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
SC1L530 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[28]))) # (SC1L232 & (XC2_q_b[12])) ) ) # ( !SC1L230 & ( XC2_q_b[4] ) );


--SC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
SC1L531 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[29]))) # (SC1L232 & (XC2_q_b[13])) ) ) # ( !SC1L230 & ( XC2_q_b[5] ) );


--SC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
SC1L532 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[30]))) # (SC1L232 & (XC2_q_b[14])) ) ) # ( !SC1L230 & ( XC2_q_b[6] ) );


--SC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
SC1L533 = ( SC1L230 & ( (!SC1L232 & ((XC2_q_b[31]))) # (SC1L232 & (XC2_q_b[15])) ) ) # ( !SC1L230 & ( XC2_q_b[7] ) );


--VC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

VC1_writedata[9] = DFFEAS(VB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~18
KD1L137 = (!KD1_jtag_ram_access & ((VC1_writedata[9]))) # (KD1_jtag_ram_access & (KD1_MonDReg[9]));


--KD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

KD1_MonDReg[8] = DFFEAS(KD1L96, CLOCK_50,  ,  , KD1L51,  ,  ,  ,  );


--VC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

VC1_writedata[8] = DFFEAS(VB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
KD1L136 = (!KD1_jtag_ram_access & ((VC1_writedata[8]))) # (KD1_jtag_ram_access & (KD1_MonDReg[8]));


--VC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

VC1_writedata[6] = DFFEAS(VB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20
KD1L134 = (!KD1_jtag_ram_access & ((VC1_writedata[6]))) # (KD1_jtag_ram_access & (KD1_MonDReg[6]));


--VC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

VC1_writedata[10] = DFFEAS(VB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21
KD1L138 = (!KD1_jtag_ram_access & ((VC1_writedata[10]))) # (KD1_jtag_ram_access & (KD1_MonDReg[10]));


--VC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

VC1_writedata[17] = DFFEAS(VB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22
KD1L145 = (!KD1_jtag_ram_access & ((VC1_writedata[17]))) # (KD1_jtag_ram_access & (KD1_MonDReg[17]));


--KD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

KD1_MonDReg[18] = DFFEAS(KD1L92, CLOCK_50,  ,  , KD1L51,  ,  ,  ,  );


--VC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

VC1_writedata[18] = DFFEAS(VB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23
KD1L146 = (!KD1_jtag_ram_access & ((VC1_writedata[18]))) # (KD1_jtag_ram_access & (KD1_MonDReg[18]));


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = ( T1_ac & ( (!SC1_d_writedata[10]) # (((!T1L78) # (DB1L52Q)) # (DB1L50Q)) ) ) # ( !T1_ac & ( (DB1L52Q) # (DB1L50Q) ) );


--SC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21
SC1L444 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[18])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[20])));


--VC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

VC1_writedata[19] = DFFEAS(VB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24
KD1L147 = (!KD1_jtag_ram_access & ((VC1_writedata[19]))) # (KD1_jtag_ram_access & (KD1_MonDReg[19]));


--T1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L86 = (!T1L74 & ((T1_rvalid))) # (T1L74 & (MB2_b_non_empty));


--VC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

VC1_writedata[21] = DFFEAS(VB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25
KD1L149 = (!KD1_jtag_ram_access & ((VC1_writedata[21]))) # (KD1_jtag_ram_access & (KD1_MonDReg[21]));


--VC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

VC1_writedata[20] = DFFEAS(VB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26
KD1L148 = (!KD1_jtag_ram_access & ((VC1_writedata[20]))) # (KD1_jtag_ram_access & (KD1_MonDReg[20]));


--T1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L89 = (!SC1_W_alu_result[2] & ((!T1L63 & ((T1_woverflow))) # (T1L63 & (MB1_b_full)))) # (SC1_W_alu_result[2] & (((T1_woverflow))));


--ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
ND1L70 = ( AD1_break_readreg[17] & ( (!LD1L2 & (((KD1_MonDReg[17])) # (A1L18))) # (LD1L2 & (((ND1_sr[19])))) ) ) # ( !AD1_break_readreg[17] & ( (!LD1L2 & (!A1L18 & ((KD1_MonDReg[17])))) # (LD1L2 & (((ND1_sr[19])))) ) );


--MD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

MD1_jdo[16] = DFFEAS(ND1_sr[16], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
DB1L85 = AMPP_FUNCTION(!A1L5, !DB1_state, !A1L9, !A1L14, !A1L4, !DB1_count[8]);


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L11, DB1L77, !A1L3, DB1L57);


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L11, DB1L78, !A1L3, DB1L57);


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L11, DB1L99, !A1L3, DB1L85);


--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

DB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[3], !Z1_r_sync_rst, DB1L22);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
DB1L76 = AMPP_FUNCTION(!A1L5, !DB1_count[9], !A1L9, !DB1L71, !DB1_td_shift[6], !DB1_rdata[3]);


--ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
ND1L71 = ( AD1_break_readreg[25] & ( (!LD1L2 & (((KD1_MonDReg[25])) # (A1L18))) # (LD1L2 & (((ND1_sr[27])))) ) ) # ( !AD1_break_readreg[25] & ( (!LD1L2 & (!A1L18 & ((KD1_MonDReg[25])))) # (LD1L2 & (((ND1_sr[27])))) ) );


--MD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

MD1_jdo[24] = DFFEAS(ND1_sr[24], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--ND1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

ND1_sr[7] = DFFEAS(ND1L85, A1L37,  ,  ,  ,  ,  ,  ,  );


--ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
ND1L72 = ( AD1_break_readreg[5] & ( (!LD1L2 & (((KD1_MonDReg[5])) # (A1L18))) # (LD1L2 & (((ND1_sr[7])))) ) ) # ( !AD1_break_readreg[5] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[5]))) # (LD1L2 & (((ND1_sr[7])))) ) );


--MD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

MD1_jdo[7] = DFFEAS(ND1_sr[7], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2
KD1L83 = (!KD1_jtag_ram_rd_d1 & (!KD1_MonAReg[4] & (!KD1_MonAReg[3] & KD1_MonAReg[2])));


--KD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
KD1L84 = ( KD1L83 & ( (!MD1_take_action_ocimem_b) # (MD1_jdo[7]) ) ) # ( !KD1L83 & ( (!MD1_take_action_ocimem_b & (KD1_jtag_ram_rd_d1 & (WD1_q_a[4]))) # (MD1_take_action_ocimem_b & (((MD1_jdo[7])))) ) );


--VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
VB1L25 = (SC1_d_writedata[2] & VB1_saved_grant[0]);


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
LD1L3 = (!A1L41 & (A1L16 & A1L35));


--YD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(YD2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
ND1L73 = ( AD1_break_readreg[26] & ( (!LD1L2 & (((KD1_MonDReg[26])) # (A1L18))) # (LD1L2 & (((ND1_sr[28])))) ) ) # ( !AD1_break_readreg[26] & ( (!LD1L2 & (!A1L18 & ((KD1_MonDReg[26])))) # (LD1L2 & (((ND1_sr[28])))) ) );


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
ND1L74 = ( KD1_MonDReg[27] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[27])))) # (LD1L2 & (((ND1_sr[29])))) ) ) # ( !KD1_MonDReg[27] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[27])))) # (LD1L2 & (((ND1_sr[29])))) ) );


--ND1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
ND1L75 = ( KD1_MonDReg[28] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[28])))) # (LD1L2 & (((ND1_sr[30])))) ) ) # ( !KD1_MonDReg[28] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[28])))) # (LD1L2 & (((ND1_sr[30])))) ) );


--KD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

KD1_MonDReg[29] = DFFEAS(KD1L88, CLOCK_50,  ,  , KD1L51,  ,  ,  ,  );


--ND1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
ND1L76 = ( KD1_MonDReg[29] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[29])))) # (LD1L2 & (((ND1_sr[31])))) ) ) # ( !KD1_MonDReg[29] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[29])))) # (LD1L2 & (((ND1_sr[31])))) ) );


--ND1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33
ND1L39 = ( A1L18 & ( (!A1L41 & (A1L16 & (A1L21 & !A1L17))) ) ) # ( !A1L18 & ( (!A1L41 & (A1L16 & A1L21)) ) );


--ND1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
ND1L77 = (!A1L18 & (KD1_MonDReg[30])) # (A1L18 & ((AD1_break_readreg[30])));


--ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
ND1L78 = (!A1L41 & (A1L16 & (A1L21 & !A1L17)));


--ND1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
ND1L79 = ( ND1L77 & ( ND1L78 & ( (!LD1L2) # (ND1_sr[32]) ) ) ) # ( !ND1L77 & ( ND1L78 & ( (!LD1L2 & (!ND1L39 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) ) # ( ND1L77 & ( !ND1L78 & ( (!LD1L2 & (!ND1L39 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) ) # ( !ND1L77 & ( !ND1L78 & ( (!LD1L2 & (!ND1L39 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) );


--ND1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
ND1L80 = ( KD1_MonDReg[31] & ( (!LD1L2 & ((!A1L18) # ((AD1_break_readreg[31])))) # (LD1L2 & (((ND1_sr[33])))) ) ) # ( !KD1_MonDReg[31] & ( (!LD1L2 & (A1L18 & ((AD1_break_readreg[31])))) # (LD1L2 & (((ND1_sr[33])))) ) );


--CD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

CD1_resetlatch = DFFEAS(CD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
ND1L81 = (!LD1L2 & (ND1L4 & ((CD1_resetlatch)))) # (LD1L2 & (((ND1_sr[34]))));


--key0_d1[1] is key0_d1[1]
--register power-up is low

key0_d1[1] = DFFEAS(KEY[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22
SC1L447 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[21]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[23]));


--SC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23
SC1L446 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[20]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[22]));


--SC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24
SC1L445 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[19])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[21])));


--SC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25
SC1L449 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[23]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[25]));


--SC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26
SC1L448 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[22]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[24]));


--SC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~27
SC1L451 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[25]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[27]));


--SC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~28
SC1L450 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[24]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[26]));


--SC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~29
SC1L453 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[27]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[29]));


--SC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~30
SC1L452 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[26]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[28]));


--SC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31
SC1L454 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[28]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[30]));


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L11, DB1L20, !A1L3);


--VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
VB1L26 = (VB1_saved_grant[0] & SC1_d_writedata[22]);


--VB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
VB1_src_data[34] = ((VB1_saved_grant[0] & SC1_d_byteenable[2])) # (VB1_saved_grant[1]);


--ND1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
ND1L82 = ( AD1_break_readreg[21] & ( (!LD1L2 & (((KD1_MonDReg[21])) # (A1L18))) # (LD1L2 & (((ND1_sr[23])))) ) ) # ( !AD1_break_readreg[21] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[21]))) # (LD1L2 & (((ND1_sr[23])))) ) );


--MD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

MD1_jdo[22] = DFFEAS(ND1_sr[22], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
ND1L83 = ( AD1_break_readreg[18] & ( (!LD1L2 & (((KD1_MonDReg[18])) # (A1L18))) # (LD1L2 & (((ND1_sr[20])))) ) ) # ( !AD1_break_readreg[18] & ( (!LD1L2 & (!A1L18 & ((KD1_MonDReg[18])))) # (LD1L2 & (((ND1_sr[20])))) ) );


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
VB1L27 = (VB1_saved_grant[0] & SC1_d_writedata[23]);


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
VB1L28 = (VB1_saved_grant[0] & SC1_d_writedata[24]);


--VB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
VB1_src_data[35] = ((VB1_saved_grant[0] & SC1_d_byteenable[3])) # (VB1_saved_grant[1]);


--VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
VB1L29 = (VB1_saved_grant[0] & SC1_d_writedata[25]);


--VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
VB1L30 = (VB1_saved_grant[0] & SC1_d_writedata[26]);


--YD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--CD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

CD1_resetrequest = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--Z1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
Z1L10 = (!key0_d3[0]) # (CD1_resetrequest);


--MD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

MD1_jdo[14] = DFFEAS(ND1_sr[14], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
VB1L31 = (VB1_saved_grant[0] & SC1_d_writedata[11]);


--VB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
VB1_src_data[33] = ((VB1_saved_grant[0] & SC1_d_byteenable[1])) # (VB1_saved_grant[1]);


--MD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

MD1_jdo[15] = DFFEAS(ND1_sr[15], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
KD1L85 = ( MD1_jdo[15] & ( (((KD1_jtag_ram_rd_d1 & WD1_q_a[12])) # (KD1L83)) # (MD1_take_action_ocimem_b) ) ) # ( !MD1_jdo[15] & ( (!MD1_take_action_ocimem_b & (((KD1_jtag_ram_rd_d1 & WD1_q_a[12])) # (KD1L83))) ) );


--VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
VB1L32 = (VB1_saved_grant[0] & SC1_d_writedata[12]);


--VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
VB1L33 = (VB1_saved_grant[0] & SC1_d_writedata[13]);


--KD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
KD1L86 = ( WD1_q_a[14] & ( KD1L87 & ( (!MD1_take_action_ocimem_b) # (MD1_jdo[17]) ) ) ) # ( !WD1_q_a[14] & ( KD1L87 & ( (!MD1_take_action_ocimem_b & ((!KD1_jtag_rd_d1) # ((!KD1_jtag_ram_rd_d1)))) # (MD1_take_action_ocimem_b & (((MD1_jdo[17])))) ) ) ) # ( WD1_q_a[14] & ( !KD1L87 & ( (!MD1_take_action_ocimem_b & (KD1_jtag_rd_d1 & ((KD1_jtag_ram_rd_d1)))) # (MD1_take_action_ocimem_b & (((MD1_jdo[17])))) ) ) ) # ( !WD1_q_a[14] & ( !KD1L87 & ( (MD1_take_action_ocimem_b & MD1_jdo[17]) ) ) );


--VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
VB1L34 = (VB1_saved_grant[0] & SC1_d_writedata[14]);


--VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
VB1L35 = (VB1_saved_grant[0] & SC1_d_writedata[15]);


--VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
VB1L36 = (VB1_saved_grant[0] & SC1_d_writedata[16]);


--VB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
VB1L37 = (SC1_d_writedata[4] & VB1_saved_grant[0]);


--MD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

MD1_jdo[8] = DFFEAS(ND1_sr[8], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
VB1L38 = (SC1_d_writedata[5] & VB1_saved_grant[0]);


--MD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

MD1_jdo[10] = DFFEAS(ND1_sr[10], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
VB1L39 = (SC1_d_writedata[7] & VB1_saved_grant[0]);


--VC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

VC1_writedata[27] = DFFEAS(VB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
KD1L155 = (!KD1_jtag_ram_access & ((VC1_writedata[27]))) # (KD1_jtag_ram_access & (KD1_MonDReg[27]));


--VC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

VC1_writedata[28] = DFFEAS(VB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
KD1L156 = (!KD1_jtag_ram_access & ((VC1_writedata[28]))) # (KD1_jtag_ram_access & (KD1_MonDReg[28]));


--VC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

VC1_writedata[29] = DFFEAS(VB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
KD1L157 = (!KD1_jtag_ram_access & ((VC1_writedata[29]))) # (KD1_jtag_ram_access & (KD1_MonDReg[29]));


--VC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

VC1_writedata[30] = DFFEAS(VB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
KD1L158 = (!KD1_jtag_ram_access & ((VC1_writedata[30]))) # (KD1_jtag_ram_access & (KD1_MonDReg[30]));


--VC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

VC1_writedata[31] = DFFEAS(VB1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
KD1L159 = (!KD1_jtag_ram_access & ((VC1_writedata[31]))) # (KD1_jtag_ram_access & (KD1_MonDReg[31]));


--MD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

MD1_jdo[12] = DFFEAS(ND1_sr[12], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
VB1L40 = (VB1_saved_grant[0] & SC1_d_writedata[9]);


--MD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

MD1_jdo[11] = DFFEAS(ND1_sr[11], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
VB1L41 = (VB1_saved_grant[0] & SC1_d_writedata[8]);


--MD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

MD1_jdo[9] = DFFEAS(ND1_sr[9], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
VB1L42 = (SC1_d_writedata[6] & VB1_saved_grant[0]);


--MD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

MD1_jdo[13] = DFFEAS(ND1_sr[13], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--VB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
VB1L43 = (VB1_saved_grant[0] & SC1_d_writedata[10]);


--VB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
VB1L44 = (VB1_saved_grant[0] & SC1_d_writedata[17]);


--VB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
VB1L45 = (VB1_saved_grant[0] & SC1_d_writedata[18]);


--VB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
VB1L46 = (VB1_saved_grant[0] & SC1_d_writedata[19]);


--VB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
VB1L47 = (VB1_saved_grant[0] & SC1_d_writedata[21]);


--VB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
VB1L48 = (VB1_saved_grant[0] & SC1_d_writedata[20]);


--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

DB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[4], !Z1_r_sync_rst, DB1L22);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
DB1L77 = AMPP_FUNCTION(!A1L5, !DB1_count[9], !A1L9, !DB1L71, !DB1_td_shift[7], !DB1_rdata[4]);


--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

DB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[5], !Z1_r_sync_rst, DB1L22);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
DB1L78 = AMPP_FUNCTION(!DB1_count[9], !A1L9, !DB1L71, !DB1_td_shift[8], !DB1_rdata[5]);


--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

DB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[6], !Z1_r_sync_rst, DB1L22);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
DB1L79 = AMPP_FUNCTION(!DB1_td_shift[9], !DB1_count[9], !DB1_rdata[6]);


--ND1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
ND1L84 = (!A1L18 & (KD1_MonDReg[6])) # (A1L18 & ((AD1_break_readreg[6])));


--ND1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
ND1L85 = ( ND1_sr[8] & ( ND1L84 & ( ((!LD1_virtual_state_cdr & ((ND1_sr[7]))) # (LD1_virtual_state_cdr & (!A1L17))) # (LD1L2) ) ) ) # ( !ND1_sr[8] & ( ND1L84 & ( (!LD1L2 & ((!LD1_virtual_state_cdr & ((ND1_sr[7]))) # (LD1_virtual_state_cdr & (!A1L17)))) ) ) ) # ( ND1_sr[8] & ( !ND1L84 & ( ((!LD1_virtual_state_cdr & ND1_sr[7])) # (LD1L2) ) ) ) # ( !ND1_sr[8] & ( !ND1L84 & ( (!LD1L2 & (!LD1_virtual_state_cdr & ND1_sr[7])) ) ) );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
CD1L12 = (!MD1_take_action_ocimem_a & (((CD1_resetlatch)) # (QD1_dreg[0]))) # (MD1_take_action_ocimem_a & (((!MD1_jdo[24] & CD1_resetlatch))));


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L10 = INPUT();


--DB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
DB1L20 = AMPP_FUNCTION(!A1L5, !A1L14, !A1L4, !DB1_jupdate, !A1L10);


--ND1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
ND1L86 = ( AD1_break_readreg[22] & ( (!LD1L2 & (((KD1_MonDReg[22])) # (A1L18))) # (LD1L2 & (((ND1_sr[24])))) ) ) # ( !AD1_break_readreg[22] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[22]))) # (LD1L2 & (((ND1_sr[24])))) ) );


--YD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--ND1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

ND1_sr[15] = DFFEAS(ND1L92, A1L37,  ,  ,  ,  ,  ,  ,  );


--VB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
VB1L49 = (VB1_saved_grant[0] & SC1_d_writedata[27]);


--VB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
VB1L50 = (VB1_saved_grant[0] & SC1_d_writedata[28]);


--VB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
VB1L51 = (VB1_saved_grant[0] & SC1_d_writedata[29]);


--VB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
VB1L52 = (VB1_saved_grant[0] & SC1_d_writedata[30]);


--VB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
VB1L53 = (VB1_saved_grant[0] & SC1_d_writedata[31]);


--ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
ND1L87 = ( AD1_break_readreg[15] & ( (!LD1L2 & (((KD1_MonDReg[15])) # (A1L18))) # (LD1L2 & (((ND1_sr[17])))) ) ) # ( !AD1_break_readreg[15] & ( (!LD1L2 & (!A1L18 & ((KD1_MonDReg[15])))) # (LD1L2 & (((ND1_sr[17])))) ) );


--ND1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
ND1L88 = ( AD1_break_readreg[23] & ( (!LD1L2 & (((KD1_MonDReg[23])) # (A1L18))) # (LD1L2 & (((ND1_sr[25])))) ) ) # ( !AD1_break_readreg[23] & ( (!LD1L2 & (!A1L18 & ((KD1_MonDReg[23])))) # (LD1L2 & (((ND1_sr[25])))) ) );


--ND1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
ND1L89 = ( AD1_break_readreg[7] & ( (!LD1L2 & (((KD1_MonDReg[7])) # (A1L18))) # (LD1L2 & (((ND1_sr[9])))) ) ) # ( !AD1_break_readreg[7] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[7]))) # (LD1L2 & (((ND1_sr[9])))) ) );


--ND1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
ND1L90 = ( AD1_break_readreg[13] & ( (!LD1L2 & (((KD1_MonDReg[13])) # (A1L18))) # (LD1L2 & (((ND1_sr[15])))) ) ) # ( !AD1_break_readreg[13] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[13]))) # (LD1L2 & (((ND1_sr[15])))) ) );


--ND1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

ND1_DRsize.010 = DFFEAS(ND1L40, A1L37,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
ND1L91 = ( ND1_sr[15] & ( AD1_break_readreg[14] & ( (!LD1_virtual_state_cdr) # ((!A1L17 & ((KD1_MonDReg[14]) # (A1L18)))) ) ) ) # ( !ND1_sr[15] & ( AD1_break_readreg[14] & ( (LD1_virtual_state_cdr & (!A1L17 & ((KD1_MonDReg[14]) # (A1L18)))) ) ) ) # ( ND1_sr[15] & ( !AD1_break_readreg[14] & ( (!LD1_virtual_state_cdr) # ((!A1L17 & (!A1L18 & KD1_MonDReg[14]))) ) ) ) # ( !ND1_sr[15] & ( !AD1_break_readreg[14] & ( (LD1_virtual_state_cdr & (!A1L17 & (!A1L18 & KD1_MonDReg[14]))) ) ) );


--ND1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
ND1L92 = ( ND1L91 & ( (!LD1L2) # ((!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L39))) ) ) # ( !ND1L91 & ( (LD1L2 & ((!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L39)))) ) );


--ND1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
ND1L93 = ( AD1_break_readreg[9] & ( (!LD1L2 & (((KD1_MonDReg[9])) # (A1L18))) # (LD1L2 & (((ND1_sr[11])))) ) ) # ( !AD1_break_readreg[9] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[9]))) # (LD1L2 & (((ND1_sr[11])))) ) );


--ND1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
ND1L94 = ( AD1_break_readreg[11] & ( (!LD1L2 & (((KD1_MonDReg[11])) # (A1L18))) # (LD1L2 & (((ND1_sr[13])))) ) ) # ( !AD1_break_readreg[11] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[11]))) # (LD1L2 & (((ND1_sr[13])))) ) );


--ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
ND1L95 = ( AD1_break_readreg[10] & ( (!LD1L2 & (((KD1_MonDReg[10])) # (A1L18))) # (LD1L2 & (((ND1_sr[12])))) ) ) # ( !AD1_break_readreg[10] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[10]))) # (LD1L2 & (((ND1_sr[12])))) ) );


--ND1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
ND1L96 = ( AD1_break_readreg[8] & ( (!LD1L2 & (((KD1_MonDReg[8])) # (A1L18))) # (LD1L2 & (((ND1_sr[10])))) ) ) # ( !AD1_break_readreg[8] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[8]))) # (LD1L2 & (((ND1_sr[10])))) ) );


--ND1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
ND1L97 = ( AD1_break_readreg[12] & ( (!LD1L2 & (((KD1_MonDReg[12])) # (A1L18))) # (LD1L2 & (((ND1_sr[14])))) ) ) # ( !AD1_break_readreg[12] & ( (!LD1L2 & (!A1L18 & (KD1_MonDReg[12]))) # (LD1L2 & (((ND1_sr[14])))) ) );


--ND1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55
ND1L40 = (A1L17 & A1L18);


--SC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2
SC1L858 = ( YB1_av_readdata_pre[8] & ( YB2_av_readdata_pre[8] & ( (((TB2L1 & YB4_av_readdata_pre[8])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[8] & ( YB2_av_readdata_pre[8] & ( ((TB2L1 & YB4_av_readdata_pre[8])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[8] & ( !YB2_av_readdata_pre[8] & ( ((TB2L1 & YB4_av_readdata_pre[8])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[8] & ( !YB2_av_readdata_pre[8] & ( (TB2L1 & YB4_av_readdata_pre[8]) ) ) );


--SC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
SC1L873 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[11] & ( (((TB2L1 & YB4_av_readdata_pre[11])) # (YB3_read_latency_shift_reg[0])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[11] & ( ((TB2L1 & YB4_av_readdata_pre[11])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[11] & ( ((TB2L1 & YB4_av_readdata_pre[11])) # (YB3_read_latency_shift_reg[0]) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[11] & ( (TB2L1 & YB4_av_readdata_pre[11]) ) ) );


--SC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4
SC1L878 = ( YB1_av_readdata_pre[12] & ( YB2_av_readdata_pre[12] & ( (((TB2L1 & YB4_av_readdata_pre[12])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[12] & ( YB2_av_readdata_pre[12] & ( ((TB2L1 & YB4_av_readdata_pre[12])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[12] & ( !YB2_av_readdata_pre[12] & ( ((TB2L1 & YB4_av_readdata_pre[12])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[12] & ( !YB2_av_readdata_pre[12] & ( (TB2L1 & YB4_av_readdata_pre[12]) ) ) );


--SC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~5
SC1L863 = ( YB1_av_readdata_pre[9] & ( YB2_av_readdata_pre[9] & ( (((TB2L1 & YB4_av_readdata_pre[9])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[9] & ( YB2_av_readdata_pre[9] & ( ((TB2L1 & YB4_av_readdata_pre[9])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[9] & ( !YB2_av_readdata_pre[9] & ( ((TB2L1 & YB4_av_readdata_pre[9])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[9] & ( !YB2_av_readdata_pre[9] & ( (TB2L1 & YB4_av_readdata_pre[9]) ) ) );


--SC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~6
SC1L868 = ( YB1_av_readdata_pre[10] & ( YB2_av_readdata_pre[10] & ( (((TB2L1 & YB4_av_readdata_pre[10])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[10] & ( YB2_av_readdata_pre[10] & ( ((TB2L1 & YB4_av_readdata_pre[10])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[10] & ( !YB2_av_readdata_pre[10] & ( ((TB2L1 & YB4_av_readdata_pre[10])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[10] & ( !YB2_av_readdata_pre[10] & ( (TB2L1 & YB4_av_readdata_pre[10]) ) ) );


--SC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7
SC1L889 = ( YB1_av_readdata_pre[15] & ( YB2_av_readdata_pre[15] & ( (((TB2L1 & YB4_av_readdata_pre[15])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[15] & ( YB2_av_readdata_pre[15] & ( ((TB2L1 & YB4_av_readdata_pre[15])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[15] & ( !YB2_av_readdata_pre[15] & ( ((TB2L1 & YB4_av_readdata_pre[15])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[15] & ( !YB2_av_readdata_pre[15] & ( (TB2L1 & YB4_av_readdata_pre[15]) ) ) );


--SC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8
SC1L887 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[14] & ( (!YB2_read_latency_shift_reg[0] & (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[14])))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[14] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[14]))) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[14] & ( (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[14]))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[14] & ( (!TB2L1) # (!YB4_av_readdata_pre[14]) ) ) );


--SC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9
SC1L888 = ( SC1L887 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[14])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte2_data[6])) ) ) # ( !SC1L887 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte2_data[6]) ) );


--SC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~10
SC1L884 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[13] & ( (!YB2_read_latency_shift_reg[0] & (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[13])))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[13] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[13]))) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[13] & ( (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[13]))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[13] & ( (!TB2L1) # (!YB4_av_readdata_pre[13]) ) ) );


--SC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~11
SC1L885 = ( SC1L884 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[13])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte2_data[5])) ) ) # ( !SC1L884 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte2_data[5]) ) );


--ND1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
ND1L98 = ( QD2_dreg[0] & ( (!LD1_virtual_state_cdr & (ND1_sr[35])) # (LD1_virtual_state_cdr & ((!A1L17 & ((!A1L18))) # (A1L17 & (ND1_sr[35] & A1L18)))) ) ) # ( !QD2_dreg[0] & ( (ND1_sr[35] & ((!LD1_virtual_state_cdr) # ((A1L17 & A1L18)))) ) );


--SC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4
SC1L904 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[16] & ( (!YB2_read_latency_shift_reg[0] & (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[16])))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[16] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[16]))) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[16] & ( (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[16]))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[16] & ( (!TB2L1) # (!YB4_av_readdata_pre[16]) ) ) );


--SC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5
SC1L905 = ( SC1L904 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[16])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte3_data[0])) ) ) # ( !SC1L904 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte3_data[0]) ) );


--SC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~6
SC1L914 = ( YB1_av_readdata_pre[19] & ( YB2_av_readdata_pre[19] & ( (((TB2L1 & YB4_av_readdata_pre[19])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[19] & ( YB2_av_readdata_pre[19] & ( ((TB2L1 & YB4_av_readdata_pre[19])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[19] & ( !YB2_av_readdata_pre[19] & ( ((TB2L1 & YB4_av_readdata_pre[19])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[19] & ( !YB2_av_readdata_pre[19] & ( (TB2L1 & YB4_av_readdata_pre[19]) ) ) );


--SC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7
SC1L919 = ( YB1_av_readdata_pre[20] & ( YB2_av_readdata_pre[20] & ( (((TB2L1 & YB4_av_readdata_pre[20])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[20] & ( YB2_av_readdata_pre[20] & ( ((TB2L1 & YB4_av_readdata_pre[20])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[20] & ( !YB2_av_readdata_pre[20] & ( ((TB2L1 & YB4_av_readdata_pre[20])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[20] & ( !YB2_av_readdata_pre[20] & ( (TB2L1 & YB4_av_readdata_pre[20]) ) ) );


--SC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~8
SC1L907 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[17] & ( (!YB2_read_latency_shift_reg[0] & (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[17])))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[17] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[17]))) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[17] & ( (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[17]))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[17] & ( (!TB2L1) # (!YB4_av_readdata_pre[17]) ) ) );


--SC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9
SC1L908 = ( SC1L907 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[17])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte3_data[1])) ) ) # ( !SC1L907 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte3_data[1]) ) );


--SC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10
SC1L909 = ( YB1_av_readdata_pre[18] & ( YB2_av_readdata_pre[18] & ( (((TB2L1 & YB4_av_readdata_pre[18])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[18] & ( YB2_av_readdata_pre[18] & ( ((TB2L1 & YB4_av_readdata_pre[18])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[18] & ( !YB2_av_readdata_pre[18] & ( ((TB2L1 & YB4_av_readdata_pre[18])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[18] & ( !YB2_av_readdata_pre[18] & ( (TB2L1 & YB4_av_readdata_pre[18]) ) ) );


--SC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11
SC1L930 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[23] & ( (((TB2L1 & YB4_av_readdata_pre[23])) # (YB3_read_latency_shift_reg[0])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[23] & ( ((TB2L1 & YB4_av_readdata_pre[23])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[23] & ( ((TB2L1 & YB4_av_readdata_pre[23])) # (YB3_read_latency_shift_reg[0]) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[23] & ( (TB2L1 & YB4_av_readdata_pre[23]) ) ) );


--SC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~12
SC1L928 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[22] & ( (!YB2_read_latency_shift_reg[0] & (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[22])))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[22] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[22]))) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[22] & ( (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[22]))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[22] & ( (!TB2L1) # (!YB4_av_readdata_pre[22]) ) ) );


--SC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13
SC1L929 = ( SC1L928 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[22])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte3_data[6])) ) ) # ( !SC1L928 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte3_data[6]) ) );


--SC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~14
SC1L925 = ( YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[21] & ( (!YB2_read_latency_shift_reg[0] & (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[21])))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( YB2_av_readdata_pre[21] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[21]))) ) ) ) # ( YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[21] & ( (!YB3_read_latency_shift_reg[0] & ((!TB2L1) # (!YB4_av_readdata_pre[21]))) ) ) ) # ( !YB3_av_readdata_pre[30] & ( !YB2_av_readdata_pre[21] & ( (!TB2L1) # (!YB4_av_readdata_pre[21]) ) ) );


--SC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~15
SC1L926 = ( SC1L925 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[21])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte3_data[5])) ) ) # ( !SC1L925 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte3_data[5]) ) );


--KD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
KD1L87 = ( KD1_MonAReg[2] & ( (!KD1_jtag_rd_d1 & (KD1_MonDReg[14])) # (KD1_jtag_rd_d1 & (((KD1_MonAReg[4] & !KD1_MonAReg[3])))) ) ) # ( !KD1_MonAReg[2] & ( (!KD1_jtag_rd_d1 & (KD1_MonDReg[14])) # (KD1_jtag_rd_d1 & (((!KD1_MonAReg[4] & !KD1_MonAReg[3])))) ) );


--GC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~17
GC1L5 = ( !YB2_read_latency_shift_reg[0] & ( YB2_av_readdata_pre[0] & ( (!YB6_read_latency_shift_reg[0] & (((!TB2L1) # (!YB4_av_readdata_pre[0])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[0] & ((!TB2L1) # (!YB4_av_readdata_pre[0])))) ) ) ) # ( YB2_read_latency_shift_reg[0] & ( !YB2_av_readdata_pre[0] & ( (!YB6_read_latency_shift_reg[0] & (((!TB2L1) # (!YB4_av_readdata_pre[0])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[0] & ((!TB2L1) # (!YB4_av_readdata_pre[0])))) ) ) ) # ( !YB2_read_latency_shift_reg[0] & ( !YB2_av_readdata_pre[0] & ( (!YB6_read_latency_shift_reg[0] & (((!TB2L1) # (!YB4_av_readdata_pre[0])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[0] & ((!TB2L1) # (!YB4_av_readdata_pre[0])))) ) ) );


--GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~18
GC1L6 = (!YB5_read_latency_shift_reg[0] & (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[0])))) # (YB5_read_latency_shift_reg[0] & (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[0])) # (YB5_av_readdata_pre[0])));


--SC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
SC1L209 = ( SC1_D_iw[16] & ( SC1_D_iw[15] & ( (SC1_D_iw[14] & (SC1_D_iw[13] & (!SC1_D_iw[12] & SC1_D_iw[11]))) ) ) ) # ( SC1_D_iw[16] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & ((!SC1_D_iw[12]) # ((!SC1_D_iw[14] & SC1_D_iw[11])))) ) ) );


--SC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
SC1L199 = ( !SC1_D_iw[0] & ( (SC1_D_iw[4] & (!SC1_D_iw[3] & (!SC1_D_iw[2] $ (SC1_D_iw[1])))) ) );


--SC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
SC1L200 = ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[13] & (!SC1_D_iw[15] $ (!SC1_D_iw[14]))) ) ) );


--SC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
SC1L236 = ( !SC1_D_iw[12] & ( (SC1_D_iw[14] & (SC1_D_iw[13] & (!SC1_D_iw[16] $ (!SC1_D_iw[15])))) ) );


--SC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
SC1L237 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[15] & (!SC1_D_iw[14] & SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[13] & ((!SC1_D_iw[14]) # (SC1_D_iw[15])))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[14] & SC1_D_iw[13])) ) ) );


--SC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
SC1L225 = ( SC1_D_iw[0] & ( (SC1_D_iw[1] & ((!SC1_D_iw[4]) # ((!SC1_D_iw[3] & SC1_D_iw[2])))) ) );


--SC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
SC1L304 = ( SC1_D_iw[0] & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3])))) ) );


--SC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
SC1L210 = ( SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) ) ) ) # ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) # (SC1_D_iw[5] & (!SC1_D_iw[4] & ((!SC1_D_iw[2])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[3] & !SC1_D_iw[2]))) ) ) );


--SC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
SC1L211 = ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (!SC1_D_iw[2] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[5] & (!SC1_D_iw[2] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
SC1L212 = ( SC1_D_iw[1] & ( SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) ) ) ) # ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & ((!SC1_D_iw[2]) # (SC1_D_iw[3])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) ) ) ) # ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & !SC1_D_iw[2]))) ) ) );


--SC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
SC1L218 = ( SC1_D_iw[16] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & ((!SC1_D_iw[11] & ((!SC1_D_iw[12]))) # (SC1_D_iw[11] & (!SC1_D_iw[14])))) ) ) );


--SC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
SC1L219 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (((SC1_D_iw[13])))) # (SC1_D_iw[16] & ((!SC1_D_iw[15] & ((!SC1_D_iw[13]) # (SC1_D_iw[14]))) # (SC1_D_iw[15] & ((!SC1_D_iw[14]) # (SC1_D_iw[13]))))) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (SC1_D_iw[15] & ((!SC1_D_iw[14]) # (!SC1_D_iw[13])))) # (SC1_D_iw[16] & (!SC1_D_iw[15] & (!SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[13]))) # (SC1_D_iw[16] & (!SC1_D_iw[13] $ (((SC1_D_iw[15] & SC1_D_iw[14]))))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[15] $ (SC1_D_iw[13])))) # (SC1_D_iw[16] & (SC1_D_iw[15] & (SC1_D_iw[14]))) ) ) );


--SC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
SC1L220 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[13])) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16] & (SC1_D_iw[15] & SC1_D_iw[14])) # (SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[13])) ) ) );


--SC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
SC1L221 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[15] & (SC1_D_iw[14] & SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (SC1_D_iw[15] & !SC1_D_iw[14])) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[15] $ (SC1_D_iw[13])))) ) ) );


--SC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
SC1L222 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & ((!SC1_D_iw[15] & (SC1_D_iw[14] & SC1_D_iw[13])) # (SC1_D_iw[15] & (!SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[15] & (!SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[15] & SC1_D_iw[14])) ) ) );


--SC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
SC1L250 = ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (!SC1_D_iw[2] & (!SC1_D_iw[4] $ (!SC1_D_iw[3])))) ) ) );


--SC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
SC1L197 = ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[2] & ((!SC1_D_iw[4] & ((!SC1_D_iw[3]))) # (SC1_D_iw[4] & (!SC1_D_iw[5] & SC1_D_iw[3])))) ) ) ) # ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[2] & ((!SC1_D_iw[5] & (SC1_D_iw[4] & SC1_D_iw[3])) # (SC1_D_iw[5] & (!SC1_D_iw[4] & !SC1_D_iw[3])))) ) ) );


--SC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
SC1L201 = ( !SC1_D_iw[0] & ( (!SC1_D_iw[4] & (SC1_D_iw[3] & (!SC1_D_iw[2] $ (SC1_D_iw[1])))) ) );


--SC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
SC1L198 = ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16] & ((SC1_D_iw[14]))) # (SC1_D_iw[16] & (!SC1_D_iw[15])))) ) ) );


--SC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
SC1L227 = ( SC1_D_iw[0] & ( SC1L226 ) ) # ( !SC1_D_iw[0] & ( SC1L226 ) ) # ( !SC1_D_iw[0] & ( !SC1L226 & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
SC1L228 = ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[2] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
SC1L242 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16]) # ((SC1_D_iw[15] & SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[14] & (!SC1_D_iw[16])) # (SC1_D_iw[14] & ((SC1_D_iw[15]))))) ) ) );


--SC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
SC1L243 = (SC1L242 & SC1L540);


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
AC1L11 = ( SB1L2 & ( YB2L38 & ( (!AC1L3 & (((SC1_d_write & DB1_rst1)) # (AC1_write_accepted))) ) ) ) # ( !SB1L2 & ( YB2L38 & ( (!AC1L3 & (((SC1_d_write & DB1_rst1)) # (AC1_write_accepted))) ) ) ) # ( SB1L2 & ( !YB2L38 & ( (AC1_write_accepted & !AC1L3) ) ) ) # ( !SB1L2 & ( !YB2L38 & ( (!AC1L3 & (((SC1_d_write & DB1_rst1)) # (AC1_write_accepted))) ) ) );


--DB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
DB1L54 = AMPP_FUNCTION(!T1_t_dav);


--Z1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
Z1L8 = !Z1_altera_reset_synchronizer_int_chain[3];


--KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
KC1L6 = !KC1L2;


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
VB1L3 = !VB1L54;


--KC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
KC2L6 = !KC2L2;


--VB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress~0
VB2L3 = !VB2L57;


--ZC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
ZC1L5 = !VC1_writedata[0];


--YB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
YB1L15 = !MB1_b_full;


--DB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
DB1L36 = AMPP_FUNCTION(!DB1_read);


--DB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
DB1L99 = AMPP_FUNCTION(!DB1_write);


--YD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
YD2L4 = GND;


--A1L76 is ~GND
A1L76 = GND;


--DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
DB1L16 = AMPP_FUNCTION(!DB1_count[9]);


--SC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
SC1L386 = !SC1_E_shift_rot_cnt[0];


--KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
KD1L3 = !KD1L2;


