{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 13:29:33 2014 " "Info: Processing started: Thu Apr 10 13:29:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5-1 -c Lab5-1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5-1 -c Lab5-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5-1 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Lab5-1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 3476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 3477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 3478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 120 " "Critical Warning: No exact pin location assignment(s) for 70 pins of 120 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[0\] " "Info: Pin year_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[1\] " "Info: Pin year_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[2\] " "Info: Pin year_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[3\] " "Info: Pin year_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[4\] " "Info: Pin year_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[5\] " "Info: Pin year_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[6\] " "Info: Pin year_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[6] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[7\] " "Info: Pin year_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[7] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[8\] " "Info: Pin year_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[8] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[9\] " "Info: Pin year_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[9] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[10\] " "Info: Pin year_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[10] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "year_out\[11\] " "Info: Pin year_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { year_out[11] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { year_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[0\] " "Info: Pin months_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[1\] " "Info: Pin months_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[2\] " "Info: Pin months_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months_out\[3\] " "Info: Pin months_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[0\] " "Info: Pin days_utc_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[1\] " "Info: Pin days_utc_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[2\] " "Info: Pin days_utc_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[3\] " "Info: Pin days_utc_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_utc_out\[4\] " "Info: Pin days_utc_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_utc_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_utc_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[0\] " "Info: Pin days_tz_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[1\] " "Info: Pin days_tz_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[2\] " "Info: Pin days_tz_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[3\] " "Info: Pin days_tz_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days_tz_out\[4\] " "Info: Pin days_tz_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days_tz_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days_tz_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[0\] " "Info: Pin hours_utc_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[1\] " "Info: Pin hours_utc_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[2\] " "Info: Pin hours_utc_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[3\] " "Info: Pin hours_utc_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_utc_out\[4\] " "Info: Pin hours_utc_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_utc_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_utc_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[0\] " "Info: Pin hours_tz_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[1\] " "Info: Pin hours_tz_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[2\] " "Info: Pin hours_tz_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[3\] " "Info: Pin hours_tz_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hours_tz_out\[4\] " "Info: Pin hours_tz_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hours_tz_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hours_tz_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[0\] " "Info: Pin minutes_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[1\] " "Info: Pin minutes_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[2\] " "Info: Pin minutes_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[3\] " "Info: Pin minutes_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[4\] " "Info: Pin minutes_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "minutes_out\[5\] " "Info: Pin minutes_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { minutes_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { minutes_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[0\] " "Info: Pin seconds_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[1\] " "Info: Pin seconds_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[2\] " "Info: Pin seconds_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[3\] " "Info: Pin seconds_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[4\] " "Info: Pin seconds_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconds_out\[5\] " "Info: Pin seconds_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seconds_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[0\] " "Info: Pin Mhours_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[1\] " "Info: Pin Mhours_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[2\] " "Info: Pin Mhours_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[3\] " "Info: Pin Mhours_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mhours_out\[4\] " "Info: Pin Mhours_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mhours_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mhours_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[0\] " "Info: Pin Mminutes_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[1\] " "Info: Pin Mminutes_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[2\] " "Info: Pin Mminutes_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[3\] " "Info: Pin Mminutes_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[4\] " "Info: Pin Mminutes_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mminutes_out\[5\] " "Info: Pin Mminutes_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mminutes_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mminutes_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[0\] " "Info: Pin Mseconds_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[1\] " "Info: Pin Mseconds_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[2\] " "Info: Pin Mseconds_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[3\] " "Info: Pin Mseconds_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[4\] " "Info: Pin Mseconds_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[4] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mseconds_out\[5\] " "Info: Pin Mseconds_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Mseconds_out[5] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mseconds_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_sync_out " "Info: Pin load_sync_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { load_sync_out } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[0] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[1] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[2] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Info: Pin state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { state[3] } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g31_user_interface.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/g31_user_interface.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/" 0 { } { { 0 { 0 ""} 0 1250 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Extra Info: Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Extra Info: Created 24 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 3.3V 0 70 0 " "Info: Number of I/O pins in group: 70 (unused VREF, 3.3V VCCIO, 0 input, 70 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 23 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "53.013 ns register register " "Info: Estimated most critical path is register to register delay of 53.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_UTC_to_MTC:synchronizer\|g31_synchronizer:sync\|Nsec\[9\] 1 REG LAB_X14_Y4 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y4; Fanout = 22; REG Node = 'g31_UTC_to_MTC:synchronizer\|g31_synchronizer:sync\|Nsec\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g31_UTC_to_MTC:synchronizer|g31_synchronizer:sync|Nsec[9] } "NODE_NAME" } } { "../Lab4.3/g31_synchronizer.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab4.3/g31_synchronizer.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.517 ns) 1.639 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[9\]~7 2 COMB LAB_X14_Y5 2 " "Info: 2: + IC(1.122 ns) + CELL(0.517 ns) = 1.639 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[9\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { g31_UTC_to_MTC:synchronizer|g31_synchronizer:sync|Nsec[9] g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[9]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.719 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[10\]~9 3 COMB LAB_X14_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.719 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[10\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[9]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[10]~9 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 2.275 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[11\]~10 4 COMB LAB_X14_Y4 2 " "Info: 4: + IC(0.098 ns) + CELL(0.458 ns) = 2.275 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder1\[11\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[10]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[11]~10 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.517 ns) 3.852 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[11\]~5 5 COMB LAB_X13_Y5 2 " "Info: 5: + IC(1.060 ns) + CELL(0.517 ns) = 3.852 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[11\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[11]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[11]~5 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.932 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[12\]~7 6 COMB LAB_X13_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.932 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[12\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[11]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[12]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.012 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[13\]~9 7 COMB LAB_X13_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.012 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[12]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[13]~9 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.092 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[14\]~11 8 COMB LAB_X13_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.092 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[14\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[13]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[14]~11 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 4.648 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[15\]~12 9 COMB LAB_X13_Y4 2 " "Info: 9: + IC(0.098 ns) + CELL(0.458 ns) = 4.648 ns; Loc. = LAB_X13_Y4; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder2\[15\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[14]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[15]~12 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 6.215 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[15\]~11 10 COMB LAB_X12_Y5 2 " "Info: 10: + IC(1.050 ns) + CELL(0.517 ns) = 6.215 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[15\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[15]~12 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[15]~11 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.295 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[16\]~13 11 COMB LAB_X12_Y5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.295 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[16\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[15]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[16]~13 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.375 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[17\]~15 12 COMB LAB_X12_Y5 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.375 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[17\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[16]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[17]~15 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 6.931 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[18\]~16 13 COMB LAB_X12_Y4 2 " "Info: 13: + IC(0.098 ns) + CELL(0.458 ns) = 6.931 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder3\[18\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[17]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[18]~16 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 8.498 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[18\]~15 14 COMB LAB_X11_Y5 2 " "Info: 14: + IC(1.050 ns) + CELL(0.517 ns) = 8.498 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[18\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[18]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[18]~15 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 9.054 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[19\]~16 15 COMB LAB_X11_Y4 2 " "Info: 15: + IC(0.098 ns) + CELL(0.458 ns) = 9.054 ns; Loc. = LAB_X11_Y4; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder4\[19\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[18]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[19]~16 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.517 ns) 10.933 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[19\]~13 16 COMB LAB_X15_Y5 2 " "Info: 16: + IC(1.362 ns) + CELL(0.517 ns) = 10.933 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[19\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[19]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[19]~13 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 11.489 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[20\]~14 17 COMB LAB_X15_Y4 2 " "Info: 17: + IC(0.098 ns) + CELL(0.458 ns) = 11.489 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder5\[20\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[19]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[20]~14 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.517 ns) 13.375 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[20\]~7 18 COMB LAB_X18_Y5 2 " "Info: 18: + IC(1.369 ns) + CELL(0.517 ns) = 13.375 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[20\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[20]~14 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[20]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.455 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[21\]~9 19 COMB LAB_X18_Y5 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 13.455 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[21\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[20]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[21]~9 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 14.011 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[22\]~10 20 COMB LAB_X18_Y4 2 " "Info: 20: + IC(0.098 ns) + CELL(0.458 ns) = 14.011 ns; Loc. = LAB_X18_Y4; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder6\[22\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[21]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[22]~10 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.517 ns) 16.245 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[22\]~1 21 COMB LAB_X22_Y9 2 " "Info: 21: + IC(1.717 ns) + CELL(0.517 ns) = 16.245 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[22\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[22]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[22]~1 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.325 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[23\]~3 22 COMB LAB_X22_Y9 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 16.325 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[23\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[22]~1 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[23]~3 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.405 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[24\]~5 23 COMB LAB_X22_Y9 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 16.405 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[24\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[23]~3 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[24]~5 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.485 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[25\]~7 24 COMB LAB_X22_Y9 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 16.485 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[25\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[24]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[25]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 17.041 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[26\]~8 25 COMB LAB_X22_Y8 2 " "Info: 25: + IC(0.098 ns) + CELL(0.458 ns) = 17.041 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder7\[26\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[25]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[26]~8 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 18.608 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[26\]~7 26 COMB LAB_X23_Y9 2 " "Info: 26: + IC(1.050 ns) + CELL(0.517 ns) = 18.608 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[26\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[26]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[26]~7 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.066 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[27\]~8 27 COMB LAB_X23_Y9 2 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 19.066 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|adder8\[27\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[26]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[27]~8 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.517 ns) 20.600 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[27\]~51 28 COMB LAB_X27_Y9 2 " "Info: 28: + IC(1.017 ns) + CELL(0.517 ns) = 20.600 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[27\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[27]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[27]~51 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.680 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[28\]~53 29 COMB LAB_X27_Y9 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 20.680 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[28\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[27]~51 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[28]~53 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.760 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[29\]~55 30 COMB LAB_X27_Y9 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 20.760 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[29\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[28]~53 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[29]~55 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.840 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[30\]~57 31 COMB LAB_X27_Y9 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 20.840 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[30\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[29]~55 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[30]~57 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 21.396 ns g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[31\]~58 32 COMB LAB_X27_Y8 51 " "Info: 32: + IC(0.098 ns) + CELL(0.458 ns) = 21.396 ns; Loc. = LAB_X27_Y8; Fanout = 51; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_date_compressor:compressor\|g31_Seconds_to_Days:fracMaker\|day_fractions\[31\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[30]~57 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[31]~58 } "NODE_NAME" } } { "../Lab1.2/g31_Seconds_to_Days.vhd" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab1.2/g31_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(3.615 ns) 25.870 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|mac_mult3~DATAOUT8 33 COMB DSPMULT_X28_Y9_N0 1 " "Info: 33: + IC(0.859 ns) + CELL(3.615 ns) = 25.870 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|mac_mult3~DATAOUT8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[31]~58 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|mac_mult3~DATAOUT8 } "NODE_NAME" } } { "db/mult_hao.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_hao.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 26.174 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|mac_out4~DATAOUT8 34 COMB DSPOUT_X28_Y9_N2 2 " "Info: 34: + IC(0.000 ns) + CELL(0.304 ns) = 26.174 ns; Loc. = DSPOUT_X28_Y9_N2; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|mac_out4~DATAOUT8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|mac_mult3~DATAOUT8 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|mac_out4~DATAOUT8 } "NODE_NAME" } } { "db/mult_hao.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_hao.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.495 ns) 27.707 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_2~17 35 COMB LAB_X27_Y12 2 " "Info: 35: + IC(1.038 ns) + CELL(0.495 ns) = 27.707 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|mac_out4~DATAOUT8 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.165 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_2~18 36 COMB LAB_X27_Y12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 28.165 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_2~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_2~17 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_2~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 29.391 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~19 37 COMB LAB_X26_Y12 2 " "Info: 37: + IC(0.709 ns) + CELL(0.517 ns) = 29.391 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_2~18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.471 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~21 38 COMB LAB_X26_Y12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 29.471 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~19 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.551 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~23 39 COMB LAB_X26_Y12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 29.551 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~21 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.631 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~25 40 COMB LAB_X26_Y12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 29.631 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~23 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.711 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~27 41 COMB LAB_X26_Y12 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 29.711 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~25 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.791 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~29 42 COMB LAB_X26_Y12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 29.791 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~27 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 30.347 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~30 43 COMB LAB_X26_Y11 2 " "Info: 43: + IC(0.098 ns) + CELL(0.458 ns) = 30.347 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:conversionMult\|mult_hao:auto_generated\|op_1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~29 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.517 ns) 32.247 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~59 44 COMB LAB_X29_Y12 2 " "Info: 44: + IC(1.383 ns) + CELL(0.517 ns) = 32.247 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~30 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 32.425 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~61 45 COMB LAB_X29_Y11 2 " "Info: 45: + IC(0.098 ns) + CELL(0.080 ns) = 32.425 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~59 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.505 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~63 46 COMB LAB_X29_Y11 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 32.505 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~61 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.585 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~65 47 COMB LAB_X29_Y11 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 32.585 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~63 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 33.043 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~66 48 COMB LAB_X29_Y11 5 " "Info: 48: + IC(0.000 ns) + CELL(0.458 ns) = 33.043 ns; Loc. = LAB_X29_Y11; Fanout = 5; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~65 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(3.615 ns) 37.176 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|mac_mult1~DATAOUT18 49 COMB DSPMULT_X28_Y11_N0 1 " "Info: 49: + IC(0.518 ns) + CELL(3.615 ns) = 37.176 ns; Loc. = DSPMULT_X28_Y11_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.133 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~66 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_59o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_59o.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 37.480 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|mac_out2~DATAOUT18 50 COMB DSPOUT_X28_Y11_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.304 ns) = 37.480 ns; Loc. = DSPOUT_X28_Y11_N2; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|mac_out2~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|mac_mult1~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_59o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_59o.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.495 ns) 39.013 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|op_1~1 51 COMB LAB_X29_Y14 2 " "Info: 51: + IC(1.038 ns) + CELL(0.495 ns) = 39.013 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|mac_out2~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 39.471 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|op_1~2 52 COMB LAB_X29_Y14 12 " "Info: 52: + IC(0.000 ns) + CELL(0.458 ns) = 39.471 ns; Loc. = LAB_X29_Y14; Fanout = 12; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:hourMult\|mult_59o:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|op_1~1 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(3.049 ns) 43.038 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|mac_mult3~DATAOUT3 53 COMB DSPMULT_X28_Y14_N1 1 " "Info: 53: + IC(0.518 ns) + CELL(3.049 ns) = 43.038 ns; Loc. = DSPMULT_X28_Y14_N1; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|mac_mult3~DATAOUT3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|op_1~2 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|mac_mult3~DATAOUT3 } "NODE_NAME" } } { "db/mult_69o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_69o.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 43.342 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|mac_out4~DATAOUT3 54 COMB DSPOUT_X28_Y14_N3 2 " "Info: 54: + IC(0.000 ns) + CELL(0.304 ns) = 43.342 ns; Loc. = DSPOUT_X28_Y14_N3; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|mac_out4~DATAOUT3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|mac_mult3~DATAOUT3 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|mac_out4~DATAOUT3 } "NODE_NAME" } } { "db/mult_69o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_69o.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.517 ns) 44.517 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|op_1~7 55 COMB LAB_X27_Y14 2 " "Info: 55: + IC(0.658 ns) + CELL(0.517 ns) = 44.517 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|op_1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|mac_out4~DATAOUT3 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 44.975 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|op_1~8 56 COMB LAB_X27_Y14 9 " "Info: 56: + IC(0.000 ns) + CELL(0.458 ns) = 44.975 ns; Loc. = LAB_X27_Y14; Fanout = 9; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:minuteMult\|mult_69o:auto_generated\|op_1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|op_1~7 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|op_1~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(3.049 ns) 48.899 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|mac_mult3~DATAOUT6 57 COMB DSPMULT_X28_Y10_N0 1 " "Info: 57: + IC(0.875 ns) + CELL(3.049 ns) = 48.899 ns; Loc. = DSPMULT_X28_Y10_N0; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|op_1~8 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_69o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_69o.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 49.203 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|mac_out4~DATAOUT6 58 COMB DSPOUT_X28_Y10_N2 1 " "Info: 58: + IC(0.000 ns) + CELL(0.304 ns) = 49.203 ns; Loc. = DSPOUT_X28_Y10_N2; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|mac_mult3~DATAOUT6 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_69o.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/mult_69o.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.517 ns) 50.378 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~13 59 COMB LAB_X29_Y10 1 " "Info: 59: + IC(0.658 ns) + CELL(0.517 ns) = 50.378 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|mac_out4~DATAOUT6 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.458 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~15 60 COMB LAB_X29_Y10 1 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 50.458 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~13 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.538 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~17 61 COMB LAB_X29_Y10 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 50.538 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~15 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.618 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~19 62 COMB LAB_X29_Y10 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 50.618 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~17 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.698 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~22 63 COMB LAB_X29_Y10 2 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 50.698 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~19 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.778 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~25 64 COMB LAB_X29_Y10 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 50.778 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~22 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.858 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~28 65 COMB LAB_X29_Y10 2 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 50.858 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~25 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.938 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~31 66 COMB LAB_X29_Y10 1 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 50.938 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~28 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 51.396 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~33 67 COMB LAB_X29_Y10 1 " "Info: 67: + IC(0.000 ns) + CELL(0.458 ns) = 51.396 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~31 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.545 ns) 52.306 ns g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~35 68 COMB LAB_X30_Y10 1 " "Info: 68: + IC(0.365 ns) + CELL(0.545 ns) = 52.306 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'g31_UTC_to_MTC:synchronizer\|g31_mars_converter:converter\|lpm_mult:secondMult\|mult_69o:auto_generated\|op_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~33 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.413 ns) 53.013 ns g31_HMS_Counter:MarsHMSCounter\|g31_second_counter:secCounter\|lpm_counter:secCounter\|cntr_77l:auto_generated\|safe_q\[5\] 69 REG LAB_X30_Y10 4 " "Info: 69: + IC(0.294 ns) + CELL(0.413 ns) = 53.013 ns; Loc. = LAB_X30_Y10; Fanout = 4; REG Node = 'g31_HMS_Counter:MarsHMSCounter\|g31_second_counter:secCounter\|lpm_counter:secCounter\|cntr_77l:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~35 g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|lpm_counter:secCounter|cntr_77l:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_77l.tdf" "" { Text "C:/Users/Andreas/workspace/GitHub/DSDLabs/Lab5.1/db/cntr_77l.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "32.323 ns ( 60.97 % ) " "Info: Total cell delay = 32.323 ns ( 60.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.690 ns ( 39.03 % ) " "Info: Total interconnect delay = 20.690 ns ( 39.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.013 ns" { g31_UTC_to_MTC:synchronizer|g31_synchronizer:sync|Nsec[9] g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[9]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[10]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder1[11]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[11]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[12]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[13]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[14]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder2[15]~12 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[15]~11 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[16]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[17]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder3[18]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[18]~15 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder4[19]~16 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[19]~13 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder5[20]~14 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[20]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[21]~9 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder6[22]~10 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[22]~1 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[23]~3 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[24]~5 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[25]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder7[26]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[26]~7 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|adder8[27]~8 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[27]~51 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[28]~53 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[29]~55 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[30]~57 g31_UTC_to_MTC:synchronizer|g31_date_compressor:compressor|g31_Seconds_to_Days:fracMaker|day_fractions[31]~58 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|mac_mult3~DATAOUT8 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|mac_out4~DATAOUT8 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_2~17 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_2~18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~19 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~21 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~23 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~25 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~27 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~29 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:conversionMult|mult_hao:auto_generated|op_1~30 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~59 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~61 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~63 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~65 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|Add0~66 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|mac_mult1~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|mac_out2~DATAOUT18 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|op_1~1 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:hourMult|mult_59o:auto_generated|op_1~2 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|mac_mult3~DATAOUT3 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|mac_out4~DATAOUT3 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|op_1~7 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:minuteMult|mult_69o:auto_generated|op_1~8 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|mac_mult3~DATAOUT6 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|mac_out4~DATAOUT6 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~13 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~15 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~17 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~19 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~22 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~25 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~28 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~31 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~33 g31_UTC_to_MTC:synchronizer|g31_mars_converter:converter|lpm_mult:secondMult|mult_69o:auto_generated|op_1~35 g31_HMS_Counter:MarsHMSCounter|g31_second_counter:secCounter|lpm_counter:secCounter|cntr_77l:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Warning: Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST_value 0 " "Info: Pin \"DST_value\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[0\] 0 " "Info: Pin \"first_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[1\] 0 " "Info: Pin \"first_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[2\] 0 " "Info: Pin \"first_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[3\] 0 " "Info: Pin \"first_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[4\] 0 " "Info: Pin \"first_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[5\] 0 " "Info: Pin \"first_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "first_seven_seg\[6\] 0 " "Info: Pin \"first_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[0\] 0 " "Info: Pin \"second_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[1\] 0 " "Info: Pin \"second_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[2\] 0 " "Info: Pin \"second_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[3\] 0 " "Info: Pin \"second_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[4\] 0 " "Info: Pin \"second_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[5\] 0 " "Info: Pin \"second_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "second_seven_seg\[6\] 0 " "Info: Pin \"second_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[0\] 0 " "Info: Pin \"third_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[1\] 0 " "Info: Pin \"third_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[2\] 0 " "Info: Pin \"third_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[3\] 0 " "Info: Pin \"third_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[4\] 0 " "Info: Pin \"third_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[5\] 0 " "Info: Pin \"third_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "third_seven_seg\[6\] 0 " "Info: Pin \"third_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[0\] 0 " "Info: Pin \"last_seven_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[1\] 0 " "Info: Pin \"last_seven_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[2\] 0 " "Info: Pin \"last_seven_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[3\] 0 " "Info: Pin \"last_seven_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[4\] 0 " "Info: Pin \"last_seven_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[5\] 0 " "Info: Pin \"last_seven_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last_seven_seg\[6\] 0 " "Info: Pin \"last_seven_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[0\] 0 " "Info: Pin \"leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Info: Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Info: Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[3\] 0 " "Info: Pin \"leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[4\] 0 " "Info: Pin \"leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[5\] 0 " "Info: Pin \"leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[0\] 0 " "Info: Pin \"year_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[1\] 0 " "Info: Pin \"year_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[2\] 0 " "Info: Pin \"year_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[3\] 0 " "Info: Pin \"year_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[4\] 0 " "Info: Pin \"year_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[5\] 0 " "Info: Pin \"year_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[6\] 0 " "Info: Pin \"year_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[7\] 0 " "Info: Pin \"year_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[8\] 0 " "Info: Pin \"year_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[9\] 0 " "Info: Pin \"year_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[10\] 0 " "Info: Pin \"year_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "year_out\[11\] 0 " "Info: Pin \"year_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[0\] 0 " "Info: Pin \"months_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[1\] 0 " "Info: Pin \"months_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[2\] 0 " "Info: Pin \"months_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months_out\[3\] 0 " "Info: Pin \"months_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[0\] 0 " "Info: Pin \"days_utc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[1\] 0 " "Info: Pin \"days_utc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[2\] 0 " "Info: Pin \"days_utc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[3\] 0 " "Info: Pin \"days_utc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_utc_out\[4\] 0 " "Info: Pin \"days_utc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[0\] 0 " "Info: Pin \"days_tz_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[1\] 0 " "Info: Pin \"days_tz_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[2\] 0 " "Info: Pin \"days_tz_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[3\] 0 " "Info: Pin \"days_tz_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days_tz_out\[4\] 0 " "Info: Pin \"days_tz_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[0\] 0 " "Info: Pin \"hours_utc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[1\] 0 " "Info: Pin \"hours_utc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[2\] 0 " "Info: Pin \"hours_utc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[3\] 0 " "Info: Pin \"hours_utc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_utc_out\[4\] 0 " "Info: Pin \"hours_utc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[0\] 0 " "Info: Pin \"hours_tz_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[1\] 0 " "Info: Pin \"hours_tz_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[2\] 0 " "Info: Pin \"hours_tz_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[3\] 0 " "Info: Pin \"hours_tz_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hours_tz_out\[4\] 0 " "Info: Pin \"hours_tz_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[0\] 0 " "Info: Pin \"minutes_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[1\] 0 " "Info: Pin \"minutes_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[2\] 0 " "Info: Pin \"minutes_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[3\] 0 " "Info: Pin \"minutes_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[4\] 0 " "Info: Pin \"minutes_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "minutes_out\[5\] 0 " "Info: Pin \"minutes_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[0\] 0 " "Info: Pin \"seconds_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[1\] 0 " "Info: Pin \"seconds_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[2\] 0 " "Info: Pin \"seconds_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[3\] 0 " "Info: Pin \"seconds_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[4\] 0 " "Info: Pin \"seconds_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seconds_out\[5\] 0 " "Info: Pin \"seconds_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[0\] 0 " "Info: Pin \"Mhours_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[1\] 0 " "Info: Pin \"Mhours_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[2\] 0 " "Info: Pin \"Mhours_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[3\] 0 " "Info: Pin \"Mhours_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mhours_out\[4\] 0 " "Info: Pin \"Mhours_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[0\] 0 " "Info: Pin \"Mminutes_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[1\] 0 " "Info: Pin \"Mminutes_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[2\] 0 " "Info: Pin \"Mminutes_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[3\] 0 " "Info: Pin \"Mminutes_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[4\] 0 " "Info: Pin \"Mminutes_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mminutes_out\[5\] 0 " "Info: Pin \"Mminutes_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[0\] 0 " "Info: Pin \"Mseconds_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[1\] 0 " "Info: Pin \"Mseconds_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[2\] 0 " "Info: Pin \"Mseconds_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[3\] 0 " "Info: Pin \"Mseconds_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[4\] 0 " "Info: Pin \"Mseconds_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mseconds_out\[5\] 0 " "Info: Pin \"Mseconds_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_sync_out 0 " "Info: Pin \"load_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Info: Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 13:29:41 2014 " "Info: Processing ended: Thu Apr 10 13:29:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
