Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 27 20:26:07 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[26]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segDisp/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.854       -3.854                      1                  129        0.196        0.000                      0                  129        4.500        0.000                       0                    77  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.854       -3.854                      1                  129        0.196        0.000                      0                  129        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.854ns,  Total Violation       -3.854ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.805ns  (logic 9.561ns (69.256%)  route 4.244ns (30.744%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.568     5.089    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.478     5.567 r  image_handler/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.664     6.231    image_handler/as/x[3]
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     6.787 r  image_handler/as/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.787    image_handler/as/rgb4_inferred__0/i__carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  image_handler/as/rgb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    image_handler/as/rgb4_inferred__0/i__carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.140 r  image_handler/as/rgb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.769     7.909    image_handler/as/rgb4[31]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    12.123 r  image_handler/as/rgb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.125    image_handler/as/rgb3__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.643 r  image_handler/as/rgb3__4/P[0]
                         net (fo=2, routed)           0.715    14.359    image_handler/as/rgb3__4_n_105
    SLICE_X54Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.879 r  image_handler/as/rgb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.879    image_handler/as/rgb3_inferred__0/i__carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.202 r  image_handler/as/rgb3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.824    16.025    image_handler/as/rgb3_inferred__0/i__carry__0_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I0_O)        0.306    16.331 r  image_handler/as/rgb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.331    image_handler/as/rgb2_carry__4_i_3_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.881 r  image_handler/as/rgb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.881    image_handler/as/rgb2_carry__4_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.194 f  image_handler/as/rgb2_carry__5/O[3]
                         net (fo=1, routed)           0.975    18.169    image_handler/as/rgb2[27]
    SLICE_X55Y16         LUT6 (Prop_lut6_I3_O)        0.306    18.475 r  image_handler/as/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.295    18.770    image_handler/as/rgb_reg[7]_i_4_n_0
    SLICE_X55Y15         LUT4 (Prop_lut4_I2_O)        0.124    18.894 r  image_handler/as/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.894    image_handler/rgb1
    SLICE_X55Y15         FDRE                                         r  image_handler/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.446    14.787    image_handler/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  image_handler/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.029    15.041    image_handler/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -18.894    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.952ns (18.520%)  route 4.188ns (81.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.872    10.223    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    logic/superatk/cDiv/CLK
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    logic/superatk/cDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.952ns (18.520%)  route 4.188ns (81.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.872    10.223    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    logic/superatk/cDiv/CLK
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    logic/superatk/cDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.952ns (18.520%)  route 4.188ns (81.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.872    10.223    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    logic/superatk/cDiv/CLK
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    logic/superatk/cDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.952ns (18.520%)  route 4.188ns (81.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.872    10.223    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    logic/superatk/cDiv/CLK
    SLICE_X48Y15         FDRE                                         r  logic/superatk/cDiv/counter_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    logic/superatk/cDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.952ns (18.698%)  route 4.139ns (81.302%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.823    10.174    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[4]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.595    logic/superatk/cDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.952ns (18.698%)  route 4.139ns (81.302%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.823    10.174    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[5]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.595    logic/superatk/cDiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.952ns (18.698%)  route 4.139ns (81.302%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.823    10.174    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[6]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.595    logic/superatk/cDiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.952ns (18.698%)  route 4.139ns (81.302%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.823    10.174    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X48Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[7]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.595    logic/superatk/cDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.952ns (19.077%)  route 4.038ns (80.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.092     6.630    logic/superatk/cDiv/counter_reg[8]
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.809     7.563    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.776     8.463    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.587 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     9.226    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.722    10.073    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    logic/superatk/cDiv/CLK
    SLICE_X48Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/C
                         clock pessimism              0.298    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.618    logic/superatk/cDiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.547%)  route 0.168ns (47.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.168     1.756    image_handler/vga_sync_unit/x[0]
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  image_handler/vga_sync_unit/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    image_handler/vga_sync_unit/h_count_reg[1]_i_1_n_0
    SLICE_X56Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.121     1.605    image_handler/vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.192%)  route 0.164ns (46.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  image_handler/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.164     1.745    image_handler/vga_sync_unit/y[5]
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  image_handler/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.790    image_handler/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X54Y20         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.120     1.573    image_handler/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/direction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.942%)  route 0.197ns (51.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.553     1.436    keyboard_handler/CLK
    SLICE_X51Y25         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=7, routed)           0.197     1.774    keyboard_handler/keycodev_reg_n_0_[3]
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.048     1.822 r  keyboard_handler/direction[4]_i_2/O
                         net (fo=1, routed)           0.000     1.822    logic/D[4]
    SLICE_X50Y24         FDRE                                         r  logic/direction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.821     1.948    logic/CLK
    SLICE_X50Y24         FDRE                                         r  logic/direction_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.131     1.601    logic/direction_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.608%)  route 0.148ns (41.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  image_handler/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.148     1.760    image_handler/vga_sync_unit/x[4]
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  image_handler/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.805    image_handler/vga_sync_unit/hsync_next
    SLICE_X56Y13         FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120     1.582    image_handler/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/direction_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.542%)  route 0.197ns (51.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.553     1.436    keyboard_handler/CLK
    SLICE_X51Y25         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=7, routed)           0.197     1.774    keyboard_handler/keycodev_reg_n_0_[3]
    SLICE_X50Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  keyboard_handler/direction[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    logic/D[3]
    SLICE_X50Y24         FDRE                                         r  logic/direction_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.821     1.948    logic/CLK
    SLICE_X50Y24         FDRE                                         r  logic/direction_reg[3]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.120     1.590    logic/direction_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.895%)  route 0.135ns (42.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.445    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  image_handler/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.135     1.721    image_handler/vga_sync_unit/x[8]
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  image_handler/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.766    image_handler/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X55Y14         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.092     1.537    image_handler/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.715%)  route 0.136ns (42.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.445    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  image_handler/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.136     1.722    image_handler/vga_sync_unit/x[8]
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  image_handler/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.767    image_handler/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.091     1.536    image_handler/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.476%)  route 0.223ns (54.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.223     1.811    image_handler/vga_sync_unit/x[0]
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  image_handler/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    image_handler/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.121     1.603    image_handler/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  image_handler/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.180     1.766    image_handler/vga_sync_unit/y[2]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.042     1.808 r  image_handler/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    image_handler/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X55Y16         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.957    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.107     1.551    image_handler/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.081%)  route 0.157ns (42.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.560     1.443    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  image_handler/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.157     1.764    image_handler/vga_sync_unit/y[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  image_handler/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    image_handler/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X55Y16         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.957    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.092     1.550    image_handler/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   image_handler/rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   image_handler/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   image_handler/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   image_handler/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   image_handler/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   image_handler/rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   image_handler/vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   image_handler/vga_sync_unit/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   image_handler/rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   image_handler/vga_sync_unit/h_count_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   image_handler/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   image_handler/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   image_handler/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   image_handler/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   image_handler/vga_sync_unit/pixel_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   image_handler/vga_sync_unit/pixel_reg_reg[1]/C



