// Seed: 1418029349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd20,
    parameter id_5  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13[1 : (id_12)],
    id_14,
    id_15,
    id_16[id_12 : id_5+-1],
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  input wire id_15;
  inout wand id_14;
  output logic [7:0] id_13;
  inout wire _id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_1,
      id_18,
      id_19,
      id_2
  );
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
  assign id_14 = -1;
  assign id_7  = $clog2(21);
  ;
endmodule
