// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new400.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new400::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new400::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new400::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new400::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new400::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new400::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new400::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new400::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new400::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_1 = "1";
const sc_lv<25> Conv1DMac_new400::ap_const_lv25_0 = "0000000000000000000000000";
const sc_lv<16> Conv1DMac_new400::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new400::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new400::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new400::ap_const_lv8_0 = "00000000";
const sc_lv<25> Conv1DMac_new400::ap_const_lv25_1000000 = "1000000000000000000000000";
const sc_lv<25> Conv1DMac_new400::ap_const_lv25_1 = "1";
const sc_lv<16> Conv1DMac_new400::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new400::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new400::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new400::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new400::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new400::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new400::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new400::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_C = "1100";
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new400::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new400::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new400::ap_const_lv8_1 = "1";
const sc_lv<32> Conv1DMac_new400::ap_const_lv32_2 = "10";

Conv1DMac_new400::Conv1DMac_new400(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights11_m_weights_3_U = new Conv1DMac_new400_udo("weights11_m_weights_3_U");
    weights11_m_weights_3_U->clk(ap_clk);
    weights11_m_weights_3_U->reset(ap_rst);
    weights11_m_weights_3_U->address0(weights11_m_weights_3_address0);
    weights11_m_weights_3_U->ce0(weights11_m_weights_3_ce0);
    weights11_m_weights_3_U->q0(weights11_m_weights_3_q0);
    weights11_m_weights_2_U = new Conv1DMac_new400_vdy("weights11_m_weights_2_U");
    weights11_m_weights_2_U->clk(ap_clk);
    weights11_m_weights_2_U->reset(ap_rst);
    weights11_m_weights_2_U->address0(weights11_m_weights_2_address0);
    weights11_m_weights_2_U->ce0(weights11_m_weights_2_ce0);
    weights11_m_weights_2_U->q0(weights11_m_weights_2_q0);
    weights11_m_weights_1_U = new Conv1DMac_new400_wdI("weights11_m_weights_1_U");
    weights11_m_weights_1_U->clk(ap_clk);
    weights11_m_weights_1_U->reset(ap_rst);
    weights11_m_weights_1_U->address0(weights11_m_weights_1_address0);
    weights11_m_weights_1_U->ce0(weights11_m_weights_1_ce0);
    weights11_m_weights_1_U->q0(weights11_m_weights_1_q0);
    weights11_m_weights_s_U = new Conv1DMac_new400_xdS("weights11_m_weights_s_U");
    weights11_m_weights_s_U->clk(ap_clk);
    weights11_m_weights_s_U->reset(ap_rst);
    weights11_m_weights_s_U->address0(weights11_m_weights_s_address0);
    weights11_m_weights_s_U->ce0(weights11_m_weights_s_ce0);
    weights11_m_weights_s_U->q0(weights11_m_weights_s_q0);
    computeS3_mux_646yd2_U41 = new computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_U41");
    computeS3_mux_646yd2_U41->din0(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din1(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din2(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din3(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din4(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din5(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din6(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din7(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din8(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din9(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din10(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din11(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din12(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din13(ap_var_for_const1);
    computeS3_mux_646yd2_U41->din14(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din15(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din16(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din17(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din18(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din19(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din20(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din21(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din22(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din23(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din24(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din25(ap_var_for_const2);
    computeS3_mux_646yd2_U41->din26(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din27(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din28(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din29(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din30(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din31(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din32(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din33(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din34(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din35(ap_var_for_const3);
    computeS3_mux_646yd2_U41->din36(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din37(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din38(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din39(ap_var_for_const2);
    computeS3_mux_646yd2_U41->din40(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din41(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din42(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din43(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din44(ap_var_for_const3);
    computeS3_mux_646yd2_U41->din45(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din46(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din47(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din48(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din49(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din50(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din51(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din52(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din53(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din54(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din55(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din56(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din57(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din58(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din59(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din60(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din61(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din62(ap_var_for_const3);
    computeS3_mux_646yd2_U41->din63(ap_var_for_const0);
    computeS3_mux_646yd2_U41->din64(nm_t_mid2_reg_1457_pp0_iter3_reg);
    computeS3_mux_646yd2_U41->dout(tmp_160_fu_851_p66);
    computeS3_mux_646yd2_U42 = new computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_U42");
    computeS3_mux_646yd2_U42->din0(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din1(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din2(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din3(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din4(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din5(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din6(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din7(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din8(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din9(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din10(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din11(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din12(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din13(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din14(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din15(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din16(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din17(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din18(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din19(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din20(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din21(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din22(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din23(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din24(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din25(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din26(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din27(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din28(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din29(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din30(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din31(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din32(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din33(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din34(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din35(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din36(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din37(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din38(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din39(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din40(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din41(ap_var_for_const3);
    computeS3_mux_646yd2_U42->din42(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din43(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din44(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din45(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din46(ap_var_for_const2);
    computeS3_mux_646yd2_U42->din47(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din48(ap_var_for_const3);
    computeS3_mux_646yd2_U42->din49(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din50(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din51(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din52(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din53(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din54(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din55(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din56(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din57(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din58(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din59(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din60(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din61(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din62(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din63(ap_var_for_const0);
    computeS3_mux_646yd2_U42->din64(nm_t_mid2_reg_1457_pp0_iter3_reg);
    computeS3_mux_646yd2_U42->dout(tmp_161_fu_990_p66);
    computeS3_mux_646yd2_U43 = new computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_U43");
    computeS3_mux_646yd2_U43->din0(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din1(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din2(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din3(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din4(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din5(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din6(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din7(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din8(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din9(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din10(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din11(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din12(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din13(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din14(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din15(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din16(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din17(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din18(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din19(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din20(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din21(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din22(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din23(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din24(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din25(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din26(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din27(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din28(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din29(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din30(ap_var_for_const2);
    computeS3_mux_646yd2_U43->din31(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din32(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din33(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din34(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din35(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din36(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din37(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din38(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din39(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din40(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din41(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din42(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din43(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din44(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din45(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din46(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din47(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din48(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din49(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din50(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din51(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din52(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din53(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din54(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din55(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din56(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din57(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din58(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din59(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din60(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din61(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din62(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din63(ap_var_for_const0);
    computeS3_mux_646yd2_U43->din64(nm_t_mid2_reg_1457_pp0_iter3_reg);
    computeS3_mux_646yd2_U43->dout(tmp_162_fu_1129_p66);
    computeS3_mux_646yd2_U44 = new computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_U44");
    computeS3_mux_646yd2_U44->din0(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din1(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din2(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din3(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din4(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din5(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din6(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din7(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din8(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din9(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din10(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din11(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din12(ap_var_for_const3);
    computeS3_mux_646yd2_U44->din13(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din14(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din15(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din16(ap_var_for_const3);
    computeS3_mux_646yd2_U44->din17(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din18(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din19(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din20(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din21(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din22(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din23(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din24(ap_var_for_const3);
    computeS3_mux_646yd2_U44->din25(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din26(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din27(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din28(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din29(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din30(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din31(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din32(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din33(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din34(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din35(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din36(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din37(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din38(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din39(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din40(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din41(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din42(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din43(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din44(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din45(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din46(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din47(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din48(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din49(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din50(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din51(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din52(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din53(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din54(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din55(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din56(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din57(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din58(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din59(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din60(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din61(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din62(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din63(ap_var_for_const0);
    computeS3_mux_646yd2_U44->din64(nm_t_mid2_reg_1457_pp0_iter3_reg);
    computeS3_mux_646yd2_U44->dout(tmp_163_fu_1268_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten_fu_265_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten2_fu_277_p2);
    sensitive << ( indvar_flatten_reg_200 );
    sensitive << ( exitcond_flatten_fu_265_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_265_p2);
    sensitive << ( indvar_flatten2_reg_189 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next1_fu_271_p2);
    sensitive << ( indvar_flatten2_reg_189 );

    SC_METHOD(thread_indvar_flatten_next_fu_409_p3);
    sensitive << ( exitcond_flatten2_fu_277_p2 );
    sensitive << ( indvar_flatten_op_fu_403_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_403_p2);
    sensitive << ( indvar_flatten_reg_200 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_798_p2);
    sensitive << ( macRegisters_0_V_7_fu_108 );
    sensitive << ( tmp1_cast_fu_795_p1 );

    SC_METHOD(thread_macRegisters_1_V_fu_807_p2);
    sensitive << ( macRegisters_1_V_7_fu_112 );
    sensitive << ( tmp2_cast_fu_804_p1 );

    SC_METHOD(thread_macRegisters_2_V_fu_816_p2);
    sensitive << ( macRegisters_2_V_7_fu_116 );
    sensitive << ( tmp3_cast_fu_813_p1 );

    SC_METHOD(thread_macRegisters_3_V_fu_825_p2);
    sensitive << ( macRegisters_3_V_7_fu_120 );
    sensitive << ( tmp4_cast_fu_822_p1 );

    SC_METHOD(thread_nm_2_fu_325_p2);
    sensitive << ( nm_mid_fu_283_p3 );

    SC_METHOD(thread_nm_mid2_fu_373_p3);
    sensitive << ( nm_mid_fu_283_p3 );
    sensitive << ( tmp_237_mid_fu_319_p2 );
    sensitive << ( nm_2_fu_325_p2 );

    SC_METHOD(thread_nm_mid_fu_283_p3);
    sensitive << ( nm_reg_211 );
    sensitive << ( exitcond_flatten2_fu_277_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_365_p3);
    sensitive << ( tmp_237_mid_fu_319_p2 );
    sensitive << ( tmp_991_fu_345_p1 );
    sensitive << ( nm_t_mid_fu_299_p3 );

    SC_METHOD(thread_nm_t_mid_fu_299_p3);
    sensitive << ( tmp_fu_253_p1 );
    sensitive << ( exitcond_flatten2_fu_277_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_307_p2);
    sensitive << ( exitcond_flatten2_fu_277_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( p_Val2_23_3_fu_1401_p2 );
    sensitive << ( p_Val2_23_2_fu_1262_p2 );
    sensitive << ( p_Val2_23_1_fu_1123_p2 );
    sensitive << ( p_Val2_4_fu_984_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_227_reg_1475_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_cast_fu_424_p1);
    sensitive << ( tmp_V_reg_1509 );

    SC_METHOD(thread_p_Val2_1_fu_519_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast_cast_fu_424_p1 );

    SC_METHOD(thread_p_Val2_1_fu_519_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights11_m_weights_7_reg_1519 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_1_fu_519_p2);
    sensitive << ( p_Val2_1_fu_519_p0 );
    sensitive << ( p_Val2_1_fu_519_p1 );

    SC_METHOD(thread_p_Val2_23_1_fu_1123_p2);
    sensitive << ( macRegisters_1_V_fu_807_p2 );
    sensitive << ( tmp_161_fu_990_p66 );

    SC_METHOD(thread_p_Val2_23_2_fu_1262_p2);
    sensitive << ( macRegisters_2_V_fu_816_p2 );
    sensitive << ( tmp_162_fu_1129_p66 );

    SC_METHOD(thread_p_Val2_23_3_fu_1401_p2);
    sensitive << ( macRegisters_3_V_fu_825_p2 );
    sensitive << ( tmp_163_fu_1268_p66 );

    SC_METHOD(thread_p_Val2_2_fu_608_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast_cast_fu_424_p1 );

    SC_METHOD(thread_p_Val2_2_fu_608_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights11_m_weights_9_reg_1524 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_2_fu_608_p2);
    sensitive << ( p_Val2_2_fu_608_p0 );
    sensitive << ( p_Val2_2_fu_608_p1 );

    SC_METHOD(thread_p_Val2_3_fu_697_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast_cast_fu_424_p1 );

    SC_METHOD(thread_p_Val2_3_fu_697_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights11_m_weights_11_reg_1529 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_3_fu_697_p2);
    sensitive << ( p_Val2_3_fu_697_p0 );
    sensitive << ( p_Val2_3_fu_697_p1 );

    SC_METHOD(thread_p_Val2_4_fu_984_p2);
    sensitive << ( macRegisters_0_V_fu_798_p2 );
    sensitive << ( tmp_160_fu_851_p66 );

    SC_METHOD(thread_p_Val2_93_1_cast_fu_543_p1);
    sensitive << ( tmp_997_fu_533_p4 );

    SC_METHOD(thread_p_Val2_93_2_cast_fu_632_p1);
    sensitive << ( tmp_1001_fu_622_p4 );

    SC_METHOD(thread_p_Val2_93_3_cast_fu_721_p1);
    sensitive << ( tmp_1005_fu_711_p4 );

    SC_METHOD(thread_p_Val2_cast_fu_454_p1);
    sensitive << ( tmp_993_fu_444_p4 );

    SC_METHOD(thread_p_Val2_s_fu_430_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast_cast_fu_424_p1 );

    SC_METHOD(thread_p_Val2_s_fu_430_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights11_m_weights_5_reg_1514 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_s_fu_430_p2);
    sensitive << ( p_Val2_s_fu_430_p0 );
    sensitive << ( p_Val2_s_fu_430_p1 );

    SC_METHOD(thread_qb_assign_2_1_fu_589_p2);
    sensitive << ( tmp_279_1_fu_583_p2 );
    sensitive << ( tmp_998_fu_547_p3 );

    SC_METHOD(thread_qb_assign_2_2_fu_678_p2);
    sensitive << ( tmp_279_2_fu_672_p2 );
    sensitive << ( tmp_1002_fu_636_p3 );

    SC_METHOD(thread_qb_assign_2_3_fu_767_p2);
    sensitive << ( tmp_279_3_fu_761_p2 );
    sensitive << ( tmp_1006_fu_725_p3 );

    SC_METHOD(thread_qb_assign_2_fu_500_p2);
    sensitive << ( tmp_213_fu_494_p2 );
    sensitive << ( tmp_994_fu_458_p3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_2_fu_397_p2);
    sensitive << ( sf_mid2_fu_337_p3 );

    SC_METHOD(thread_sf_cast1_fu_381_p1);
    sensitive << ( sf_mid2_fu_337_p3 );

    SC_METHOD(thread_sf_mid2_fu_337_p3);
    sensitive << ( sf_reg_222 );
    sensitive << ( tmp_863_fu_331_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_cast_fu_795_p1);
    sensitive << ( tmp1_reg_1534 );

    SC_METHOD(thread_tmp1_fu_510_p2);
    sensitive << ( p_Val2_cast_fu_454_p1 );
    sensitive << ( tmp_214_cast_fu_506_p1 );

    SC_METHOD(thread_tmp2_cast_fu_804_p1);
    sensitive << ( tmp2_reg_1539 );

    SC_METHOD(thread_tmp2_fu_599_p2);
    sensitive << ( p_Val2_93_1_cast_fu_543_p1 );
    sensitive << ( tmp_280_1_cast_fu_595_p1 );

    SC_METHOD(thread_tmp3_cast_fu_813_p1);
    sensitive << ( tmp3_reg_1544 );

    SC_METHOD(thread_tmp3_fu_688_p2);
    sensitive << ( p_Val2_93_2_cast_fu_632_p1 );
    sensitive << ( tmp_280_2_cast_fu_684_p1 );

    SC_METHOD(thread_tmp4_cast_fu_822_p1);
    sensitive << ( tmp4_reg_1549 );

    SC_METHOD(thread_tmp4_fu_777_p2);
    sensitive << ( p_Val2_93_3_cast_fu_721_p1 );
    sensitive << ( tmp_280_3_cast_fu_773_p1 );

    SC_METHOD(thread_tmp_1000_fu_614_p3);
    sensitive << ( p_Val2_2_fu_608_p2 );

    SC_METHOD(thread_tmp_1001_fu_622_p4);
    sensitive << ( p_Val2_2_fu_608_p2 );

    SC_METHOD(thread_tmp_1002_fu_636_p3);
    sensitive << ( p_Val2_2_fu_608_p2 );

    SC_METHOD(thread_tmp_1003_fu_644_p1);
    sensitive << ( p_Val2_2_fu_608_p2 );

    SC_METHOD(thread_tmp_1004_fu_703_p3);
    sensitive << ( p_Val2_3_fu_697_p2 );

    SC_METHOD(thread_tmp_1005_fu_711_p4);
    sensitive << ( p_Val2_3_fu_697_p2 );

    SC_METHOD(thread_tmp_1006_fu_725_p3);
    sensitive << ( p_Val2_3_fu_697_p2 );

    SC_METHOD(thread_tmp_1007_fu_733_p1);
    sensitive << ( p_Val2_3_fu_697_p2 );

    SC_METHOD(thread_tmp_207_fu_385_p2);
    sensitive << ( tmp_236_mid2_fu_357_p3 );
    sensitive << ( sf_cast1_fu_381_p1 );

    SC_METHOD(thread_tmp_208_fu_417_p1);
    sensitive << ( tmp_207_reg_1470 );

    SC_METHOD(thread_tmp_210_fu_470_p2);
    sensitive << ( tmp_995_fu_466_p1 );
    sensitive << ( tmp_992_fu_436_p3 );

    SC_METHOD(thread_tmp_211_fu_476_p4);
    sensitive << ( p_Val2_s_fu_430_p2 );

    SC_METHOD(thread_tmp_212_fu_486_p3);
    sensitive << ( tmp_211_fu_476_p4 );
    sensitive << ( tmp_210_fu_470_p2 );

    SC_METHOD(thread_tmp_213_fu_494_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_212_fu_486_p3 );

    SC_METHOD(thread_tmp_214_cast_fu_506_p1);
    sensitive << ( qb_assign_2_fu_500_p2 );

    SC_METHOD(thread_tmp_216_fu_559_p2);
    sensitive << ( tmp_999_fu_555_p1 );
    sensitive << ( tmp_996_fu_525_p3 );

    SC_METHOD(thread_tmp_217_fu_565_p4);
    sensitive << ( p_Val2_1_fu_519_p2 );

    SC_METHOD(thread_tmp_218_fu_575_p3);
    sensitive << ( tmp_217_fu_565_p4 );
    sensitive << ( tmp_216_fu_559_p2 );

    SC_METHOD(thread_tmp_220_fu_648_p2);
    sensitive << ( tmp_1003_fu_644_p1 );
    sensitive << ( tmp_1000_fu_614_p3 );

    SC_METHOD(thread_tmp_221_fu_654_p4);
    sensitive << ( p_Val2_2_fu_608_p2 );

    SC_METHOD(thread_tmp_222_fu_664_p3);
    sensitive << ( tmp_221_fu_654_p4 );
    sensitive << ( tmp_220_fu_648_p2 );

    SC_METHOD(thread_tmp_224_fu_737_p2);
    sensitive << ( tmp_1007_fu_733_p1 );
    sensitive << ( tmp_1004_fu_703_p3 );

    SC_METHOD(thread_tmp_225_fu_743_p4);
    sensitive << ( p_Val2_3_fu_697_p2 );

    SC_METHOD(thread_tmp_226_fu_753_p3);
    sensitive << ( tmp_225_fu_743_p4 );
    sensitive << ( tmp_224_fu_737_p2 );

    SC_METHOD(thread_tmp_227_fu_391_p2);
    sensitive << ( exitcond_flatten_fu_265_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_337_p3 );

    SC_METHOD(thread_tmp_236_mid1_fu_349_p3);
    sensitive << ( tmp_991_fu_345_p1 );

    SC_METHOD(thread_tmp_236_mid2_fu_357_p3);
    sensitive << ( tmp_237_mid_fu_319_p2 );
    sensitive << ( tmp_236_mid1_fu_349_p3 );
    sensitive << ( tmp_236_mid_fu_291_p3 );

    SC_METHOD(thread_tmp_236_mid_fu_291_p3);
    sensitive << ( exitcond_flatten2_fu_277_p2 );
    sensitive << ( tmp_s_fu_257_p3 );

    SC_METHOD(thread_tmp_237_mid_fu_319_p2);
    sensitive << ( tmp_887_fu_313_p2 );
    sensitive << ( not_exitcond_flatten_fu_307_p2 );

    SC_METHOD(thread_tmp_279_1_fu_583_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_218_fu_575_p3 );

    SC_METHOD(thread_tmp_279_2_fu_672_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_222_fu_664_p3 );

    SC_METHOD(thread_tmp_279_3_fu_761_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_1448_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_226_fu_753_p3 );

    SC_METHOD(thread_tmp_280_1_cast_fu_595_p1);
    sensitive << ( qb_assign_2_1_fu_589_p2 );

    SC_METHOD(thread_tmp_280_2_cast_fu_684_p1);
    sensitive << ( qb_assign_2_2_fu_678_p2 );

    SC_METHOD(thread_tmp_280_3_cast_fu_773_p1);
    sensitive << ( qb_assign_2_3_fu_767_p2 );

    SC_METHOD(thread_tmp_863_fu_331_p2);
    sensitive << ( exitcond_flatten2_fu_277_p2 );
    sensitive << ( tmp_237_mid_fu_319_p2 );

    SC_METHOD(thread_tmp_887_fu_313_p2);
    sensitive << ( sf_reg_222 );
    sensitive << ( exitcond_flatten_fu_265_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_991_fu_345_p1);
    sensitive << ( nm_2_fu_325_p2 );

    SC_METHOD(thread_tmp_992_fu_436_p3);
    sensitive << ( p_Val2_s_fu_430_p2 );

    SC_METHOD(thread_tmp_993_fu_444_p4);
    sensitive << ( p_Val2_s_fu_430_p2 );

    SC_METHOD(thread_tmp_994_fu_458_p3);
    sensitive << ( p_Val2_s_fu_430_p2 );

    SC_METHOD(thread_tmp_995_fu_466_p1);
    sensitive << ( p_Val2_s_fu_430_p2 );

    SC_METHOD(thread_tmp_996_fu_525_p3);
    sensitive << ( p_Val2_1_fu_519_p2 );

    SC_METHOD(thread_tmp_997_fu_533_p4);
    sensitive << ( p_Val2_1_fu_519_p2 );

    SC_METHOD(thread_tmp_998_fu_547_p3);
    sensitive << ( p_Val2_1_fu_519_p2 );

    SC_METHOD(thread_tmp_999_fu_555_p1);
    sensitive << ( p_Val2_1_fu_519_p2 );

    SC_METHOD(thread_tmp_fu_253_p1);
    sensitive << ( nm_reg_211 );

    SC_METHOD(thread_tmp_s_fu_257_p3);
    sensitive << ( tmp_fu_253_p1 );

    SC_METHOD(thread_weights11_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_208_fu_417_p1 );

    SC_METHOD(thread_weights11_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights11_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_208_fu_417_p1 );

    SC_METHOD(thread_weights11_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights11_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_208_fu_417_p1 );

    SC_METHOD(thread_weights11_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights11_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_208_fu_417_p1 );

    SC_METHOD(thread_weights11_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten_fu_265_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new400_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights11_m_weights_3_address0, "weights11_m_weights_3_address0");
    sc_trace(mVcdFile, weights11_m_weights_3_ce0, "weights11_m_weights_3_ce0");
    sc_trace(mVcdFile, weights11_m_weights_3_q0, "weights11_m_weights_3_q0");
    sc_trace(mVcdFile, weights11_m_weights_2_address0, "weights11_m_weights_2_address0");
    sc_trace(mVcdFile, weights11_m_weights_2_ce0, "weights11_m_weights_2_ce0");
    sc_trace(mVcdFile, weights11_m_weights_2_q0, "weights11_m_weights_2_q0");
    sc_trace(mVcdFile, weights11_m_weights_1_address0, "weights11_m_weights_1_address0");
    sc_trace(mVcdFile, weights11_m_weights_1_ce0, "weights11_m_weights_1_ce0");
    sc_trace(mVcdFile, weights11_m_weights_1_q0, "weights11_m_weights_1_q0");
    sc_trace(mVcdFile, weights11_m_weights_s_address0, "weights11_m_weights_s_address0");
    sc_trace(mVcdFile, weights11_m_weights_s_ce0, "weights11_m_weights_s_ce0");
    sc_trace(mVcdFile, weights11_m_weights_s_q0, "weights11_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten_reg_1448, "exitcond_flatten_reg_1448");
    sc_trace(mVcdFile, exitcond_flatten_reg_1448_pp0_iter1_reg, "exitcond_flatten_reg_1448_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_227_reg_1475, "tmp_227_reg_1475");
    sc_trace(mVcdFile, tmp_227_reg_1475_pp0_iter3_reg, "tmp_227_reg_1475_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten2_reg_189, "indvar_flatten2_reg_189");
    sc_trace(mVcdFile, indvar_flatten_reg_200, "indvar_flatten_reg_200");
    sc_trace(mVcdFile, nm_reg_211, "nm_reg_211");
    sc_trace(mVcdFile, sf_reg_222, "sf_reg_222");
    sc_trace(mVcdFile, exitcond_flatten_fu_265_p2, "exitcond_flatten_fu_265_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten_reg_1448_pp0_iter2_reg, "exitcond_flatten_reg_1448_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_271_p2, "indvar_flatten_next1_fu_271_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_365_p3, "nm_t_mid2_fu_365_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1457, "nm_t_mid2_reg_1457");
    sc_trace(mVcdFile, nm_t_mid2_reg_1457_pp0_iter1_reg, "nm_t_mid2_reg_1457_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1457_pp0_iter2_reg, "nm_t_mid2_reg_1457_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1457_pp0_iter3_reg, "nm_t_mid2_reg_1457_pp0_iter3_reg");
    sc_trace(mVcdFile, nm_mid2_fu_373_p3, "nm_mid2_fu_373_p3");
    sc_trace(mVcdFile, tmp_207_fu_385_p2, "tmp_207_fu_385_p2");
    sc_trace(mVcdFile, tmp_207_reg_1470, "tmp_207_reg_1470");
    sc_trace(mVcdFile, tmp_227_fu_391_p2, "tmp_227_fu_391_p2");
    sc_trace(mVcdFile, tmp_227_reg_1475_pp0_iter1_reg, "tmp_227_reg_1475_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_227_reg_1475_pp0_iter2_reg, "tmp_227_reg_1475_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_2_fu_397_p2, "sf_2_fu_397_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_409_p3, "indvar_flatten_next_fu_409_p3");
    sc_trace(mVcdFile, tmp_V_reg_1509, "tmp_V_reg_1509");
    sc_trace(mVcdFile, weights11_m_weights_5_reg_1514, "weights11_m_weights_5_reg_1514");
    sc_trace(mVcdFile, weights11_m_weights_7_reg_1519, "weights11_m_weights_7_reg_1519");
    sc_trace(mVcdFile, weights11_m_weights_9_reg_1524, "weights11_m_weights_9_reg_1524");
    sc_trace(mVcdFile, weights11_m_weights_11_reg_1529, "weights11_m_weights_11_reg_1529");
    sc_trace(mVcdFile, tmp1_fu_510_p2, "tmp1_fu_510_p2");
    sc_trace(mVcdFile, tmp1_reg_1534, "tmp1_reg_1534");
    sc_trace(mVcdFile, tmp2_fu_599_p2, "tmp2_fu_599_p2");
    sc_trace(mVcdFile, tmp2_reg_1539, "tmp2_reg_1539");
    sc_trace(mVcdFile, tmp3_fu_688_p2, "tmp3_fu_688_p2");
    sc_trace(mVcdFile, tmp3_reg_1544, "tmp3_reg_1544");
    sc_trace(mVcdFile, tmp4_fu_777_p2, "tmp4_fu_777_p2");
    sc_trace(mVcdFile, tmp4_reg_1549, "tmp4_reg_1549");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_208_fu_417_p1, "tmp_208_fu_417_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_7_fu_108, "macRegisters_0_V_7_fu_108");
    sc_trace(mVcdFile, macRegisters_0_V_fu_798_p2, "macRegisters_0_V_fu_798_p2");
    sc_trace(mVcdFile, macRegisters_1_V_7_fu_112, "macRegisters_1_V_7_fu_112");
    sc_trace(mVcdFile, macRegisters_1_V_fu_807_p2, "macRegisters_1_V_fu_807_p2");
    sc_trace(mVcdFile, macRegisters_2_V_7_fu_116, "macRegisters_2_V_7_fu_116");
    sc_trace(mVcdFile, macRegisters_2_V_fu_816_p2, "macRegisters_2_V_fu_816_p2");
    sc_trace(mVcdFile, macRegisters_3_V_7_fu_120, "macRegisters_3_V_7_fu_120");
    sc_trace(mVcdFile, macRegisters_3_V_fu_825_p2, "macRegisters_3_V_fu_825_p2");
    sc_trace(mVcdFile, tmp_fu_253_p1, "tmp_fu_253_p1");
    sc_trace(mVcdFile, exitcond_flatten2_fu_277_p2, "exitcond_flatten2_fu_277_p2");
    sc_trace(mVcdFile, tmp_s_fu_257_p3, "tmp_s_fu_257_p3");
    sc_trace(mVcdFile, tmp_887_fu_313_p2, "tmp_887_fu_313_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_307_p2, "not_exitcond_flatten_fu_307_p2");
    sc_trace(mVcdFile, nm_mid_fu_283_p3, "nm_mid_fu_283_p3");
    sc_trace(mVcdFile, tmp_237_mid_fu_319_p2, "tmp_237_mid_fu_319_p2");
    sc_trace(mVcdFile, tmp_863_fu_331_p2, "tmp_863_fu_331_p2");
    sc_trace(mVcdFile, nm_2_fu_325_p2, "nm_2_fu_325_p2");
    sc_trace(mVcdFile, tmp_991_fu_345_p1, "tmp_991_fu_345_p1");
    sc_trace(mVcdFile, tmp_236_mid1_fu_349_p3, "tmp_236_mid1_fu_349_p3");
    sc_trace(mVcdFile, tmp_236_mid_fu_291_p3, "tmp_236_mid_fu_291_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_299_p3, "nm_t_mid_fu_299_p3");
    sc_trace(mVcdFile, sf_mid2_fu_337_p3, "sf_mid2_fu_337_p3");
    sc_trace(mVcdFile, tmp_236_mid2_fu_357_p3, "tmp_236_mid2_fu_357_p3");
    sc_trace(mVcdFile, sf_cast1_fu_381_p1, "sf_cast1_fu_381_p1");
    sc_trace(mVcdFile, indvar_flatten_op_fu_403_p2, "indvar_flatten_op_fu_403_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_430_p0, "p_Val2_s_fu_430_p0");
    sc_trace(mVcdFile, p_08_cast_cast_fu_424_p1, "p_08_cast_cast_fu_424_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_430_p1, "p_Val2_s_fu_430_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_430_p2, "p_Val2_s_fu_430_p2");
    sc_trace(mVcdFile, tmp_993_fu_444_p4, "tmp_993_fu_444_p4");
    sc_trace(mVcdFile, tmp_995_fu_466_p1, "tmp_995_fu_466_p1");
    sc_trace(mVcdFile, tmp_992_fu_436_p3, "tmp_992_fu_436_p3");
    sc_trace(mVcdFile, tmp_211_fu_476_p4, "tmp_211_fu_476_p4");
    sc_trace(mVcdFile, tmp_210_fu_470_p2, "tmp_210_fu_470_p2");
    sc_trace(mVcdFile, tmp_212_fu_486_p3, "tmp_212_fu_486_p3");
    sc_trace(mVcdFile, tmp_213_fu_494_p2, "tmp_213_fu_494_p2");
    sc_trace(mVcdFile, tmp_994_fu_458_p3, "tmp_994_fu_458_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_500_p2, "qb_assign_2_fu_500_p2");
    sc_trace(mVcdFile, p_Val2_cast_fu_454_p1, "p_Val2_cast_fu_454_p1");
    sc_trace(mVcdFile, tmp_214_cast_fu_506_p1, "tmp_214_cast_fu_506_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_519_p0, "p_Val2_1_fu_519_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_519_p1, "p_Val2_1_fu_519_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_519_p2, "p_Val2_1_fu_519_p2");
    sc_trace(mVcdFile, tmp_997_fu_533_p4, "tmp_997_fu_533_p4");
    sc_trace(mVcdFile, tmp_999_fu_555_p1, "tmp_999_fu_555_p1");
    sc_trace(mVcdFile, tmp_996_fu_525_p3, "tmp_996_fu_525_p3");
    sc_trace(mVcdFile, tmp_217_fu_565_p4, "tmp_217_fu_565_p4");
    sc_trace(mVcdFile, tmp_216_fu_559_p2, "tmp_216_fu_559_p2");
    sc_trace(mVcdFile, tmp_218_fu_575_p3, "tmp_218_fu_575_p3");
    sc_trace(mVcdFile, tmp_279_1_fu_583_p2, "tmp_279_1_fu_583_p2");
    sc_trace(mVcdFile, tmp_998_fu_547_p3, "tmp_998_fu_547_p3");
    sc_trace(mVcdFile, qb_assign_2_1_fu_589_p2, "qb_assign_2_1_fu_589_p2");
    sc_trace(mVcdFile, p_Val2_93_1_cast_fu_543_p1, "p_Val2_93_1_cast_fu_543_p1");
    sc_trace(mVcdFile, tmp_280_1_cast_fu_595_p1, "tmp_280_1_cast_fu_595_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_608_p0, "p_Val2_2_fu_608_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_608_p1, "p_Val2_2_fu_608_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_608_p2, "p_Val2_2_fu_608_p2");
    sc_trace(mVcdFile, tmp_1001_fu_622_p4, "tmp_1001_fu_622_p4");
    sc_trace(mVcdFile, tmp_1003_fu_644_p1, "tmp_1003_fu_644_p1");
    sc_trace(mVcdFile, tmp_1000_fu_614_p3, "tmp_1000_fu_614_p3");
    sc_trace(mVcdFile, tmp_221_fu_654_p4, "tmp_221_fu_654_p4");
    sc_trace(mVcdFile, tmp_220_fu_648_p2, "tmp_220_fu_648_p2");
    sc_trace(mVcdFile, tmp_222_fu_664_p3, "tmp_222_fu_664_p3");
    sc_trace(mVcdFile, tmp_279_2_fu_672_p2, "tmp_279_2_fu_672_p2");
    sc_trace(mVcdFile, tmp_1002_fu_636_p3, "tmp_1002_fu_636_p3");
    sc_trace(mVcdFile, qb_assign_2_2_fu_678_p2, "qb_assign_2_2_fu_678_p2");
    sc_trace(mVcdFile, p_Val2_93_2_cast_fu_632_p1, "p_Val2_93_2_cast_fu_632_p1");
    sc_trace(mVcdFile, tmp_280_2_cast_fu_684_p1, "tmp_280_2_cast_fu_684_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_697_p0, "p_Val2_3_fu_697_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_697_p1, "p_Val2_3_fu_697_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_697_p2, "p_Val2_3_fu_697_p2");
    sc_trace(mVcdFile, tmp_1005_fu_711_p4, "tmp_1005_fu_711_p4");
    sc_trace(mVcdFile, tmp_1007_fu_733_p1, "tmp_1007_fu_733_p1");
    sc_trace(mVcdFile, tmp_1004_fu_703_p3, "tmp_1004_fu_703_p3");
    sc_trace(mVcdFile, tmp_225_fu_743_p4, "tmp_225_fu_743_p4");
    sc_trace(mVcdFile, tmp_224_fu_737_p2, "tmp_224_fu_737_p2");
    sc_trace(mVcdFile, tmp_226_fu_753_p3, "tmp_226_fu_753_p3");
    sc_trace(mVcdFile, tmp_279_3_fu_761_p2, "tmp_279_3_fu_761_p2");
    sc_trace(mVcdFile, tmp_1006_fu_725_p3, "tmp_1006_fu_725_p3");
    sc_trace(mVcdFile, qb_assign_2_3_fu_767_p2, "qb_assign_2_3_fu_767_p2");
    sc_trace(mVcdFile, p_Val2_93_3_cast_fu_721_p1, "p_Val2_93_3_cast_fu_721_p1");
    sc_trace(mVcdFile, tmp_280_3_cast_fu_773_p1, "tmp_280_3_cast_fu_773_p1");
    sc_trace(mVcdFile, tmp1_cast_fu_795_p1, "tmp1_cast_fu_795_p1");
    sc_trace(mVcdFile, tmp2_cast_fu_804_p1, "tmp2_cast_fu_804_p1");
    sc_trace(mVcdFile, tmp3_cast_fu_813_p1, "tmp3_cast_fu_813_p1");
    sc_trace(mVcdFile, tmp4_cast_fu_822_p1, "tmp4_cast_fu_822_p1");
    sc_trace(mVcdFile, tmp_160_fu_851_p66, "tmp_160_fu_851_p66");
    sc_trace(mVcdFile, tmp_161_fu_990_p66, "tmp_161_fu_990_p66");
    sc_trace(mVcdFile, tmp_162_fu_1129_p66, "tmp_162_fu_1129_p66");
    sc_trace(mVcdFile, tmp_163_fu_1268_p66, "tmp_163_fu_1268_p66");
    sc_trace(mVcdFile, p_Val2_23_3_fu_1401_p2, "p_Val2_23_3_fu_1401_p2");
    sc_trace(mVcdFile, p_Val2_23_2_fu_1262_p2, "p_Val2_23_2_fu_1262_p2");
    sc_trace(mVcdFile, p_Val2_23_1_fu_1123_p2, "p_Val2_23_1_fu_1123_p2");
    sc_trace(mVcdFile, p_Val2_4_fu_984_p2, "p_Val2_4_fu_984_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new400::~Conv1DMac_new400() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights11_m_weights_3_U;
    delete weights11_m_weights_2_U;
    delete weights11_m_weights_1_U;
    delete weights11_m_weights_s_U;
    delete computeS3_mux_646yd2_U41;
    delete computeS3_mux_646yd2_U42;
    delete computeS3_mux_646yd2_U43;
    delete computeS3_mux_646yd2_U44;
}

void Conv1DMac_new400::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new400::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_FE;
}

void Conv1DMac_new400::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_FF;
}

void Conv1DMac_new400::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_1;
}

void Conv1DMac_new400::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_265_p2.read()))) {
        indvar_flatten2_reg_189 = indvar_flatten_next1_fu_271_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten2_reg_189 = ap_const_lv25_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_265_p2.read()))) {
        indvar_flatten_reg_200 = indvar_flatten_next_fu_409_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_200 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_227_reg_1475_pp0_iter3_reg.read()))) {
        macRegisters_0_V_7_fu_108 = macRegisters_0_V_fu_798_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_7_fu_108 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_227_reg_1475_pp0_iter3_reg.read()))) {
        macRegisters_1_V_7_fu_112 = macRegisters_1_V_fu_807_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_7_fu_112 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_227_reg_1475_pp0_iter3_reg.read()))) {
        macRegisters_2_V_7_fu_116 = macRegisters_2_V_fu_816_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_7_fu_116 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_227_reg_1475_pp0_iter3_reg.read()))) {
        macRegisters_3_V_7_fu_120 = macRegisters_3_V_fu_825_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_3_V_7_fu_120 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_265_p2.read()))) {
        nm_reg_211 = nm_mid2_fu_373_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_211 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_265_p2.read()))) {
        sf_reg_222 = sf_2_fu_397_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_222 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1448 = exitcond_flatten_fu_265_p2.read();
        exitcond_flatten_reg_1448_pp0_iter1_reg = exitcond_flatten_reg_1448.read();
        nm_t_mid2_reg_1457_pp0_iter1_reg = nm_t_mid2_reg_1457.read();
        tmp_227_reg_1475_pp0_iter1_reg = tmp_227_reg_1475.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        exitcond_flatten_reg_1448_pp0_iter2_reg = exitcond_flatten_reg_1448_pp0_iter1_reg.read();
        nm_t_mid2_reg_1457_pp0_iter2_reg = nm_t_mid2_reg_1457_pp0_iter1_reg.read();
        nm_t_mid2_reg_1457_pp0_iter3_reg = nm_t_mid2_reg_1457_pp0_iter2_reg.read();
        tmp_227_reg_1475_pp0_iter2_reg = tmp_227_reg_1475_pp0_iter1_reg.read();
        tmp_227_reg_1475_pp0_iter3_reg = tmp_227_reg_1475_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_265_p2.read()))) {
        nm_t_mid2_reg_1457 = nm_t_mid2_fu_365_p3.read();
        tmp_207_reg_1470 = tmp_207_fu_385_p2.read();
        tmp_227_reg_1475 = tmp_227_fu_391_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1448_pp0_iter2_reg.read()))) {
        tmp1_reg_1534 = tmp1_fu_510_p2.read();
        tmp2_reg_1539 = tmp2_fu_599_p2.read();
        tmp3_reg_1544 = tmp3_fu_688_p2.read();
        tmp4_reg_1549 = tmp4_fu_777_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_reg_1509 = in_V_V_dout.read();
        weights11_m_weights_11_reg_1529 = weights11_m_weights_s_q0.read();
        weights11_m_weights_5_reg_1514 = weights11_m_weights_3_q0.read();
        weights11_m_weights_7_reg_1519 = weights11_m_weights_2_q0.read();
        weights11_m_weights_9_reg_1524 = weights11_m_weights_1_q0.read();
    }
}

void Conv1DMac_new400::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new400::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new400::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new400::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new400::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new400::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new400::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new400::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new400::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new400::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new400::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new400::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new400::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new400::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten_fu_265_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new400::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new400::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new400::thread_exitcond_flatten2_fu_277_p2() {
    exitcond_flatten2_fu_277_p2 = (!indvar_flatten_reg_200.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_200.read() == ap_const_lv16_4000);
}

void Conv1DMac_new400::thread_exitcond_flatten_fu_265_p2() {
    exitcond_flatten_fu_265_p2 = (!indvar_flatten2_reg_189.read().is_01() || !ap_const_lv25_1000000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten2_reg_189.read() == ap_const_lv25_1000000);
}

void Conv1DMac_new400::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new400::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1448_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_indvar_flatten_next1_fu_271_p2() {
    indvar_flatten_next1_fu_271_p2 = (!ap_const_lv25_1.is_01() || !indvar_flatten2_reg_189.read().is_01())? sc_lv<25>(): (sc_biguint<25>(ap_const_lv25_1) + sc_biguint<25>(indvar_flatten2_reg_189.read()));
}

void Conv1DMac_new400::thread_indvar_flatten_next_fu_409_p3() {
    indvar_flatten_next_fu_409_p3 = (!exitcond_flatten2_fu_277_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten2_fu_277_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_403_p2.read());
}

void Conv1DMac_new400::thread_indvar_flatten_op_fu_403_p2() {
    indvar_flatten_op_fu_403_p2 = (!indvar_flatten_reg_200.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_200.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new400::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_macRegisters_0_V_fu_798_p2() {
    macRegisters_0_V_fu_798_p2 = (!tmp1_cast_fu_795_p1.read().is_01() || !macRegisters_0_V_7_fu_108.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp1_cast_fu_795_p1.read()) + sc_biguint<8>(macRegisters_0_V_7_fu_108.read()));
}

void Conv1DMac_new400::thread_macRegisters_1_V_fu_807_p2() {
    macRegisters_1_V_fu_807_p2 = (!tmp2_cast_fu_804_p1.read().is_01() || !macRegisters_1_V_7_fu_112.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp2_cast_fu_804_p1.read()) + sc_biguint<8>(macRegisters_1_V_7_fu_112.read()));
}

void Conv1DMac_new400::thread_macRegisters_2_V_fu_816_p2() {
    macRegisters_2_V_fu_816_p2 = (!tmp3_cast_fu_813_p1.read().is_01() || !macRegisters_2_V_7_fu_116.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp3_cast_fu_813_p1.read()) + sc_biguint<8>(macRegisters_2_V_7_fu_116.read()));
}

void Conv1DMac_new400::thread_macRegisters_3_V_fu_825_p2() {
    macRegisters_3_V_fu_825_p2 = (!tmp4_cast_fu_822_p1.read().is_01() || !macRegisters_3_V_7_fu_120.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp4_cast_fu_822_p1.read()) + sc_biguint<8>(macRegisters_3_V_7_fu_120.read()));
}

void Conv1DMac_new400::thread_nm_2_fu_325_p2() {
    nm_2_fu_325_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_283_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_283_p3.read()));
}

void Conv1DMac_new400::thread_nm_mid2_fu_373_p3() {
    nm_mid2_fu_373_p3 = (!tmp_237_mid_fu_319_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_237_mid_fu_319_p2.read()[0].to_bool())? nm_2_fu_325_p2.read(): nm_mid_fu_283_p3.read());
}

void Conv1DMac_new400::thread_nm_mid_fu_283_p3() {
    nm_mid_fu_283_p3 = (!exitcond_flatten2_fu_277_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten2_fu_277_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_211.read());
}

void Conv1DMac_new400::thread_nm_t_mid2_fu_365_p3() {
    nm_t_mid2_fu_365_p3 = (!tmp_237_mid_fu_319_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_237_mid_fu_319_p2.read()[0].to_bool())? tmp_991_fu_345_p1.read(): nm_t_mid_fu_299_p3.read());
}

void Conv1DMac_new400::thread_nm_t_mid_fu_299_p3() {
    nm_t_mid_fu_299_p3 = (!exitcond_flatten2_fu_277_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten2_fu_277_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_253_p1.read());
}

void Conv1DMac_new400::thread_not_exitcond_flatten_fu_307_p2() {
    not_exitcond_flatten_fu_307_p2 = (exitcond_flatten2_fu_277_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new400::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new400::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_23_3_fu_1401_p2.read(), p_Val2_23_2_fu_1262_p2.read()), p_Val2_23_1_fu_1123_p2.read()), p_Val2_4_fu_984_p2.read());
}

void Conv1DMac_new400::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_227_reg_1475_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_p_08_cast_cast_fu_424_p1() {
    p_08_cast_cast_fu_424_p1 = esl_sext<13,8>(tmp_V_reg_1509.read());
}

void Conv1DMac_new400::thread_p_Val2_1_fu_519_p0() {
    p_Val2_1_fu_519_p0 =  (sc_lv<8>) (p_08_cast_cast_fu_424_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_1_fu_519_p1() {
    p_Val2_1_fu_519_p1 = weights11_m_weights_7_reg_1519.read();
}

void Conv1DMac_new400::thread_p_Val2_1_fu_519_p2() {
    p_Val2_1_fu_519_p2 = (!p_Val2_1_fu_519_p0.read().is_01() || !p_Val2_1_fu_519_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_1_fu_519_p0.read()) * sc_bigint<5>(p_Val2_1_fu_519_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_23_1_fu_1123_p2() {
    p_Val2_23_1_fu_1123_p2 = (!macRegisters_1_V_fu_807_p2.read().is_01() || !tmp_161_fu_990_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_807_p2.read()) + sc_biguint<8>(tmp_161_fu_990_p66.read()));
}

void Conv1DMac_new400::thread_p_Val2_23_2_fu_1262_p2() {
    p_Val2_23_2_fu_1262_p2 = (!macRegisters_2_V_fu_816_p2.read().is_01() || !tmp_162_fu_1129_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_816_p2.read()) + sc_biguint<8>(tmp_162_fu_1129_p66.read()));
}

void Conv1DMac_new400::thread_p_Val2_23_3_fu_1401_p2() {
    p_Val2_23_3_fu_1401_p2 = (!macRegisters_3_V_fu_825_p2.read().is_01() || !tmp_163_fu_1268_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_825_p2.read()) + sc_biguint<8>(tmp_163_fu_1268_p66.read()));
}

void Conv1DMac_new400::thread_p_Val2_2_fu_608_p0() {
    p_Val2_2_fu_608_p0 =  (sc_lv<8>) (p_08_cast_cast_fu_424_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_2_fu_608_p1() {
    p_Val2_2_fu_608_p1 = weights11_m_weights_9_reg_1524.read();
}

void Conv1DMac_new400::thread_p_Val2_2_fu_608_p2() {
    p_Val2_2_fu_608_p2 = (!p_Val2_2_fu_608_p0.read().is_01() || !p_Val2_2_fu_608_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_2_fu_608_p0.read()) * sc_bigint<5>(p_Val2_2_fu_608_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_3_fu_697_p0() {
    p_Val2_3_fu_697_p0 =  (sc_lv<8>) (p_08_cast_cast_fu_424_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_3_fu_697_p1() {
    p_Val2_3_fu_697_p1 = weights11_m_weights_11_reg_1529.read();
}

void Conv1DMac_new400::thread_p_Val2_3_fu_697_p2() {
    p_Val2_3_fu_697_p2 = (!p_Val2_3_fu_697_p0.read().is_01() || !p_Val2_3_fu_697_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_3_fu_697_p0.read()) * sc_bigint<5>(p_Val2_3_fu_697_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_4_fu_984_p2() {
    p_Val2_4_fu_984_p2 = (!macRegisters_0_V_fu_798_p2.read().is_01() || !tmp_160_fu_851_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_798_p2.read()) + sc_biguint<8>(tmp_160_fu_851_p66.read()));
}

void Conv1DMac_new400::thread_p_Val2_93_1_cast_fu_543_p1() {
    p_Val2_93_1_cast_fu_543_p1 = esl_sext<7,6>(tmp_997_fu_533_p4.read());
}

void Conv1DMac_new400::thread_p_Val2_93_2_cast_fu_632_p1() {
    p_Val2_93_2_cast_fu_632_p1 = esl_sext<7,6>(tmp_1001_fu_622_p4.read());
}

void Conv1DMac_new400::thread_p_Val2_93_3_cast_fu_721_p1() {
    p_Val2_93_3_cast_fu_721_p1 = esl_sext<7,6>(tmp_1005_fu_711_p4.read());
}

void Conv1DMac_new400::thread_p_Val2_cast_fu_454_p1() {
    p_Val2_cast_fu_454_p1 = esl_sext<7,6>(tmp_993_fu_444_p4.read());
}

void Conv1DMac_new400::thread_p_Val2_s_fu_430_p0() {
    p_Val2_s_fu_430_p0 =  (sc_lv<8>) (p_08_cast_cast_fu_424_p1.read());
}

void Conv1DMac_new400::thread_p_Val2_s_fu_430_p1() {
    p_Val2_s_fu_430_p1 = weights11_m_weights_5_reg_1514.read();
}

void Conv1DMac_new400::thread_p_Val2_s_fu_430_p2() {
    p_Val2_s_fu_430_p2 = (!p_Val2_s_fu_430_p0.read().is_01() || !p_Val2_s_fu_430_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_s_fu_430_p0.read()) * sc_bigint<5>(p_Val2_s_fu_430_p1.read());
}

void Conv1DMac_new400::thread_qb_assign_2_1_fu_589_p2() {
    qb_assign_2_1_fu_589_p2 = (tmp_279_1_fu_583_p2.read() & tmp_998_fu_547_p3.read());
}

void Conv1DMac_new400::thread_qb_assign_2_2_fu_678_p2() {
    qb_assign_2_2_fu_678_p2 = (tmp_279_2_fu_672_p2.read() & tmp_1002_fu_636_p3.read());
}

void Conv1DMac_new400::thread_qb_assign_2_3_fu_767_p2() {
    qb_assign_2_3_fu_767_p2 = (tmp_279_3_fu_761_p2.read() & tmp_1006_fu_725_p3.read());
}

void Conv1DMac_new400::thread_qb_assign_2_fu_500_p2() {
    qb_assign_2_fu_500_p2 = (tmp_213_fu_494_p2.read() & tmp_994_fu_458_p3.read());
}

void Conv1DMac_new400::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new400::thread_sf_2_fu_397_p2() {
    sf_2_fu_397_p2 = (!sf_mid2_fu_337_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_337_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new400::thread_sf_cast1_fu_381_p1() {
    sf_cast1_fu_381_p1 = esl_zext<14,9>(sf_mid2_fu_337_p3.read());
}

void Conv1DMac_new400::thread_sf_mid2_fu_337_p3() {
    sf_mid2_fu_337_p3 = (!tmp_863_fu_331_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_863_fu_331_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_222.read());
}

void Conv1DMac_new400::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new400::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_tmp1_cast_fu_795_p1() {
    tmp1_cast_fu_795_p1 = esl_sext<8,7>(tmp1_reg_1534.read());
}

void Conv1DMac_new400::thread_tmp1_fu_510_p2() {
    tmp1_fu_510_p2 = (!p_Val2_cast_fu_454_p1.read().is_01() || !tmp_214_cast_fu_506_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_cast_fu_454_p1.read()) + sc_biguint<7>(tmp_214_cast_fu_506_p1.read()));
}

void Conv1DMac_new400::thread_tmp2_cast_fu_804_p1() {
    tmp2_cast_fu_804_p1 = esl_sext<8,7>(tmp2_reg_1539.read());
}

void Conv1DMac_new400::thread_tmp2_fu_599_p2() {
    tmp2_fu_599_p2 = (!p_Val2_93_1_cast_fu_543_p1.read().is_01() || !tmp_280_1_cast_fu_595_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_93_1_cast_fu_543_p1.read()) + sc_biguint<7>(tmp_280_1_cast_fu_595_p1.read()));
}

void Conv1DMac_new400::thread_tmp3_cast_fu_813_p1() {
    tmp3_cast_fu_813_p1 = esl_sext<8,7>(tmp3_reg_1544.read());
}

void Conv1DMac_new400::thread_tmp3_fu_688_p2() {
    tmp3_fu_688_p2 = (!p_Val2_93_2_cast_fu_632_p1.read().is_01() || !tmp_280_2_cast_fu_684_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_93_2_cast_fu_632_p1.read()) + sc_biguint<7>(tmp_280_2_cast_fu_684_p1.read()));
}

void Conv1DMac_new400::thread_tmp4_cast_fu_822_p1() {
    tmp4_cast_fu_822_p1 = esl_sext<8,7>(tmp4_reg_1549.read());
}

void Conv1DMac_new400::thread_tmp4_fu_777_p2() {
    tmp4_fu_777_p2 = (!p_Val2_93_3_cast_fu_721_p1.read().is_01() || !tmp_280_3_cast_fu_773_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_93_3_cast_fu_721_p1.read()) + sc_biguint<7>(tmp_280_3_cast_fu_773_p1.read()));
}

void Conv1DMac_new400::thread_tmp_1000_fu_614_p3() {
    tmp_1000_fu_614_p3 = p_Val2_2_fu_608_p2.read().range(12, 12);
}

void Conv1DMac_new400::thread_tmp_1001_fu_622_p4() {
    tmp_1001_fu_622_p4 = p_Val2_2_fu_608_p2.read().range(12, 7);
}

void Conv1DMac_new400::thread_tmp_1002_fu_636_p3() {
    tmp_1002_fu_636_p3 = p_Val2_2_fu_608_p2.read().range(6, 6);
}

void Conv1DMac_new400::thread_tmp_1003_fu_644_p1() {
    tmp_1003_fu_644_p1 = p_Val2_2_fu_608_p2.read().range(1-1, 0);
}

void Conv1DMac_new400::thread_tmp_1004_fu_703_p3() {
    tmp_1004_fu_703_p3 = p_Val2_3_fu_697_p2.read().range(12, 12);
}

void Conv1DMac_new400::thread_tmp_1005_fu_711_p4() {
    tmp_1005_fu_711_p4 = p_Val2_3_fu_697_p2.read().range(12, 7);
}

void Conv1DMac_new400::thread_tmp_1006_fu_725_p3() {
    tmp_1006_fu_725_p3 = p_Val2_3_fu_697_p2.read().range(6, 6);
}

void Conv1DMac_new400::thread_tmp_1007_fu_733_p1() {
    tmp_1007_fu_733_p1 = p_Val2_3_fu_697_p2.read().range(1-1, 0);
}

void Conv1DMac_new400::thread_tmp_207_fu_385_p2() {
    tmp_207_fu_385_p2 = (!tmp_236_mid2_fu_357_p3.read().is_01() || !sf_cast1_fu_381_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp_236_mid2_fu_357_p3.read()) + sc_biguint<14>(sf_cast1_fu_381_p1.read()));
}

void Conv1DMac_new400::thread_tmp_208_fu_417_p1() {
    tmp_208_fu_417_p1 = esl_zext<64,14>(tmp_207_reg_1470.read());
}

void Conv1DMac_new400::thread_tmp_210_fu_470_p2() {
    tmp_210_fu_470_p2 = (tmp_995_fu_466_p1.read() | tmp_992_fu_436_p3.read());
}

void Conv1DMac_new400::thread_tmp_211_fu_476_p4() {
    tmp_211_fu_476_p4 = p_Val2_s_fu_430_p2.read().range(5, 1);
}

void Conv1DMac_new400::thread_tmp_212_fu_486_p3() {
    tmp_212_fu_486_p3 = esl_concat<5,1>(tmp_211_fu_476_p4.read(), tmp_210_fu_470_p2.read());
}

void Conv1DMac_new400::thread_tmp_213_fu_494_p2() {
    tmp_213_fu_494_p2 = (!tmp_212_fu_486_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_212_fu_486_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new400::thread_tmp_214_cast_fu_506_p1() {
    tmp_214_cast_fu_506_p1 = esl_zext<7,1>(qb_assign_2_fu_500_p2.read());
}

void Conv1DMac_new400::thread_tmp_216_fu_559_p2() {
    tmp_216_fu_559_p2 = (tmp_999_fu_555_p1.read() | tmp_996_fu_525_p3.read());
}

void Conv1DMac_new400::thread_tmp_217_fu_565_p4() {
    tmp_217_fu_565_p4 = p_Val2_1_fu_519_p2.read().range(5, 1);
}

void Conv1DMac_new400::thread_tmp_218_fu_575_p3() {
    tmp_218_fu_575_p3 = esl_concat<5,1>(tmp_217_fu_565_p4.read(), tmp_216_fu_559_p2.read());
}

void Conv1DMac_new400::thread_tmp_220_fu_648_p2() {
    tmp_220_fu_648_p2 = (tmp_1003_fu_644_p1.read() | tmp_1000_fu_614_p3.read());
}

void Conv1DMac_new400::thread_tmp_221_fu_654_p4() {
    tmp_221_fu_654_p4 = p_Val2_2_fu_608_p2.read().range(5, 1);
}

void Conv1DMac_new400::thread_tmp_222_fu_664_p3() {
    tmp_222_fu_664_p3 = esl_concat<5,1>(tmp_221_fu_654_p4.read(), tmp_220_fu_648_p2.read());
}

void Conv1DMac_new400::thread_tmp_224_fu_737_p2() {
    tmp_224_fu_737_p2 = (tmp_1007_fu_733_p1.read() | tmp_1004_fu_703_p3.read());
}

void Conv1DMac_new400::thread_tmp_225_fu_743_p4() {
    tmp_225_fu_743_p4 = p_Val2_3_fu_697_p2.read().range(5, 1);
}

void Conv1DMac_new400::thread_tmp_226_fu_753_p3() {
    tmp_226_fu_753_p3 = esl_concat<5,1>(tmp_225_fu_743_p4.read(), tmp_224_fu_737_p2.read());
}

void Conv1DMac_new400::thread_tmp_227_fu_391_p2() {
    tmp_227_fu_391_p2 = (!sf_mid2_fu_337_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_337_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new400::thread_tmp_236_mid1_fu_349_p3() {
    tmp_236_mid1_fu_349_p3 = esl_concat<6,8>(tmp_991_fu_345_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new400::thread_tmp_236_mid2_fu_357_p3() {
    tmp_236_mid2_fu_357_p3 = (!tmp_237_mid_fu_319_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_237_mid_fu_319_p2.read()[0].to_bool())? tmp_236_mid1_fu_349_p3.read(): tmp_236_mid_fu_291_p3.read());
}

void Conv1DMac_new400::thread_tmp_236_mid_fu_291_p3() {
    tmp_236_mid_fu_291_p3 = (!exitcond_flatten2_fu_277_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten2_fu_277_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_257_p3.read());
}

void Conv1DMac_new400::thread_tmp_237_mid_fu_319_p2() {
    tmp_237_mid_fu_319_p2 = (tmp_887_fu_313_p2.read() & not_exitcond_flatten_fu_307_p2.read());
}

void Conv1DMac_new400::thread_tmp_279_1_fu_583_p2() {
    tmp_279_1_fu_583_p2 = (!tmp_218_fu_575_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_218_fu_575_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new400::thread_tmp_279_2_fu_672_p2() {
    tmp_279_2_fu_672_p2 = (!tmp_222_fu_664_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_222_fu_664_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new400::thread_tmp_279_3_fu_761_p2() {
    tmp_279_3_fu_761_p2 = (!tmp_226_fu_753_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_226_fu_753_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new400::thread_tmp_280_1_cast_fu_595_p1() {
    tmp_280_1_cast_fu_595_p1 = esl_zext<7,1>(qb_assign_2_1_fu_589_p2.read());
}

void Conv1DMac_new400::thread_tmp_280_2_cast_fu_684_p1() {
    tmp_280_2_cast_fu_684_p1 = esl_zext<7,1>(qb_assign_2_2_fu_678_p2.read());
}

void Conv1DMac_new400::thread_tmp_280_3_cast_fu_773_p1() {
    tmp_280_3_cast_fu_773_p1 = esl_zext<7,1>(qb_assign_2_3_fu_767_p2.read());
}

void Conv1DMac_new400::thread_tmp_863_fu_331_p2() {
    tmp_863_fu_331_p2 = (tmp_237_mid_fu_319_p2.read() | exitcond_flatten2_fu_277_p2.read());
}

void Conv1DMac_new400::thread_tmp_887_fu_313_p2() {
    tmp_887_fu_313_p2 = (!sf_reg_222.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_222.read() == ap_const_lv9_100);
}

void Conv1DMac_new400::thread_tmp_991_fu_345_p1() {
    tmp_991_fu_345_p1 = nm_2_fu_325_p2.read().range(6-1, 0);
}

void Conv1DMac_new400::thread_tmp_992_fu_436_p3() {
    tmp_992_fu_436_p3 = p_Val2_s_fu_430_p2.read().range(12, 12);
}

void Conv1DMac_new400::thread_tmp_993_fu_444_p4() {
    tmp_993_fu_444_p4 = p_Val2_s_fu_430_p2.read().range(12, 7);
}

void Conv1DMac_new400::thread_tmp_994_fu_458_p3() {
    tmp_994_fu_458_p3 = p_Val2_s_fu_430_p2.read().range(6, 6);
}

void Conv1DMac_new400::thread_tmp_995_fu_466_p1() {
    tmp_995_fu_466_p1 = p_Val2_s_fu_430_p2.read().range(1-1, 0);
}

void Conv1DMac_new400::thread_tmp_996_fu_525_p3() {
    tmp_996_fu_525_p3 = p_Val2_1_fu_519_p2.read().range(12, 12);
}

void Conv1DMac_new400::thread_tmp_997_fu_533_p4() {
    tmp_997_fu_533_p4 = p_Val2_1_fu_519_p2.read().range(12, 7);
}

void Conv1DMac_new400::thread_tmp_998_fu_547_p3() {
    tmp_998_fu_547_p3 = p_Val2_1_fu_519_p2.read().range(6, 6);
}

void Conv1DMac_new400::thread_tmp_999_fu_555_p1() {
    tmp_999_fu_555_p1 = p_Val2_1_fu_519_p2.read().range(1-1, 0);
}

void Conv1DMac_new400::thread_tmp_fu_253_p1() {
    tmp_fu_253_p1 = nm_reg_211.read().range(6-1, 0);
}

void Conv1DMac_new400::thread_tmp_s_fu_257_p3() {
    tmp_s_fu_257_p3 = esl_concat<6,8>(tmp_fu_253_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new400::thread_weights11_m_weights_1_address0() {
    weights11_m_weights_1_address0 =  (sc_lv<14>) (tmp_208_fu_417_p1.read());
}

void Conv1DMac_new400::thread_weights11_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights11_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights11_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_weights11_m_weights_2_address0() {
    weights11_m_weights_2_address0 =  (sc_lv<14>) (tmp_208_fu_417_p1.read());
}

void Conv1DMac_new400::thread_weights11_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights11_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights11_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_weights11_m_weights_3_address0() {
    weights11_m_weights_3_address0 =  (sc_lv<14>) (tmp_208_fu_417_p1.read());
}

void Conv1DMac_new400::thread_weights11_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights11_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights11_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_weights11_m_weights_s_address0() {
    weights11_m_weights_s_address0 =  (sc_lv<14>) (tmp_208_fu_417_p1.read());
}

void Conv1DMac_new400::thread_weights11_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights11_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights11_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new400::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten_fu_265_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) || (esl_seteq<1,1,1>(exitcond_flatten_fu_265_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

