Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 26 11:50:43 2024
| Host         : Cristians-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.899      -25.599                     44                 1873        0.056        0.000                      0                 1873        2.833        0.000                       0                   553  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clkDiv/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk10M_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clk150M_clk_wiz_0   {0.000 3.333}        6.667           150.000         
  clk50M_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkDiv/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk10M_clk_wiz_0         90.510        0.000                      0                  138        0.208        0.000                      0                  138       49.500        0.000                       0                    86  
  clk150M_clk_wiz_0         1.033        0.000                      0                  305        0.281        0.000                      0                  305        2.833        0.000                       0                   238  
  clk50M_clk_wiz_0         13.854        0.000                      0                  157        0.205        0.000                      0                  157        9.500        0.000                       0                    69  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 4.124        0.000                      0                  260        0.153        0.000                      0                  260        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk150M_clk_wiz_0  clk10M_clk_wiz_0         0.243        0.000                      0                   24        0.226        0.000                      0                   24  
sys_clk_pin        clk10M_clk_wiz_0         1.493        0.000                      0                  103        0.772        0.000                      0                  103  
clk10M_clk_wiz_0   clk150M_clk_wiz_0        0.829        0.000                      0                  974        0.213        0.000                      0                  974  
clk50M_clk_wiz_0   clk150M_clk_wiz_0       -0.899      -25.599                     44                  974        0.219        0.000                      0                  974  
clk150M_clk_wiz_0  clk50M_clk_wiz_0         0.437        0.000                      0                    8        0.254        0.000                      0                    8  
sys_clk_pin        clk50M_clk_wiz_0         1.813        0.000                      0                  165        0.730        0.000                      0                  165  
clk50M_clk_wiz_0   sys_clk_pin              4.793        0.000                      0                   36        0.056        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk150M_clk_wiz_0   
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkDiv/inst/clk_in1
  To Clock:  clkDiv/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDiv/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkDiv/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10M_clk_wiz_0
  To Clock:  clk10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.510ns  (required time - arrival time)
  Source:                 DIP/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 4.536ns (48.323%)  route 4.851ns (51.677%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y71         FDRE                                         r  DIP/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/B_reg[0]/Q
                         net (fo=10, routed)          1.342     3.423    DIP/B[0]
    SLICE_X57Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.547 r  DIP/tempHold1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.547    DIP/tempHold1_carry_i_3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.097 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.097    DIP/tempHold1_carry_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  DIP/tempHold1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.220    DIP/tempHold1_carry__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.442 r  DIP/tempHold1_carry__1/O[0]
                         net (fo=3, routed)           1.187     5.629    DIP/tempHold1_carry__1_n_7
    SLICE_X57Y72         LUT3 (Prop_lut3_I1_O)        0.327     5.956 r  DIP/tempHold1__24_carry__0_i_1/O
                         net (fo=1, routed)           0.193     6.150    DIP/tempHold1__24_carry__0_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     6.754 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.754    DIP/tempHold1__24_carry__0_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.973 r  DIP/tempHold1__24_carry__1/O[0]
                         net (fo=2, routed)           0.980     7.953    DIP/tempHold1[11]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.295     8.248 r  DIP/tempHold0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.248    DIP/tempHold0_carry__1_i_1_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.624 r  DIP/tempHold0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.624    DIP/tempHold0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.843 r  DIP/tempHold0_carry__2/O[0]
                         net (fo=1, routed)           1.130     9.973    DIP/C[12]
    SLICE_X49Y74         LUT2 (Prop_lut2_I1_O)        0.295    10.268 r  DIP/tempHold0__41_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.268    DIP/tempHold0__41_carry__1_i_1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.669 r  DIP/tempHold0__41_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.678    DIP/tempHold0__41_carry__1_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.012 r  DIP/tempHold0__41_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.012    DIP/tempHold0[14]
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[14]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[14]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 90.510    

Slack (MET) :             90.530ns  (required time - arrival time)
  Source:                 DIP/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 4.451ns (47.518%)  route 4.916ns (52.482%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y71         FDRE                                         r  DIP/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/B_reg[0]/Q
                         net (fo=10, routed)          1.342     3.423    DIP/B[0]
    SLICE_X57Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.547 r  DIP/tempHold1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.547    DIP/tempHold1_carry_i_3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.097 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.097    DIP/tempHold1_carry_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  DIP/tempHold1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.220    DIP/tempHold1_carry__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.442 r  DIP/tempHold1_carry__1/O[0]
                         net (fo=3, routed)           1.187     5.629    DIP/tempHold1_carry__1_n_7
    SLICE_X57Y72         LUT3 (Prop_lut3_I1_O)        0.327     5.956 r  DIP/tempHold1__24_carry__0_i_1/O
                         net (fo=1, routed)           0.193     6.150    DIP/tempHold1__24_carry__0_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     6.754 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.754    DIP/tempHold1__24_carry__0_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.077 r  DIP/tempHold1__24_carry__1/O[1]
                         net (fo=2, routed)           0.966     8.042    DIP/tempHold1[12]
    SLICE_X54Y73         LUT2 (Prop_lut2_I0_O)        0.306     8.348 r  DIP/tempHold0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.348    DIP/tempHold0_carry__2_i_2_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.892 r  DIP/tempHold0_carry__2/O[2]
                         net (fo=1, routed)           1.219    10.111    DIP/C[14]
    SLICE_X49Y75         LUT2 (Prop_lut2_I1_O)        0.301    10.412 r  DIP/tempHold0__41_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.412    DIP/tempHold0__41_carry__2_i_2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.992 r  DIP/tempHold0__41_carry__2/O[2]
                         net (fo=1, routed)           0.000    10.992    DIP/tempHold0[15]
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[15]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[15]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                 90.530    

Slack (MET) :             90.621ns  (required time - arrival time)
  Source:                 DIP/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 4.425ns (47.705%)  route 4.851ns (52.295%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y71         FDRE                                         r  DIP/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/B_reg[0]/Q
                         net (fo=10, routed)          1.342     3.423    DIP/B[0]
    SLICE_X57Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.547 r  DIP/tempHold1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.547    DIP/tempHold1_carry_i_3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.097 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.097    DIP/tempHold1_carry_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  DIP/tempHold1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.220    DIP/tempHold1_carry__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.442 r  DIP/tempHold1_carry__1/O[0]
                         net (fo=3, routed)           1.187     5.629    DIP/tempHold1_carry__1_n_7
    SLICE_X57Y72         LUT3 (Prop_lut3_I1_O)        0.327     5.956 r  DIP/tempHold1__24_carry__0_i_1/O
                         net (fo=1, routed)           0.193     6.150    DIP/tempHold1__24_carry__0_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     6.754 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.754    DIP/tempHold1__24_carry__0_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.973 r  DIP/tempHold1__24_carry__1/O[0]
                         net (fo=2, routed)           0.980     7.953    DIP/tempHold1[11]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.295     8.248 r  DIP/tempHold0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.248    DIP/tempHold0_carry__1_i_1_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.624 r  DIP/tempHold0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.624    DIP/tempHold0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.843 r  DIP/tempHold0_carry__2/O[0]
                         net (fo=1, routed)           1.130     9.973    DIP/C[12]
    SLICE_X49Y74         LUT2 (Prop_lut2_I1_O)        0.295    10.268 r  DIP/tempHold0__41_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.268    DIP/tempHold0__41_carry__1_i_1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.669 r  DIP/tempHold0__41_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.678    DIP/tempHold0__41_carry__1_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.901 r  DIP/tempHold0__41_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.901    DIP/tempHold0[13]
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[13]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[13]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 90.621    

Slack (MET) :             91.006ns  (required time - arrival time)
  Source:                 DIP/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 4.049ns (45.541%)  route 4.842ns (54.459%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y71         FDRE                                         r  DIP/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/B_reg[0]/Q
                         net (fo=10, routed)          1.342     3.423    DIP/B[0]
    SLICE_X57Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.547 r  DIP/tempHold1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.547    DIP/tempHold1_carry_i_3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.097 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.097    DIP/tempHold1_carry_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  DIP/tempHold1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.220    DIP/tempHold1_carry__0_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.442 r  DIP/tempHold1_carry__1/O[0]
                         net (fo=3, routed)           1.187     5.629    DIP/tempHold1_carry__1_n_7
    SLICE_X57Y72         LUT3 (Prop_lut3_I1_O)        0.327     5.956 r  DIP/tempHold1__24_carry__0_i_1/O
                         net (fo=1, routed)           0.193     6.150    DIP/tempHold1__24_carry__0_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     6.754 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.754    DIP/tempHold1__24_carry__0_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.973 r  DIP/tempHold1__24_carry__1/O[0]
                         net (fo=2, routed)           0.980     7.953    DIP/tempHold1[11]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.295     8.248 r  DIP/tempHold0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.248    DIP/tempHold0_carry__1_i_1_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.624 r  DIP/tempHold0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.624    DIP/tempHold0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.843 r  DIP/tempHold0_carry__2/O[0]
                         net (fo=1, routed)           1.130     9.973    DIP/C[12]
    SLICE_X49Y74         LUT2 (Prop_lut2_I1_O)        0.295    10.268 r  DIP/tempHold0__41_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.268    DIP/tempHold0__41_carry__1_i_1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.516 r  DIP/tempHold0__41_carry__1/O[3]
                         net (fo=1, routed)           0.000    10.516    DIP/tempHold0[12]
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[12]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[12]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 91.006    

Slack (MET) :             91.208ns  (required time - arrival time)
  Source:                 DIP/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 3.689ns (42.420%)  route 5.007ns (57.580%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.615     1.617    DIP/clk10M
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  DIP/R_reg[2]/Q
                         net (fo=6, routed)           1.309     3.444    DIP/R[2]
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.568 r  DIP/tempHold2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.568    DIP/tempHold2_carry_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.118 r  DIP/tempHold2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.118    DIP/tempHold2_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.357 r  DIP/tempHold2_carry__0/O[2]
                         net (fo=3, routed)           0.808     5.165    DIP/tempHold2_carry__0_n_5
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.302     5.467 r  DIP/tempHold2__25_carry__0_i_2/O
                         net (fo=2, routed)           0.811     6.278    DIP/tempHold2__25_carry__0_i_2_n_0
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.124     6.402 r  DIP/tempHold2__25_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.402    DIP/tempHold2__25_carry__0_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.650 r  DIP/tempHold2__25_carry__0/O[2]
                         net (fo=1, routed)           0.957     7.607    DIP/tempHold2__25_carry__0_n_5
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.302     7.909 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.909    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.161 r  DIP/tempHold0_carry__1/O[0]
                         net (fo=1, routed)           1.123     9.284    DIP/C[8]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.295     9.579 r  DIP/tempHold0__41_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.579    DIP/tempHold0__41_carry__0_i_1_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.980 r  DIP/tempHold0__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.980    DIP/tempHold0__41_carry__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.314 r  DIP/tempHold0__41_carry__1/O[1]
                         net (fo=1, routed)           0.000    10.314    DIP/tempHold0[10]
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[10]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[10]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 91.208    

Slack (MET) :             91.303ns  (required time - arrival time)
  Source:                 DIP/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 3.594ns (41.784%)  route 5.007ns (58.216%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.615     1.617    DIP/clk10M
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  DIP/R_reg[2]/Q
                         net (fo=6, routed)           1.309     3.444    DIP/R[2]
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.568 r  DIP/tempHold2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.568    DIP/tempHold2_carry_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.118 r  DIP/tempHold2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.118    DIP/tempHold2_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.357 r  DIP/tempHold2_carry__0/O[2]
                         net (fo=3, routed)           0.808     5.165    DIP/tempHold2_carry__0_n_5
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.302     5.467 r  DIP/tempHold2__25_carry__0_i_2/O
                         net (fo=2, routed)           0.811     6.278    DIP/tempHold2__25_carry__0_i_2_n_0
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.124     6.402 r  DIP/tempHold2__25_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.402    DIP/tempHold2__25_carry__0_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.650 r  DIP/tempHold2__25_carry__0/O[2]
                         net (fo=1, routed)           0.957     7.607    DIP/tempHold2__25_carry__0_n_5
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.302     7.909 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.909    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.161 r  DIP/tempHold0_carry__1/O[0]
                         net (fo=1, routed)           1.123     9.284    DIP/C[8]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.295     9.579 r  DIP/tempHold0__41_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.579    DIP/tempHold0__41_carry__0_i_1_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.980 r  DIP/tempHold0__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.980    DIP/tempHold0__41_carry__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.219 r  DIP/tempHold0__41_carry__1/O[2]
                         net (fo=1, routed)           0.000    10.219    DIP/tempHold0[11]
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[11]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[11]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 91.303    

Slack (MET) :             91.319ns  (required time - arrival time)
  Source:                 DIP/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 3.578ns (41.676%)  route 5.007ns (58.324%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.615     1.617    DIP/clk10M
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  DIP/R_reg[2]/Q
                         net (fo=6, routed)           1.309     3.444    DIP/R[2]
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.568 r  DIP/tempHold2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.568    DIP/tempHold2_carry_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.118 r  DIP/tempHold2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.118    DIP/tempHold2_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.357 r  DIP/tempHold2_carry__0/O[2]
                         net (fo=3, routed)           0.808     5.165    DIP/tempHold2_carry__0_n_5
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.302     5.467 r  DIP/tempHold2__25_carry__0_i_2/O
                         net (fo=2, routed)           0.811     6.278    DIP/tempHold2__25_carry__0_i_2_n_0
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.124     6.402 r  DIP/tempHold2__25_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.402    DIP/tempHold2__25_carry__0_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.650 r  DIP/tempHold2__25_carry__0/O[2]
                         net (fo=1, routed)           0.957     7.607    DIP/tempHold2__25_carry__0_n_5
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.302     7.909 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.909    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.161 r  DIP/tempHold0_carry__1/O[0]
                         net (fo=1, routed)           1.123     9.284    DIP/C[8]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.295     9.579 r  DIP/tempHold0__41_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.579    DIP/tempHold0__41_carry__0_i_1_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.980 r  DIP/tempHold0__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.980    DIP/tempHold0__41_carry__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.203 r  DIP/tempHold0__41_carry__1/O[0]
                         net (fo=1, routed)           0.000    10.203    DIP/tempHold0[9]
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[9]/C
                         clock pessimism              0.079   101.575    
                         clock uncertainty           -0.115   101.460    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)        0.062   101.522    DIP/tempHold_reg[9]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 91.319    

Slack (MET) :             91.697ns  (required time - arrival time)
  Source:                 DIP/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 3.202ns (39.004%)  route 5.007ns (60.996%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.615     1.617    DIP/clk10M
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  DIP/R_reg[2]/Q
                         net (fo=6, routed)           1.309     3.444    DIP/R[2]
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.568 r  DIP/tempHold2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.568    DIP/tempHold2_carry_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.118 r  DIP/tempHold2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.118    DIP/tempHold2_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.357 r  DIP/tempHold2_carry__0/O[2]
                         net (fo=3, routed)           0.808     5.165    DIP/tempHold2_carry__0_n_5
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.302     5.467 r  DIP/tempHold2__25_carry__0_i_2/O
                         net (fo=2, routed)           0.811     6.278    DIP/tempHold2__25_carry__0_i_2_n_0
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.124     6.402 r  DIP/tempHold2__25_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.402    DIP/tempHold2__25_carry__0_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.650 r  DIP/tempHold2__25_carry__0/O[2]
                         net (fo=1, routed)           0.957     7.607    DIP/tempHold2__25_carry__0_n_5
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.302     7.909 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.909    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.161 r  DIP/tempHold0_carry__1/O[0]
                         net (fo=1, routed)           1.123     9.284    DIP/C[8]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.295     9.579 r  DIP/tempHold0__41_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.579    DIP/tempHold0__41_carry__0_i_1_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.827 r  DIP/tempHold0__41_carry__0/O[3]
                         net (fo=1, routed)           0.000     9.827    DIP/tempHold0[8]
    SLICE_X49Y73         FDRE                                         r  DIP/tempHold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X49Y73         FDRE                                         r  DIP/tempHold_reg[8]/C
                         clock pessimism              0.079   101.577    
                         clock uncertainty           -0.115   101.462    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)        0.062   101.524    DIP/tempHold_reg[8]
  -------------------------------------------------------------------
                         required time                        101.524    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 91.697    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 DIP/j_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/j_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.014ns (23.515%)  route 3.298ns (76.485%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.618     1.620    DIP/clk10M
    SLICE_X46Y71         FDRE                                         r  DIP/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  DIP/j_reg[6]/Q
                         net (fo=6, routed)           0.740     2.878    DIP/j[6]
    SLICE_X46Y71         LUT3 (Prop_lut3_I2_O)        0.124     3.002 f  DIP/R[7]_i_7/O
                         net (fo=1, routed)           0.590     3.592    DIP/R[7]_i_7_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.716 r  DIP/R[7]_i_4/O
                         net (fo=6, routed)           0.824     4.540    DIP/R[7]_i_4_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I1_O)        0.124     4.664 r  DIP/init[1]_i_3/O
                         net (fo=9, routed)           0.477     5.141    DIP/init[1]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.265 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.667     5.933    DIP/j[19]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  DIP/j_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.496   101.499    DIP/clk10M
    SLICE_X46Y72         FDRE                                         r  DIP/j_reg[10]/C
                         clock pessimism              0.096   101.595    
                         clock uncertainty           -0.115   101.480    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.524   100.956    DIP/j_reg[10]
  -------------------------------------------------------------------
                         required time                        100.956    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 DIP/j_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/j_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.014ns (23.515%)  route 3.298ns (76.485%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.618     1.620    DIP/clk10M
    SLICE_X46Y71         FDRE                                         r  DIP/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  DIP/j_reg[6]/Q
                         net (fo=6, routed)           0.740     2.878    DIP/j[6]
    SLICE_X46Y71         LUT3 (Prop_lut3_I2_O)        0.124     3.002 f  DIP/R[7]_i_7/O
                         net (fo=1, routed)           0.590     3.592    DIP/R[7]_i_7_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.716 r  DIP/R[7]_i_4/O
                         net (fo=6, routed)           0.824     4.540    DIP/R[7]_i_4_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I1_O)        0.124     4.664 r  DIP/init[1]_i_3/O
                         net (fo=9, routed)           0.477     5.141    DIP/init[1]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.265 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.667     5.933    DIP/j[19]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  DIP/j_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.496   101.499    DIP/clk10M
    SLICE_X46Y72         FDRE                                         r  DIP/j_reg[11]/C
                         clock pessimism              0.096   101.595    
                         clock uncertainty           -0.115   101.480    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.524   100.956    DIP/j_reg[11]
  -------------------------------------------------------------------
                         required time                        100.956    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 95.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIP/tempHold_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/DIPdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.551     0.553    DIP/clk10M
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DIP/tempHold_reg[9]/Q
                         net (fo=1, routed)           0.153     0.847    DIP/p_1_in[1]
    SLICE_X47Y72         FDRE                                         r  DIP/DIPdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X47Y72         FDRE                                         r  DIP/DIPdata_reg[1]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.070     0.639    DIP/DIPdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DIP/j_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.856%)  route 0.202ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X46Y71         FDRE                                         r  DIP/j_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  DIP/j_reg[8]/Q
                         net (fo=5, routed)           0.202     0.921    DIP/j[8]
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.825     0.827    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[8]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.076     0.669    DIP/rd_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DIP/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.553     0.555    DIP/clk10M
    SLICE_X43Y74         FDRE                                         r  DIP/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  DIP/write_reg/Q
                         net (fo=2, routed)           0.170     0.866    DIP/writeWire2
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.911 r  DIP/write_i_1__0/O
                         net (fo=1, routed)           0.000     0.911    DIP/write_i_1__0_n_0
    SLICE_X43Y74         FDRE                                         r  DIP/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X43Y74         FDRE                                         r  DIP/write_reg/C
                         clock pessimism             -0.267     0.555    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.092     0.647    DIP/write_reg
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DIP/init_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/init_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.553     0.555    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  DIP/init_reg[0]/Q
                         net (fo=8, routed)           0.192     0.888    DIP/init_reg_n_0_[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  DIP/init[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    DIP/init[0]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[0]/C
                         clock pessimism             -0.269     0.555    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.092     0.647    DIP/init_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DIP/init_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/init_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.037%)  route 0.193ns (50.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.553     0.555    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  DIP/init_reg[0]/Q
                         net (fo=8, routed)           0.193     0.889    DIP/init_reg_n_0_[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.934 r  DIP/init[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    DIP/init[1]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[1]/C
                         clock pessimism             -0.269     0.555    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.092     0.647    DIP/init_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DIP/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.788%)  route 0.211ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X46Y71         FDRE                                         r  DIP/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  DIP/j_reg[4]/Q
                         net (fo=5, routed)           0.211     0.930    DIP/j[4]
    SLICE_X44Y70         FDRE                                         r  DIP/rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.825     0.827    DIP/clk10M
    SLICE_X44Y70         FDRE                                         r  DIP/rd_reg[4]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X44Y70         FDRE (Hold_fdre_C_D)         0.047     0.640    DIP/rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DIP/tempHold_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/DIPdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.680%)  route 0.254ns (64.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.552     0.554    DIP/clk10M
    SLICE_X49Y73         FDRE                                         r  DIP/tempHold_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  DIP/tempHold_reg[8]/Q
                         net (fo=1, routed)           0.254     0.949    DIP/p_1_in[0]
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[0]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.057     0.648    DIP/DIPdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DIP/tempHold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/DIPdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.379%)  route 0.258ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.551     0.553    DIP/clk10M
    SLICE_X49Y74         FDRE                                         r  DIP/tempHold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DIP/tempHold_reg[11]/Q
                         net (fo=1, routed)           0.258     0.951    DIP/p_1_in[3]
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[3]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.057     0.648    DIP/DIPdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DIP/j_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.137%)  route 0.235ns (58.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X46Y71         FDRE                                         r  DIP/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  DIP/j_reg[6]/Q
                         net (fo=6, routed)           0.235     0.954    DIP/j[6]
    SLICE_X45Y70         FDRE                                         r  DIP/rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.825     0.827    DIP/clk10M
    SLICE_X45Y70         FDRE                                         r  DIP/rd_reg[6]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.055     0.648    DIP/rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DIP/tempHold_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/DIPdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.075%)  route 0.239ns (62.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.551     0.553    DIP/clk10M
    SLICE_X49Y75         FDRE                                         r  DIP/tempHold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DIP/tempHold_reg[15]/Q
                         net (fo=1, routed)           0.239     0.933    DIP/p_1_in[7]
    SLICE_X47Y75         FDRE                                         r  DIP/DIPdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.819     0.821    DIP/clk10M
    SLICE_X47Y75         FDRE                                         r  DIP/DIPdata_reg[7]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.060     0.626    DIP/DIPdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clkDiv/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     DIP/B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y74     DIP/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y73     DIP/B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y72     DIP/B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y75     DIP/B_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y74     DIP/B_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y70     DIP/B_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y74     DIP/B_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y71     DIP/B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y71     DIP/B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74     DIP/B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74     DIP/B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y72     DIP/B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y72     DIP/B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y75     DIP/B_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y75     DIP/B_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y71     DIP/B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y71     DIP/B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74     DIP/B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74     DIP/B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y72     DIP/B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y72     DIP/B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y75     DIP/B_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y75     DIP/B_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk150M_clk_wiz_0
  To Clock:  clk150M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.606ns (12.233%)  route 4.348ns (87.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.227 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          3.434     5.500    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X10Y56         LUT4 (Prop_lut4_I0_O)        0.150     5.650 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_71/O
                         net (fo=1, routed)           0.914     6.564    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_36
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.558     8.227    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.234    
                         clock uncertainty           -0.073     8.162    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564     7.598    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.604ns (12.689%)  route 4.156ns (87.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.228 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          3.389     5.455    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.148     5.603 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.767     6.370    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13
    RAMB36_X0Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.559     8.228    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.235    
                         clock uncertainty           -0.073     8.163    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564     7.599    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.602ns (12.802%)  route 4.100ns (87.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.227 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          3.248     5.314    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.146     5.460 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.853     6.313    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17
    RAMB36_X0Y18         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.558     8.227    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.234    
                         clock uncertainty           -0.073     8.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564     7.598    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.606ns (13.045%)  route 4.039ns (86.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.225 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.150     5.590 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_67/O
                         net (fo=1, routed)           0.666     6.256    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_34
    RAMB36_X0Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.556     8.225    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.232    
                         clock uncertainty           -0.073     8.160    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562     7.598    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.580ns (11.875%)  route 4.304ns (88.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.186 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.931     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X28Y59         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.516     8.186    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y59         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/C
                         clock pessimism              0.007     8.193    
                         clock uncertainty           -0.073     8.120    
    SLICE_X28Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.915    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.580ns (11.875%)  route 4.304ns (88.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.186 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.931     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X28Y59         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.516     8.186    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y59         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_psbram_1/C
                         clock pessimism              0.007     8.193    
                         clock uncertainty           -0.073     8.120    
    SLICE_X28Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.915    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_psbram_1
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.580ns (11.875%)  route 4.304ns (88.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.186 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.931     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X28Y59         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.516     8.186    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y59         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_1/C
                         clock pessimism              0.007     8.193    
                         clock uncertainty           -0.073     8.120    
    SLICE_X28Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.915    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_1
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.580ns (11.896%)  route 4.296ns (88.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.186 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.922     6.486    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X28Y60         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.516     8.186    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y60         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10_psbram_1/C
                         clock pessimism              0.007     8.193    
                         clock uncertainty           -0.073     8.120    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.205     7.915    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10_psbram_1
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.580ns (11.896%)  route 4.296ns (88.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.186 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.922     6.486    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X28Y60         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.516     8.186    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y60         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram_1/C
                         clock pessimism              0.007     8.193    
                         clock uncertainty           -0.073     8.120    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.205     7.915    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram_1
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.580ns (12.102%)  route 4.213ns (87.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.187 - 6.667 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.608     1.610    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.066 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.373     5.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.839     6.403    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X28Y58         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.517     8.187    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y58         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_psbram_1/C
                         clock pessimism              0.007     8.194    
                         clock uncertainty           -0.073     8.121    
    SLICE_X28Y58         FDRE (Setup_fdre_C_CE)      -0.205     7.916    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_psbram_1
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.561     0.563    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.903    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.830     0.832    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.059     0.622    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.511%)  route 0.485ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.551     0.553    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          0.485     1.179    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.823     0.825    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.059     0.879    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.728%)  route 0.539ns (79.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.551     0.553    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          0.539     1.233    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.824     0.826    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.059     0.880    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.555     0.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.345     1.043    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y65         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.831     0.833    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y65         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.059     0.658    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.286%)  route 0.675ns (82.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.551     0.553    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          0.675     1.368    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.823     0.825    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.052     0.872    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.190%)  route 0.494ns (77.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=45, routed)          0.494     1.191    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y71         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.823     0.825    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y71         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.059     0.650    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.727%)  route 0.670ns (78.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.551     0.553    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          0.384     1.077    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.122 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=9, routed)           0.286     1.409    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_24_alias
    SLICE_X50Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.826     0.828    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_psbram_2/C
                         clock pessimism             -0.005     0.823    
    SLICE_X50Y66         FDRE (Hold_fdre_C_CE)       -0.016     0.807    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_psbram_2
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.727%)  route 0.670ns (78.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.551     0.553    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          0.384     1.077    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.122 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=9, routed)           0.286     1.409    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_24_alias
    SLICE_X51Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.826     0.828    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/C
                         clock pessimism             -0.005     0.823    
    SLICE_X51Y66         FDRE (Hold_fdre_C_CE)       -0.039     0.784    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.727%)  route 0.670ns (78.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.551     0.553    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          0.384     1.077    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.122 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=9, routed)           0.286     1.409    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_24_alias
    SLICE_X51Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.826     0.828    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_2/C
                         clock pessimism             -0.005     0.823    
    SLICE_X51Y66         FDRE (Hold_fdre_C_CE)       -0.039     0.784    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_2
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.097%)  route 0.453ns (70.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=45, routed)          0.183     0.879    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt
    SLICE_X58Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.924 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_35/O
                         net (fo=9, routed)           0.270     1.195    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_18_alias
    SLICE_X52Y80         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y80         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13_psbram/C
                         clock pessimism             -0.234     0.590    
    SLICE_X52Y80         FDRE (Hold_fdre_C_CE)       -0.039     0.551    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13_psbram
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.644    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk150M_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y18     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y18     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y17     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y17     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y17     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y17     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y15     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y15     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y59     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y59     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y64     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y64     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y59     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y59     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y57     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y64     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X28Y64     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_11_psbram_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50M_clk_wiz_0
  To Clock:  clk50M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.346ns (24.055%)  route 4.250ns (75.945%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.809     7.223    M2/data[7]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.495    21.498    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism              0.079    21.577    
                         clock uncertainty           -0.087    21.490    
    SLICE_X45Y75         FDRE (Setup_fdre_C_CE)      -0.413    21.077    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.346ns (24.055%)  route 4.250ns (75.945%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.809     7.223    M2/data[7]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.495    21.498    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism              0.079    21.577    
                         clock uncertainty           -0.087    21.490    
    SLICE_X45Y75         FDRE (Setup_fdre_C_CE)      -0.413    21.077    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.346ns (24.376%)  route 4.176ns (75.624%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.735     7.149    M2/data[7]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500    21.503    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism              0.079    21.582    
                         clock uncertainty           -0.087    21.495    
    SLICE_X39Y73         FDRE (Setup_fdre_C_CE)      -0.413    21.082    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.082    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.346ns (24.376%)  route 4.176ns (75.624%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.735     7.149    M2/data[7]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500    21.503    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.079    21.582    
                         clock uncertainty           -0.087    21.495    
    SLICE_X39Y73         FDRE (Setup_fdre_C_CE)      -0.413    21.082    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.082    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.346ns (24.596%)  route 4.126ns (75.404%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.686     7.100    M2/data[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498    21.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.087    21.493    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.413    21.080    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.080    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.346ns (24.596%)  route 4.126ns (75.404%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.686     7.100    M2/data[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498    21.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.087    21.493    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.413    21.080    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.080    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.346ns (25.099%)  route 4.017ns (74.901%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.576     6.990    M2/data[7]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    21.504    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism              0.079    21.583    
                         clock uncertainty           -0.087    21.496    
    SLICE_X41Y72         FDRE (Setup_fdre_C_CE)      -0.413    21.083    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.346ns (25.099%)  route 4.017ns (74.901%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354     6.414 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.576     6.990    M2/data[7]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    21.504    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism              0.079    21.583    
                         clock uncertainty           -0.087    21.496    
    SLICE_X41Y72         FDRE (Setup_fdre_C_CE)      -0.413    21.083    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.260ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.318ns (24.306%)  route 4.105ns (75.694%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I1_O)        0.326     6.386 r  M2/Address[17]_i_1/O
                         net (fo=18, routed)          0.664     7.050    M2/Address[17]_i_1_n_0
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.504    21.507    M2/clk50M
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[1]/C
                         clock pessimism              0.095    21.602    
                         clock uncertainty           -0.087    21.515    
    SLICE_X44Y67         FDRE (Setup_fdre_C_CE)      -0.205    21.310    M2/Address_reg[1]
  -------------------------------------------------------------------
                         required time                         21.310    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                 14.260    

Slack (MET) :             14.260ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.318ns (24.306%)  route 4.105ns (75.694%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.625     1.627    M2/clk50M
    SLICE_X44Y66         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     2.046 f  M2/i_reg[1]/Q
                         net (fo=3, routed)           0.860     2.906    M2/i[1]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.205 f  M2/i[17]_i_7/O
                         net (fo=1, routed)           0.952     4.157    M2/i[17]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  M2/i[17]_i_5/O
                         net (fo=3, routed)           0.645     4.926    M2/i[17]_i_5_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I3_O)        0.150     5.076 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984     6.060    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I1_O)        0.326     6.386 r  M2/Address[17]_i_1/O
                         net (fo=18, routed)          0.664     7.050    M2/Address[17]_i_1_n_0
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.504    21.507    M2/clk50M
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[2]/C
                         clock pessimism              0.095    21.602    
                         clock uncertainty           -0.087    21.515    
    SLICE_X44Y67         FDRE (Setup_fdre_C_CE)      -0.205    21.310    M2/Address_reg[2]
  -------------------------------------------------------------------
                         required time                         21.310    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                 14.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 M2/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.992%)  route 0.172ns (48.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/i_reg[12]/Q
                         net (fo=3, routed)           0.172     0.872    M2/i[12]
    SLICE_X46Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  M2/Address[12]_i_1/O
                         net (fo=1, routed)           0.000     0.917    M2/Address[12]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[12]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.120     0.713    M2/Address_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 M2/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.150%)  route 0.208ns (52.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/i_reg[16]/Q
                         net (fo=5, routed)           0.208     0.909    M2/i[16]
    SLICE_X46Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.954 r  M2/Address[16]_i_1/O
                         net (fo=1, routed)           0.000     0.954    M2/Address[16]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[16]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.121     0.714    M2/Address_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 M2/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.787%)  route 0.212ns (53.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/i_reg[14]/Q
                         net (fo=3, routed)           0.212     0.912    M2/i[14]
    SLICE_X46Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  M2/Address[14]_i_1/O
                         net (fo=1, routed)           0.000     0.957    M2/Address[14]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[14]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.121     0.714    M2/Address_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 M2/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.189ns (47.369%)  route 0.210ns (52.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.560     0.562    M2/clk50M
    SLICE_X41Y67         FDRE                                         r  M2/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  M2/i_reg[6]/Q
                         net (fo=3, routed)           0.210     0.913    M2/i[6]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.048     0.961 r  M2/Address[6]_i_1/O
                         net (fo=1, routed)           0.000     0.961    M2/Address[6]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  M2/Address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.828     0.830    M2/clk50M
    SLICE_X45Y67         FDRE                                         r  M2/Address_reg[6]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.107     0.703    M2/Address_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 M2/k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.187ns (45.671%)  route 0.222ns (54.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/k_reg[2]/Q
                         net (fo=4, routed)           0.222     0.923    M2/k_reg_n_0_[2]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.046     0.969 r  M2/Address[2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    M2/Address[2]_i_1_n_0
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.828     0.830    M2/clk50M
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[2]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.107     0.703    M2/Address_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/dataFinished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.557     0.559    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  M2/dataFinished_reg/Q
                         net (fo=8, routed)           0.177     0.900    M2/dataFinishWire2
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.945 r  M2/dataFinished_i_1/O
                         net (fo=1, routed)           0.000     0.945    M2/dataFinished_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.827     0.829    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
                         clock pessimism             -0.270     0.559    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120     0.679    M2/dataFinished_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 M2/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.190ns (45.743%)  route 0.225ns (54.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/k_reg[4]/Q
                         net (fo=3, routed)           0.225     0.926    M2/k_reg_n_0_[4]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.049     0.975 r  M2/Address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.975    M2/Address[4]_i_1_n_0
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.828     0.830    M2/clk50M
    SLICE_X44Y67         FDRE                                         r  M2/Address_reg[4]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.107     0.703    M2/Address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 M2/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.716%)  route 0.221ns (54.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/k_reg[0]/Q
                         net (fo=4, routed)           0.221     0.921    M2/k_reg_n_0_[0]
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.966 r  M2/Address[0]_i_1/O
                         net (fo=1, routed)           0.000     0.966    M2/Address[0]_i_1_n_0
    SLICE_X46Y67         FDRE                                         r  M2/Address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.827     0.829    M2/clk50M
    SLICE_X46Y67         FDRE                                         r  M2/Address_reg[0]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.120     0.694    M2/Address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 M2/kWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/kWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X45Y69         FDRE                                         r  M2/kWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/kWrite_reg/Q
                         net (fo=5, routed)           0.179     0.880    M2/kWrite
    SLICE_X45Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  M2/kWrite_i_1/O
                         net (fo=1, routed)           0.000     0.925    M2/kWrite_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  M2/kWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.826     0.828    M2/clk50M
    SLICE_X45Y69         FDRE                                         r  M2/kWrite_reg/C
                         clock pessimism             -0.268     0.560    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.091     0.651    M2/kWrite_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 M2/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.230ns (58.279%)  route 0.165ns (41.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.559     0.561    M2/clk50M
    SLICE_X41Y68         FDRE                                         r  M2/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  M2/i_reg[11]/Q
                         net (fo=3, routed)           0.165     0.853    M2/i[11]
    SLICE_X41Y69         LUT3 (Prop_lut3_I2_O)        0.102     0.955 r  M2/Address[11]_i_1/O
                         net (fo=1, routed)           0.000     0.955    M2/Address[11]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.828     0.830    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[11]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.107     0.681    M2/Address_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50M_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clkDiv/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y67     M2/Address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y69     M2/Address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y69     M2/Address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y69     M2/Address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y69     M2/Address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y69     M2/Address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y69     M2/Address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y69     M2/Address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y67     M2/Address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y67     M2/Address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y67     M2/Address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y67     M2/Address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y69     M2/Address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y69     M2/Address_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clkDiv/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 T1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/txd_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.154ns (21.356%)  route 4.250ns (78.644%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X34Y70         FDRE                                         r  T1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  T1/counter_reg[7]/Q
                         net (fo=4, routed)           0.851     6.599    T1/counter_reg_n_0_[7]
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  T1/counter[9]_i_3/O
                         net (fo=4, routed)           1.007     7.730    T1/counter[9]_i_3_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I1_O)        0.152     7.882 r  T1/counter[9]_i_1/O
                         net (fo=14, routed)          0.839     8.721    T1/bit_index
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.360     9.081 r  T1/txd_i_1/O
                         net (fo=1, routed)           1.553    10.633    T1/txd_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  T1/txd_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507    14.930    T1/clk
    SLICE_X37Y71         FDRE                                         r  T1/txd_reg/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X37Y71         FDRE (Setup_fdre_C_CE)      -0.413    14.757    T1/txd_reg
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.182ns (24.096%)  route 3.723ns (75.904%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.995    10.129    R1/counter[13]_i_1_n_0
    SLICE_X45Y79         FDRE                                         r  R1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    R1/clk
    SLICE_X45Y79         FDRE                                         r  R1/counter_reg[13]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X45Y79         FDRE (Setup_fdre_C_R)       -0.429    14.721    R1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.182ns (24.796%)  route 3.585ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.857     9.991    R1/counter[13]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.503    14.926    R1/clk
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[10]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.720    R1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.182ns (24.796%)  route 3.585ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.857     9.991    R1/counter[13]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.503    14.926    R1/clk
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[11]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.720    R1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.182ns (24.796%)  route 3.585ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.857     9.991    R1/counter[13]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.503    14.926    R1/clk
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[12]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.720    R1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.182ns (24.796%)  route 3.585ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.857     9.991    R1/counter[13]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.503    14.926    R1/clk
    SLICE_X45Y78         FDRE                                         r  R1/counter_reg[9]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.720    R1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.182ns (24.825%)  route 3.579ns (75.175%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.851     9.985    R1/counter[13]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  R1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500    14.923    R1/clk
    SLICE_X44Y76         FDRE                                         r  R1/counter_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X44Y76         FDRE (Setup_fdre_C_R)       -0.429    14.717    R1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.182ns (24.848%)  route 3.575ns (75.152%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.847     9.981    R1/counter[13]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  R1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500    14.923    R1/clk
    SLICE_X45Y76         FDRE                                         r  R1/counter_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y76         FDRE (Setup_fdre_C_R)       -0.429    14.717    R1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.182ns (24.848%)  route 3.575ns (75.152%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.847     9.981    R1/counter[13]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  R1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500    14.923    R1/clk
    SLICE_X45Y76         FDRE                                         r  R1/counter_reg[2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y76         FDRE (Setup_fdre_C_R)       -0.429    14.717    R1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 R1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.182ns (24.848%)  route 3.575ns (75.152%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.224    R1/clk
    SLICE_X39Y76         FDRE                                         r  R1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  R1/bit_index_reg[1]/Q
                         net (fo=15, routed)          1.058     6.737    R1/bit_index_reg_n_0_[1]
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  R1/counter[13]_i_6/O
                         net (fo=2, routed)           0.590     7.480    R1/counter26_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.806 f  R1/done_i_4/O
                         net (fo=3, routed)           0.817     8.623    R1/counter18_out
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.747 f  R1/counter[13]_i_2/O
                         net (fo=1, routed)           0.263     9.010    R1/counter[13]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  R1/counter[13]_i_1/O
                         net (fo=14, routed)          0.847     9.981    R1/counter[13]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  R1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500    14.923    R1/clk
    SLICE_X45Y76         FDRE                                         r  R1/counter_reg[3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y76         FDRE (Setup_fdre_C_R)       -0.429    14.717    R1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 R1/RxD_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/full_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.607%)  route 0.322ns (63.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X52Y79         FDRE                                         r  R1/RxD_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_in_reg/Q
                         net (fo=14, routed)          0.322     1.937    R1/RxD_in
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.982 r  R1/full_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.982    R1/full_data[0]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  R1/full_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.824     1.989    R1/clk
    SLICE_X41Y75         FDRE                                         r  R1/full_data_reg[0]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.091     1.829    R1/full_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 R1/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.558     1.477    R1/clk
    SLICE_X38Y77         FDRE                                         r  R1/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  R1/next_state_reg[1]/Q
                         net (fo=1, routed)           0.056     1.697    R1/next_state[1]
    SLICE_X38Y77         FDRE                                         r  R1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.992    R1/clk
    SLICE_X38Y77         FDRE                                         r  R1/state_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.060     1.537    R1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 R1/counter_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.558     1.477    R1/clk
    SLICE_X39Y77         FDRE                                         r  R1/counter_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  R1/counter_done_reg/Q
                         net (fo=3, routed)           0.110     1.729    R1/counter_done_reg_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  R1/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    R1/p_0_in[1]
    SLICE_X38Y77         FDRE                                         r  R1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.992    R1/clk
    SLICE_X38Y77         FDRE                                         r  R1/next_state_reg[1]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.120     1.610    R1/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 T1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/IdleSignal2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.481%)  route 0.098ns (34.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.480    T1/clk
    SLICE_X36Y70         FDRE                                         r  T1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  T1/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.098     1.719    T1/FSM_onehot_state_reg[1]_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.764 r  T1/IdleSignal2_i_1/O
                         net (fo=1, routed)           0.000     1.764    T1/IdleSignal2_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  T1/IdleSignal2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.995    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/IdleSignal2_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.092     1.585    T1/IdleSignal2_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 R1/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.558     1.477    R1/clk
    SLICE_X39Y77         FDRE                                         r  R1/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  R1/next_state_reg[2]/Q
                         net (fo=1, routed)           0.116     1.734    R1/next_state[2]
    SLICE_X39Y77         FDRE                                         r  R1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.992    R1/clk
    SLICE_X39Y77         FDRE                                         r  R1/state_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.075     1.552    R1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 T1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/full_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.087%)  route 0.164ns (46.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.480    T1/clk
    SLICE_X36Y70         FDRE                                         r  T1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  T1/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.164     1.786    T1/FSM_onehot_state_reg[1]_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  T1/full_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    T1/full_data[0]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  T1/full_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.828     1.993    T1/clk
    SLICE_X38Y71         FDRE                                         r  T1/full_data_reg[0]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.120     1.633    T1/full_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 R1/full_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.393%)  route 0.163ns (53.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X41Y75         FDRE                                         r  R1/full_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/full_data_reg[0]/Q
                         net (fo=2, routed)           0.163     1.778    R1/full_data_reg_n_0_[0]
    SLICE_X40Y73         FDRE                                         r  R1/RxD_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.825     1.990    R1/clk
    SLICE_X40Y73         FDRE                                         r  R1/RxD_data_reg[0]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.070     1.580    R1/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 D2/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.482    D2/clk
    SLICE_X39Y66         FDRE                                         r  D2/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  D2/transmit_reg/Q
                         net (fo=4, routed)           0.117     1.741    D2/transmittingRst
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  D2/transmit_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    D2/transmit_i_1__0_n_0
    SLICE_X39Y66         FDRE                                         r  D2/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.833     1.998    D2/clk
    SLICE_X39Y66         FDRE                                         r  D2/transmit_reg/C
                         clock pessimism             -0.515     1.482    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.091     1.573    D2/transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 R1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.794%)  route 0.153ns (45.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.558     1.477    R1/clk
    SLICE_X37Y76         FDRE                                         r  R1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  R1/state_reg[0]/Q
                         net (fo=14, routed)          0.153     1.772    R1/state_reg_n_0_[0]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.817 r  R1/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    R1/p_0_in[2]
    SLICE_X39Y77         FDRE                                         r  R1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.992    R1/clk
    SLICE_X39Y77         FDRE                                         r  R1/next_state_reg[2]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.092     1.604    R1/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 R1/full_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.482%)  route 0.148ns (47.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X38Y75         FDRE                                         r  R1/full_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  R1/full_data_reg[4]/Q
                         net (fo=2, routed)           0.148     1.787    R1/full_data_reg_n_0_[4]
    SLICE_X38Y74         FDRE                                         r  R1/RxD_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.824     1.989    R1/clk
    SLICE_X38Y74         FDRE                                         r  R1/RxD_data_reg[4]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.063     1.572    R1/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y73    D1/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y70    D1/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y64    D1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y66    D1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y66    D1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67    D1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67    D1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67    D1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67    D1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y73    D1/button_ff1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y73    D1/button_ff1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70    D1/button_ff2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70    D1/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y64    D1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y64    D1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y73    D1/button_ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y73    D1/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70    D1/button_ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70    D1/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y64    D1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y64    D1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    D1/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk150M_clk_wiz_0
  To Clock:  clk10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.662ns  (logic 1.729ns (30.539%)  route 3.933ns (69.461%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 95.009 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.674    95.009    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    95.891 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.021    97.912    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[72]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.036 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    98.036    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14_n_0
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    98.248 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.164    99.412    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.299    99.711 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.711    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    99.923 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.748   100.671    DIP/D[0]
    SLICE_X39Y71         FDRE                                         r  DIP/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.503   101.506    DIP/clk10M
    SLICE_X39Y71         FDRE                                         r  DIP/B_reg[0]/C
                         clock pessimism             -0.101   101.405    
                         clock uncertainty           -0.235   101.170    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)       -0.256   100.914    DIP/B_reg[0]
  -------------------------------------------------------------------
                         required time                        100.914    
                         arrival time                        -100.671    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.611ns  (logic 1.729ns (30.814%)  route 3.882ns (69.186%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 95.009 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.674    95.009    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    95.891 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.021    97.912    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[72]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.036 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    98.036    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14_n_0
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    98.248 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.164    99.412    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.299    99.711 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.711    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    99.923 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.697   100.620    DIP/D[0]
    SLICE_X40Y71         FDRE                                         r  DIP/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.503   101.506    DIP/clk10M
    SLICE_X40Y71         FDRE                                         r  DIP/R_reg[0]/C
                         clock pessimism             -0.101   101.405    
                         clock uncertainty           -0.235   101.170    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)       -0.242   100.928    DIP/R_reg[0]
  -------------------------------------------------------------------
                         required time                        100.928    
                         arrival time                        -100.620    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.567ns  (logic 1.780ns (31.973%)  route 3.787ns (68.027%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 95.005 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.670    95.005    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    95.887 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.838    97.726    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[89]
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.124    97.850 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    97.850    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X47Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    98.088 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.035    99.123    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.298    99.421 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.421    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    99.659 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.914   100.572    DIP/D[1]
    SLICE_X46Y74         FDRE                                         r  DIP/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X46Y74         FDRE                                         r  DIP/B_reg[1]/C
                         clock pessimism             -0.101   101.395    
                         clock uncertainty           -0.235   101.160    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.219   100.941    DIP/B_reg[1]
  -------------------------------------------------------------------
                         required time                        100.941    
                         arrival time                        -100.572    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.331ns  (logic 1.783ns (33.444%)  route 3.548ns (66.556%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 95.090 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.755    95.090    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    95.972 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.535    97.507    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[12]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    97.631 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    97.631    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X58Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    97.872 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           1.395    99.267    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.298    99.565 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.565    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.238    99.803 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.618   100.421    DIP/D[4]
    SLICE_X40Y75         FDRE                                         r  DIP/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.498   101.501    DIP/clk10M
    SLICE_X40Y75         FDRE                                         r  DIP/B_reg[4]/C
                         clock pessimism             -0.101   101.400    
                         clock uncertainty           -0.235   101.165    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.255   100.910    DIP/B_reg[4]
  -------------------------------------------------------------------
                         required time                        100.910    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.416ns  (logic 1.729ns (31.924%)  route 3.687ns (68.076%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 95.009 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.674    95.009    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    95.891 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.021    97.912    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[72]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.036 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    98.036    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14_n_0
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    98.248 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.164    99.412    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.299    99.711 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.711    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    99.923 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.502   100.425    DIP/D[0]
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.503   101.506    DIP/clk10M
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[0]/C
                         clock pessimism             -0.101   101.405    
                         clock uncertainty           -0.235   101.170    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)       -0.242   100.928    DIP/G_reg[0]
  -------------------------------------------------------------------
                         required time                        100.928    
                         arrival time                        -100.425    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.319ns  (logic 1.783ns (33.523%)  route 3.536ns (66.477%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 95.090 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.755    95.090    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    95.972 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.535    97.507    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[12]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    97.631 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    97.631    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X58Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    97.872 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           1.395    99.267    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.298    99.565 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.565    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.238    99.803 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.606   100.409    DIP/D[4]
    SLICE_X39Y75         FDRE                                         r  DIP/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.498   101.501    DIP/clk10M
    SLICE_X39Y75         FDRE                                         r  DIP/R_reg[4]/C
                         clock pessimism             -0.101   101.400    
                         clock uncertainty           -0.235   101.165    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.241   100.924    DIP/R_reg[4]
  -------------------------------------------------------------------
                         required time                        100.924    
                         arrival time                        -100.409    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.444ns  (logic 1.780ns (32.695%)  route 3.664ns (67.305%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 95.005 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.670    95.005    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    95.887 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.838    97.726    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[89]
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.124    97.850 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    97.850    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X47Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    98.088 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.035    99.123    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.298    99.421 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.421    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    99.659 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.791   100.449    DIP/D[1]
    SLICE_X42Y72         FDRE                                         r  DIP/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.498   101.501    DIP/clk10M
    SLICE_X42Y72         FDRE                                         r  DIP/R_reg[1]/C
                         clock pessimism             -0.101   101.400    
                         clock uncertainty           -0.235   101.165    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)       -0.187   100.978    DIP/R_reg[1]
  -------------------------------------------------------------------
                         required time                        100.978    
                         arrival time                        -100.449    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.257ns  (logic 1.734ns (32.984%)  route 3.523ns (67.016%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 95.086 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.751    95.086    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882    95.968 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.277    97.245    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[59]
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    97.369 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    97.369    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_n_0
    SLICE_X63Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    97.586 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.539    99.125    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.299    99.424 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.424    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    99.636 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.708   100.343    DIP/D[3]
    SLICE_X38Y72         FDRE                                         r  DIP/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.501   101.504    DIP/clk10M
    SLICE_X38Y72         FDRE                                         r  DIP/G_reg[3]/C
                         clock pessimism             -0.101   101.403    
                         clock uncertainty           -0.235   101.168    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)       -0.220   100.948    DIP/G_reg[3]
  -------------------------------------------------------------------
                         required time                        100.948    
                         arrival time                        -100.343    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.252ns  (logic 1.783ns (33.951%)  route 3.469ns (66.049%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 95.090 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.755    95.090    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    95.972 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.535    97.507    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[12]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    97.631 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    97.631    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X58Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    97.872 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           1.395    99.267    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.298    99.565 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.565    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.238    99.803 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.539   100.342    DIP/D[4]
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[4]/C
                         clock pessimism             -0.101   101.397    
                         clock uncertainty           -0.235   101.162    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)       -0.205   100.957    DIP/G_reg[4]
  -------------------------------------------------------------------
                         required time                        100.957    
                         arrival time                        -100.342    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.203ns  (logic 1.734ns (33.329%)  route 3.469ns (66.671%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 95.086 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.751    95.086    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882    95.968 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.277    97.245    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[59]
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    97.369 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    97.369    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_n_0
    SLICE_X63Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    97.586 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.539    99.125    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.299    99.424 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.424    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    99.636 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.653   100.289    DIP/D[3]
    SLICE_X40Y72         FDRE                                         r  DIP/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.501   101.504    DIP/clk10M
    SLICE_X40Y72         FDRE                                         r  DIP/B_reg[3]/C
                         clock pessimism             -0.101   101.403    
                         clock uncertainty           -0.235   101.168    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)       -0.256   100.912    DIP/B_reg[3]
  -------------------------------------------------------------------
                         required time                        100.912    
                         arrival time                        -100.289    
  -------------------------------------------------------------------
                         slack                                  0.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.274ns (35.198%)  route 0.504ns (64.802%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.296     1.015    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.060    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     1.125 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.209     1.334    DIP/D[5]
    SLICE_X42Y74         FDRE                                         r  DIP/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X42Y74         FDRE                                         r  DIP/B_reg[5]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.235     1.112    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)        -0.004     1.108    DIP/B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.274ns (34.751%)  route 0.514ns (65.249%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.296     1.015    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.060    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     1.125 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.219     1.344    DIP/D[5]
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.821     0.823    DIP/clk10M
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[5]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.235     1.113    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.000     1.113    DIP/R_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.280ns (35.053%)  route 0.519ns (64.947%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.288     1.008    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.053    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.071     1.124 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.231     1.354    DIP/D[1]
    SLICE_X41Y73         FDRE                                         r  DIP/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X41Y73         FDRE                                         r  DIP/G_reg[1]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.235     1.115    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.008     1.123    DIP/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.254ns (31.443%)  route 0.554ns (68.557%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.555     0.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.350     1.070    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X42Y72         MUXF7 (Prop_muxf7_S_O)       0.090     1.160 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.204     1.364    DIP/D[2]
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.826     0.828    DIP/clk10M
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[2]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.235     1.118    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.008     1.126    DIP/G_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.271ns (33.750%)  route 0.532ns (66.250%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.294     1.014    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.059 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.059    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.121 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.238     1.359    DIP/D[3]
    SLICE_X40Y72         FDRE                                         r  DIP/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.825     0.827    DIP/clk10M
    SLICE_X40Y72         FDRE                                         r  DIP/B_reg[3]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.235     1.117    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.003     1.120    DIP/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.254ns (31.407%)  route 0.555ns (68.593%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.555     0.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.350     1.070    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X42Y72         MUXF7 (Prop_muxf7_S_O)       0.090     1.160 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.205     1.365    DIP/D[2]
    SLICE_X43Y73         FDRE                                         r  DIP/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.821     0.823    DIP/clk10M
    SLICE_X43Y73         FDRE                                         r  DIP/B_reg[2]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.235     1.113    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.007     1.120    DIP/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.271ns (33.470%)  route 0.539ns (66.530%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.294     1.014    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.059 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.059    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.121 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.245     1.365    DIP/D[3]
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.821     0.823    DIP/clk10M
    SLICE_X42Y73         FDRE                                         r  DIP/R_reg[3]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.235     1.113    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.000     1.113    DIP/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.271ns (33.396%)  route 0.540ns (66.604%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.294     1.014    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.059 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.059    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.121 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.247     1.367    DIP/D[3]
    SLICE_X38Y72         FDRE                                         r  DIP/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.825     0.827    DIP/clk10M
    SLICE_X38Y72         FDRE                                         r  DIP/G_reg[3]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.235     1.117    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)        -0.011     1.106    DIP/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.274ns (33.808%)  route 0.536ns (66.192%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.296     1.015    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.060    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     1.125 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.241     1.366    DIP/D[5]
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[5]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.235     1.112    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)        -0.011     1.101    DIP/G_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.280ns (32.728%)  route 0.576ns (67.272%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.288     1.008    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.053    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.071     1.124 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.288     1.411    DIP/D[1]
    SLICE_X42Y72         FDRE                                         r  DIP/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X42Y72         FDRE                                         r  DIP/R_reg[1]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.235     1.115    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.001     1.116    DIP/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.273ns  (logic 0.704ns (16.474%)  route 3.569ns (83.526%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.807    99.588    DIP/G[7]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.503   101.506    DIP/clk10M
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[0]/C
                         clock pessimism              0.000   101.506    
                         clock uncertainty           -0.221   101.286    
    SLICE_X41Y71         FDRE (Setup_fdre_C_CE)      -0.205   101.081    DIP/G_reg[0]
  -------------------------------------------------------------------
                         required time                        101.081    
                         arrival time                         -99.588    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.273ns  (logic 0.704ns (16.474%)  route 3.569ns (83.526%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.807    99.588    DIP/G[7]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.503   101.506    DIP/clk10M
    SLICE_X41Y71         FDRE                                         r  DIP/G_reg[2]/C
                         clock pessimism              0.000   101.506    
                         clock uncertainty           -0.221   101.286    
    SLICE_X41Y71         FDRE (Setup_fdre_C_CE)      -0.205   101.081    DIP/G_reg[2]
  -------------------------------------------------------------------
                         required time                        101.081    
                         arrival time                         -99.588    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.245ns  (logic 0.704ns (16.582%)  route 3.541ns (83.418%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.779    99.560    DIP/G[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  DIP/G_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.501   101.504    DIP/clk10M
    SLICE_X38Y72         FDRE                                         r  DIP/G_reg[3]/C
                         clock pessimism              0.000   101.504    
                         clock uncertainty           -0.221   101.284    
    SLICE_X38Y72         FDRE (Setup_fdre_C_CE)      -0.169   101.115    DIP/G_reg[3]
  -------------------------------------------------------------------
                         required time                        101.115    
                         arrival time                         -99.560    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.059%)  route 3.423ns (82.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.661    99.441    DIP/G[7]_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  DIP/G_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.500   101.503    DIP/clk10M
    SLICE_X41Y73         FDRE                                         r  DIP/G_reg[1]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.221   101.283    
    SLICE_X41Y73         FDRE (Setup_fdre_C_CE)      -0.205   101.078    DIP/G_reg[1]
  -------------------------------------------------------------------
                         required time                        101.078    
                         arrival time                         -99.441    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.661    99.442    DIP/G[7]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[4]/C
                         clock pessimism              0.000   101.498    
                         clock uncertainty           -0.221   101.278    
    SLICE_X42Y75         FDRE (Setup_fdre_C_CE)      -0.169   101.109    DIP/G_reg[4]
  -------------------------------------------------------------------
                         required time                        101.109    
                         arrival time                         -99.442    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.661    99.442    DIP/G[7]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X42Y75         FDRE                                         r  DIP/G_reg[5]/C
                         clock pessimism              0.000   101.498    
                         clock uncertainty           -0.221   101.278    
    SLICE_X42Y75         FDRE (Setup_fdre_C_CE)      -0.169   101.109    DIP/G_reg[5]
  -------------------------------------------------------------------
                         required time                        101.109    
                         arrival time                         -99.442    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.128ns  (logic 0.704ns (17.053%)  route 3.424ns (82.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.662    99.443    DIP/G[7]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  DIP/G_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.501   101.504    DIP/clk10M
    SLICE_X42Y70         FDRE                                         r  DIP/G_reg[6]/C
                         clock pessimism              0.000   101.504    
                         clock uncertainty           -0.221   101.284    
    SLICE_X42Y70         FDRE (Setup_fdre_C_CE)      -0.169   101.115    DIP/G_reg[6]
  -------------------------------------------------------------------
                         required time                        101.115    
                         arrival time                         -99.443    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/DIPdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.998ns  (logic 0.704ns (17.608%)  route 3.294ns (82.392%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.138    97.909    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.033 f  DIP/DIPdata[7]_i_2/O
                         net (fo=2, routed)           0.463    98.496    DIP/DIPdata[7]_i_2_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    98.620 r  DIP/DIPdata[7]_i_1/O
                         net (fo=8, routed)           0.693    99.313    DIP/DIPdata[7]_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  DIP/DIPdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.496   101.499    DIP/clk10M
    SLICE_X47Y72         FDRE                                         r  DIP/DIPdata_reg[1]/C
                         clock pessimism              0.000   101.499    
                         clock uncertainty           -0.221   101.279    
    SLICE_X47Y72         FDRE (Setup_fdre_C_CE)      -0.205   101.074    DIP/DIPdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.074    
                         arrival time                         -99.313    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.987ns  (logic 0.704ns (17.657%)  route 3.283ns (82.343%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.157    97.928    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.052 f  DIP/G[7]_i_2/O
                         net (fo=2, routed)           0.605    98.657    DIP/G[7]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124    98.781 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.521    99.302    DIP/G[7]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  DIP/G_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X47Y73         FDRE                                         r  DIP/G_reg[7]/C
                         clock pessimism              0.000   101.498    
                         clock uncertainty           -0.221   101.278    
    SLICE_X47Y73         FDRE (Setup_fdre_C_CE)      -0.205   101.073    DIP/G_reg[7]
  -------------------------------------------------------------------
                         required time                        101.073    
                         arrival time                         -99.302    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/DIPdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.960ns  (logic 0.704ns (17.777%)  route 3.256ns (82.223%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 95.315 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712    95.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    95.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           2.138    97.909    DIP/led_OBUF[2]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    98.033 f  DIP/DIPdata[7]_i_2/O
                         net (fo=2, routed)           0.463    98.496    DIP/DIPdata[7]_i_2_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    98.620 r  DIP/DIPdata[7]_i_1/O
                         net (fo=8, routed)           0.655    99.275    DIP/DIPdata[7]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  DIP/DIPdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.493   101.496    DIP/clk10M
    SLICE_X47Y75         FDRE                                         r  DIP/DIPdata_reg[4]/C
                         clock pessimism              0.000   101.496    
                         clock uncertainty           -0.221   101.276    
    SLICE_X47Y75         FDRE (Setup_fdre_C_CE)      -0.205   101.071    DIP/DIPdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.071    
                         arrival time                         -99.275    
  -------------------------------------------------------------------
                         slack                                  1.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.354%)  route 0.243ns (56.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.243     1.860    DIP/state[0]
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  DIP/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    DIP/s_counter[1]_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  DIP/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X43Y74         FDRE                                         r  DIP/s_counter_reg[1]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.221     1.042    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.091     1.133    DIP/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/init_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.340%)  route 0.312ns (62.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.312     1.929    DIP/state[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.974 r  DIP/init[1]_i_1/O
                         net (fo=1, routed)           0.000     1.974    DIP/init[1]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.221     1.044    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.092     1.136    DIP/init_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/init_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.266%)  route 0.313ns (62.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.313     1.930    DIP/state[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.975 r  DIP/init[0]_i_1/O
                         net (fo=1, routed)           0.000     1.975    DIP/init[0]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/init_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.221     1.044    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.092     1.136    DIP/init_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.897%)  route 0.347ns (65.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.347     1.964    DIP/state[0]
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.045     2.009 r  DIP/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    DIP/s_counter[0]_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  DIP/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X43Y74         FDRE                                         r  DIP/s_counter_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.221     1.042    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.092     1.134    DIP/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.102%)  route 0.412ns (68.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.412     2.029    DIP/state[0]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.074 r  DIP/write_i_1__0/O
                         net (fo=1, routed)           0.000     2.074    DIP/write_i_1__0_n_0
    SLICE_X43Y74         FDRE                                         r  DIP/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X43Y74         FDRE                                         r  DIP/write_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.221     1.042    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.092     1.134    DIP/write_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.679%)  route 0.486ns (72.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.486     2.103    DIP/state[0]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  DIP/stop_i_1/O
                         net (fo=1, routed)           0.000     2.148    DIP/stop_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  DIP/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X43Y74         FDRE                                         r  DIP/stop_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.221     1.042    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.092     1.134    DIP/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.307%)  route 0.449ns (70.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.255     1.872    DIP/state[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.194     2.111    DIP/G[7]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  DIP/G_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X47Y73         FDRE                                         r  DIP/G_reg[7]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.221     1.042    
    SLICE_X47Y73         FDRE (Hold_fdre_C_CE)       -0.039     1.003    DIP/G_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/R_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.281     1.898    DIP/state[0]
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.943 r  DIP/R[7]_i_1/O
                         net (fo=9, routed)           0.178     2.121    DIP/CEA2
    SLICE_X40Y71         FDRE                                         r  DIP/R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.826     0.828    DIP/clk10M
    SLICE_X40Y71         FDRE                                         r  DIP/R_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.221     1.048    
    SLICE_X40Y71         FDRE (Hold_fdre_C_CE)       -0.039     1.009    DIP/R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/R_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.402%)  route 0.469ns (71.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.281     1.898    DIP/state[0]
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.943 r  DIP/R[7]_i_1/O
                         net (fo=9, routed)           0.188     2.131    DIP/CEA2
    SLICE_X45Y73         FDRE                                         r  DIP/R_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.821     0.823    DIP/clk10M
    SLICE_X45Y73         FDRE                                         r  DIP/R_reg[7]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.221     1.043    
    SLICE_X45Y73         FDRE (Hold_fdre_C_CE)       -0.039     1.004    DIP/R_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/j_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.075%)  route 0.527ns (73.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.476    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  DIP/state_reg[0]/Q
                         net (fo=13, routed)          0.331     1.948    DIP/state[0]
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.993 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.197     2.190    DIP/j[19]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  DIP/j_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X46Y73         FDRE                                         r  DIP/j_reg[14]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.221     1.042    
    SLICE_X46Y73         FDRE (Hold_fdre_C_R)         0.009     1.051    DIP/j_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  1.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk10M_clk_wiz_0
  To Clock:  clk150M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 DIP/rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.580ns (11.900%)  route 4.294ns (88.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.227 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X44Y70         FDRE                                         r  DIP/rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  DIP/rd_reg[4]/Q
                         net (fo=1, routed)           0.754     2.832    M2/R_reg[7]_0[4]
    SLICE_X44Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.956 r  M2/M1_i_15/O
                         net (fo=44, routed)          3.540     6.496    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.558     8.227    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.126    
                         clock uncertainty           -0.235     7.891    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.325    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 DIP/rd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.716ns (15.343%)  route 3.951ns (84.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.300 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  DIP/rd_reg[8]/Q
                         net (fo=1, routed)           0.722     2.763    M2/R_reg[7]_0[8]
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.297     3.060 r  M2/M1_i_11/O
                         net (fo=44, routed)          3.229     6.289    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.631     8.300    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.199    
                         clock uncertainty           -0.235     7.964    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.398    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 DIP/rd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.973%)  route 3.998ns (85.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 8.223 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X45Y70         FDRE                                         r  DIP/rd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  DIP/rd_reg[15]/Q
                         net (fo=1, routed)           0.429     2.507    M2/R_reg[7]_0[15]
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.631 f  M2/M1_i_4/O
                         net (fo=45, routed)          2.940     5.571    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.124     5.695 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__21/O
                         net (fo=1, routed)           0.629     6.324    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.553     8.223    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.122    
                         clock uncertainty           -0.235     7.886    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.443    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 DIP/rd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.716ns (15.360%)  route 3.945ns (84.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 8.312 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  DIP/rd_reg[8]/Q
                         net (fo=1, routed)           0.722     2.763    M2/R_reg[7]_0[8]
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.297     3.060 r  M2/M1_i_11/O
                         net (fo=44, routed)          3.224     6.284    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.642     8.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.210    
                         clock uncertainty           -0.235     7.975    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.409    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 DIP/rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.580ns (12.526%)  route 4.050ns (87.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 8.304 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  DIP/rd_reg[0]/Q
                         net (fo=1, routed)           0.750     2.828    M2/R_reg[7]_0[0]
    SLICE_X46Y69         LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  M2/M1_i_19/O
                         net (fo=44, routed)          3.301     6.253    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.635     8.304    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.203    
                         clock uncertainty           -0.235     7.968    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     7.402    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 DIP/rd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.716ns (15.539%)  route 3.892ns (84.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 8.295 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  DIP/rd_reg[8]/Q
                         net (fo=1, routed)           0.722     2.763    M2/R_reg[7]_0[8]
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.297     3.060 r  M2/M1_i_11/O
                         net (fo=44, routed)          3.170     6.230    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.626     8.295    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.194    
                         clock uncertainty           -0.235     7.959    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.393    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 DIP/rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.225 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X44Y70         FDRE                                         r  DIP/rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  DIP/rd_reg[4]/Q
                         net (fo=1, routed)           0.754     2.832    M2/R_reg[7]_0[4]
    SLICE_X44Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.956 r  M2/M1_i_15/O
                         net (fo=44, routed)          3.202     6.158    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.556     8.225    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.124    
                         clock uncertainty           -0.235     7.889    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.323    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 DIP/DIPdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.580ns (12.019%)  route 4.246ns (87.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 8.223 - 6.667 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.616     1.618    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  DIP/DIPdata_reg[3]/Q
                         net (fo=1, routed)           0.879     2.953    M2/R_reg[7][3]
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.077 r  M2/M1_i_24/O
                         net (fo=44, routed)          3.367     6.444    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.553     8.223    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.122    
                         clock uncertainty           -0.235     7.886    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241     7.645    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 DIP/rd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.716ns (15.945%)  route 3.774ns (84.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 8.223 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  DIP/rd_reg[8]/Q
                         net (fo=1, routed)           0.722     2.763    M2/R_reg[7]_0[8]
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.297     3.060 r  M2/M1_i_11/O
                         net (fo=44, routed)          3.053     6.113    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.553     8.223    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.122    
                         clock uncertainty           -0.235     7.886    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.320    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 DIP/rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.580ns (12.957%)  route 3.896ns (87.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 8.210 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X43Y70         FDRE                                         r  DIP/rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  DIP/rd_reg[0]/Q
                         net (fo=1, routed)           0.750     2.828    M2/R_reg[7]_0[0]
    SLICE_X46Y69         LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  M2/M1_i_19/O
                         net (fo=44, routed)          3.147     6.099    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.540     8.210    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.109    
                         clock uncertainty           -0.235     7.873    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     7.307    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  1.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DIP/rd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.336%)  route 0.647ns (77.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X44Y72         FDRE                                         r  DIP/rd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/rd_reg[16]/Q
                         net (fo=1, routed)           0.183     0.882    M2/R_reg[7]_0[16]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.927 r  M2/M1_i_3/O
                         net (fo=45, routed)          0.464     1.390    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.819     0.821    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.056     0.876    
                         clock uncertainty            0.235     1.111    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.066     1.177    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DIP/rd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.976%)  route 0.660ns (78.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X45Y70         FDRE                                         r  DIP/rd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DIP/rd_reg[15]/Q
                         net (fo=1, routed)           0.150     0.849    M2/R_reg[7]_0[15]
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  M2/M1_i_4/O
                         net (fo=45, routed)          0.510     1.405    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.819     0.821    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.056     0.876    
                         clock uncertainty            0.235     1.111    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.070     1.181    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DIP/rd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.905%)  route 0.663ns (78.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X44Y72         FDRE                                         r  DIP/rd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/rd_reg[13]/Q
                         net (fo=1, routed)           0.130     0.829    M2/R_reg[7]_0[13]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  M2/M1_i_6/O
                         net (fo=45, routed)          0.533     1.407    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X52Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.823     0.825    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.235     1.115    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.066     1.181    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.959%)  route 0.795ns (81.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.189     0.888    M2/R_reg[7][2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.933 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.606     1.539    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.235     1.157    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DIP/rd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.802%)  route 0.667ns (78.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X45Y70         FDRE                                         r  DIP/rd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DIP/rd_reg[14]/Q
                         net (fo=1, routed)           0.157     0.857    M2/R_reg[7]_0[14]
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.902 r  M2/M1_i_5/O
                         net (fo=45, routed)          0.510     1.412    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.070     1.184    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 DIP/rd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.186ns (18.409%)  route 0.824ns (81.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X45Y70         FDRE                                         r  DIP/rd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DIP/rd_reg[6]/Q
                         net (fo=1, routed)           0.255     0.955    M2/R_reg[7]_0[6]
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.000 r  M2/M1_i_13/O
                         net (fo=44, routed)          0.569     1.569    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.235     1.157    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.340    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.289%)  route 0.831ns (81.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.189     0.888    M2/R_reg[7][2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.933 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.642     1.575    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.871     0.873    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.929    
                         clock uncertainty            0.235     1.164    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.319    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.085%)  route 0.842ns (81.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.189     0.888    M2/R_reg[7][2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.933 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.653     1.586    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.872     0.874    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.235     1.165    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.320    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DIP/rd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.646%)  route 0.868ns (82.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X44Y72         FDRE                                         r  DIP/rd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/rd_reg[10]/Q
                         net (fo=1, routed)           0.203     0.901    M2/R_reg[7]_0[10]
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.946 r  M2/M1_i_9/O
                         net (fo=44, routed)          0.665     1.612    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.235     1.160    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.343    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.817%)  route 0.858ns (82.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X45Y72         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.189     0.888    M2/R_reg[7][2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.933 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.669     1.602    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.877     0.879    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.935    
                         clock uncertainty            0.235     1.170    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.325    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  clk50M_clk_wiz_0
  To Clock:  clk150M_clk_wiz_0

Setup :           44  Failing Endpoints,  Worst Slack       -0.899ns,  Total Violation      -25.599ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.241%)  route 6.458ns (91.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 8.312 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          2.047     8.661    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.642     8.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.210    
                         clock uncertainty           -0.207     8.003    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.762    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.886ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 0.580ns (8.264%)  route 6.438ns (91.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 8.305 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          2.027     8.641    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.635     8.305    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.203    
                         clock uncertainty           -0.207     7.996    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.755    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                 -0.886    

Slack (VIOLATED) :        -0.850ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.580ns (8.307%)  route 6.402ns (91.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 8.304 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.991     8.605    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.635     8.304    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.203    
                         clock uncertainty           -0.207     7.996    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.755    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 -0.850    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 0.580ns (8.423%)  route 6.306ns (91.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 8.223 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.895     8.509    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.553     8.223    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.122    
                         clock uncertainty           -0.207     7.914    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.673    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.580ns (8.446%)  route 6.287ns (91.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 8.210 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.876     8.490    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.540     8.210    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.109    
                         clock uncertainty           -0.207     7.901    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.660    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 -0.829    

Slack (VIOLATED) :        -0.826ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.580ns (8.331%)  route 6.382ns (91.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 8.308 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.970     8.584    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.638     8.308    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.206    
                         clock uncertainty           -0.207     7.999    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.758    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 -0.826    

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.580ns (8.335%)  route 6.379ns (91.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 8.306 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.967     8.581    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.636     8.306    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.204    
                         clock uncertainty           -0.207     7.997    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.756    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                 -0.825    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 0.580ns (8.251%)  route 6.449ns (91.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 8.382 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          2.038     8.652    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.712     8.382    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.281    
                         clock uncertainty           -0.207     8.074    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.833    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 0.580ns (8.378%)  route 6.343ns (91.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.300 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.931     8.545    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.631     8.300    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.199    
                         clock uncertainty           -0.207     7.992    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.751    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.580ns (8.394%)  route 6.330ns (91.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 8.289 - 6.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.620     1.622    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           4.411     6.490    M2/Q[2]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.614 r  M2/M1_i_25/O
                         net (fo=44, routed)          1.919     8.532    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.620     8.289    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.188    
                         clock uncertainty           -0.207     7.981    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241     7.740    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.740    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 -0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 M2/Address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.227ns (23.309%)  route 0.747ns (76.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  M2/Address_reg[11]/Q
                         net (fo=1, routed)           0.115     0.803    M2/Address[11]
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.099     0.902 r  M2/M1_i_8/O
                         net (fo=44, routed)          0.632     1.533    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.207     1.132    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.315    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 M2/Address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.227ns (22.953%)  route 0.762ns (77.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.560     0.562    M2/clk50M
    SLICE_X45Y67         FDRE                                         r  M2/Address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  M2/Address_reg[6]/Q
                         net (fo=1, routed)           0.193     0.882    M2/Address[6]
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.099     0.981 r  M2/M1_i_13/O
                         net (fo=44, routed)          0.569     1.551    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.207     1.129    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 M2/Address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.247ns (28.402%)  route 0.623ns (71.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.556     0.558    M2/clk50M
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  M2/Address_reg[15]/Q
                         net (fo=1, routed)           0.112     0.818    M2/Address[15]
    SLICE_X46Y70         LUT4 (Prop_lut4_I0_O)        0.099     0.917 r  M2/M1_i_4/O
                         net (fo=45, routed)          0.510     1.427    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.819     0.821    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.056     0.876    
                         clock uncertainty            0.207     1.083    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.070     1.153    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 M2/Address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.441%)  route 0.683ns (76.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.556     0.558    M2/clk50M
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  M2/Address_reg[16]/Q
                         net (fo=1, routed)           0.219     0.940    M2/Address[16]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.985 r  M2/M1_i_3/O
                         net (fo=45, routed)          0.464     1.449    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.819     0.821    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.056     0.876    
                         clock uncertainty            0.207     1.083    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.066     1.149    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M2/Address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.227ns (21.310%)  route 0.838ns (78.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  M2/Address_reg[11]/Q
                         net (fo=1, routed)           0.115     0.803    M2/Address[11]
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.099     0.902 r  M2/M1_i_8/O
                         net (fo=44, routed)          0.723     1.625    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.874     0.876    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.932    
                         clock uncertainty            0.207     1.139    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.322    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 M2/Address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.186ns (17.390%)  route 0.884ns (82.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/Address_reg[10]/Q
                         net (fo=1, routed)           0.218     0.919    M2/Address[10]
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.964 r  M2/M1_i_9/O
                         net (fo=44, routed)          0.665     1.629    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.207     1.132    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.315    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 M2/Address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.227ns (21.021%)  route 0.853ns (78.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  M2/Address_reg[11]/Q
                         net (fo=1, routed)           0.115     0.803    M2/Address[11]
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.099     0.902 r  M2/M1_i_8/O
                         net (fo=44, routed)          0.738     1.639    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.872     0.874    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.207     1.137    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.320    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 M2/Address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.209ns (22.729%)  route 0.711ns (77.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.556     0.558    M2/clk50M
    SLICE_X46Y69         FDRE                                         r  M2/Address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  M2/Address_reg[14]/Q
                         net (fo=1, routed)           0.201     0.922    M2/Address[14]
    SLICE_X46Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.967 r  M2/M1_i_5/O
                         net (fo=45, routed)          0.510     1.477    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.207     1.086    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.070     1.156    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 M2/Address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.143%)  route 0.899ns (82.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/Address_reg[10]/Q
                         net (fo=1, routed)           0.218     0.919    M2/Address[10]
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.964 r  M2/M1_i_9/O
                         net (fo=44, routed)          0.681     1.645    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.874     0.876    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.932    
                         clock uncertainty            0.207     1.139    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.322    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 M2/Address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.227ns (21.021%)  route 0.853ns (78.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.558     0.560    M2/clk50M
    SLICE_X41Y69         FDRE                                         r  M2/Address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  M2/Address_reg[11]/Q
                         net (fo=1, routed)           0.115     0.803    M2/Address[11]
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.099     0.902 r  M2/M1_i_8/O
                         net (fo=44, routed)          0.738     1.639    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.207     1.129    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  clk150M_clk_wiz_0
  To Clock:  clk50M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.695ns  (logic 2.033ns (35.696%)  route 3.662ns (64.304%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 15.086 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.751    15.086    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    15.968 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.519    17.487    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[62]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    17.611 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    17.611    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           1.170    18.998    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.299    19.297 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.297    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    19.509 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=4, routed)           0.973    20.483    R1/douta[6]
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.299    20.782 r  R1/data[6]_i_1/O
                         net (fo=1, routed)           0.000    20.782    M2/D[6]
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.495    21.498    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism             -0.101    21.397    
                         clock uncertainty           -0.207    21.190    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)        0.029    21.219    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.219    
                         arrival time                         -20.782    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.778ns  (logic 2.028ns (35.097%)  route 3.750ns (64.903%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 15.009 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.674    15.009    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    15.891 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.021    17.912    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[72]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.036 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    18.036    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14_n_0
    SLICE_X43Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    18.248 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.164    19.412    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.299    19.711 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.711    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    19.923 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.565    20.489    R1/douta[0]
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299    20.788 r  R1/data[0]_i_1/O
                         net (fo=1, routed)           0.000    20.788    M2/D[0]
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500    21.503    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism             -0.101    21.402    
                         clock uncertainty           -0.207    21.195    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)        0.031    21.226    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.226    
                         arrival time                         -20.788    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.745ns  (logic 2.104ns (36.621%)  route 3.641ns (63.379%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 15.005 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.670    15.005    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    15.887 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.838    17.726    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[89]
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.124    17.850 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.850    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X47Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    18.088 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.035    19.123    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.298    19.421 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.421    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    19.659 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.768    20.427    R1/douta[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.324    20.751 r  R1/data[1]_i_1/O
                         net (fo=1, routed)           0.000    20.751    M2/D[1]
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500    21.503    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism             -0.101    21.402    
                         clock uncertainty           -0.207    21.195    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)        0.075    21.270    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.270    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.554ns  (logic 2.063ns (37.145%)  route 3.491ns (62.855%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 15.086 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.751    15.086    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882    15.968 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.277    17.245    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[59]
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.369 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    17.369    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_n_0
    SLICE_X63Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    17.586 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.539    19.125    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.299    19.424 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.424    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    19.636 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.675    20.311    R1/douta[3]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.329    20.640 r  R1/data[3]_i_1/O
                         net (fo=1, routed)           0.000    20.640    M2/D[3]
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    21.504    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism             -0.101    21.403    
                         clock uncertainty           -0.207    21.196    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.075    21.271    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.271    
                         arrival time                         -20.640    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.502ns  (logic 2.081ns (37.825%)  route 3.421ns (62.175%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 15.090 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.755    15.090    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    15.972 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.535    17.507    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[12]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.631 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    17.631    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X58Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    17.872 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           1.395    19.267    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.298    19.565 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.565    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.238    19.803 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.491    20.294    R1/douta[4]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.298    20.592 r  R1/data[4]_i_1/O
                         net (fo=1, routed)           0.000    20.592    M2/D[4]
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498    21.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism             -0.101    21.400    
                         clock uncertainty           -0.207    21.193    
    SLICE_X39Y74         FDRE (Setup_fdre_C_D)        0.031    21.224    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.224    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.462ns  (logic 1.672ns (30.613%)  route 3.790ns (69.387%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 15.097 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.762    15.097    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    15.979 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.424    17.403    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[333]
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.527 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9/O
                         net (fo=1, routed)           1.767    19.294    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I4_O)        0.124    19.418 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.418    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    19.635 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.599    20.234    R1/douta[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.325    20.559 r  R1/data[5]_i_1/O
                         net (fo=1, routed)           0.000    20.559    M2/D[5]
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498    21.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism             -0.101    21.400    
                         clock uncertainty           -0.207    21.193    
    SLICE_X39Y74         FDRE (Setup_fdre_C_D)        0.075    21.268    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -20.559    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.429ns  (logic 2.079ns (38.294%)  route 3.350ns (61.706%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 15.019 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.684    15.019    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    15.901 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.956    17.857    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[103]
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.981 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    17.981    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_15_n_0
    SLICE_X48Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    18.226 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.798    19.024    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.298    19.322 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.322    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I0_O)      0.238    19.560 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.596    20.156    R1/douta[7]
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.292    20.448 r  R1/data[7]_i_2/O
                         net (fo=1, routed)           0.000    20.448    M2/D[7]
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.495    21.498    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism             -0.101    21.397    
                         clock uncertainty           -0.207    21.190    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)        0.075    21.265    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                         -20.448    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.384ns  (logic 2.028ns (37.664%)  route 3.356ns (62.336%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 15.007 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.672    15.007    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882    15.889 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.624    17.513    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[250]
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    17.637    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_11_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    17.854 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.275    19.130    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.299    19.429 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.429    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X42Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    19.638 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.457    20.095    R1/douta[2]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.297    20.392 r  R1/data[2]_i_1/O
                         net (fo=1, routed)           0.000    20.392    M2/D[2]
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    21.504    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism             -0.101    21.403    
                         clock uncertainty           -0.207    21.196    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.031    21.227    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.227    
                         arrival time                         -20.392    
  -------------------------------------------------------------------
                         slack                                  0.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.382ns (42.823%)  route 0.510ns (57.177%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.296     1.015    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.060    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     1.125 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.214     1.340    R1/douta[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.108     1.448 r  R1/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.448    M2/D[5]
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.822     0.824    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.207     1.086    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.107     1.193    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.377ns (41.419%)  route 0.533ns (58.581%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.294     1.014    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.059 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.059    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.121 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.239     1.360    R1/douta[3]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.106     1.466 r  R1/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.466    M2/D[3]
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.207     1.089    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.107     1.196    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.362ns (40.223%)  route 0.538ns (59.777%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.555     0.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.350     1.070    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X42Y72         MUXF7 (Prop_muxf7_S_O)       0.090     1.160 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.188     1.349    R1/douta[2]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.108     1.457 r  R1/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.457    M2/D[2]
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.207     1.089    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092     1.181    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.388ns (41.780%)  route 0.541ns (58.220%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.288     1.008    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.053    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.071     1.124 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.253     1.376    R1/douta[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.108     1.484 r  R1/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.484    M2/D[1]
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.823     0.825    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.207     1.087    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.107     1.194    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.391ns (38.513%)  route 0.624ns (61.487%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.420     1.139    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.184 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.184    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I1_O)      0.074     1.258 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.205     1.463    R1/douta[4]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.108     1.571 r  R1/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.571    M2/D[4]
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.822     0.824    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.207     1.086    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.092     1.178    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.379ns (36.071%)  route 0.672ns (63.929%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y73         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.459     1.179    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.224 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.224    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     1.286 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.212     1.498    R1/douta[0]
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.108     1.606 r  R1/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.606    M2/D[0]
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.823     0.825    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.207     1.087    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.092     1.179    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.368ns (32.976%)  route 0.748ns (67.024%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.555     0.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.519     1.239    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X43Y75         MUXF7 (Prop_muxf7_S_O)       0.093     1.332 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.229     1.562    R1/douta[7]
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.111     1.673 r  R1/data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.673    M2/D[7]
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.820     0.822    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.207     1.084    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.107     1.191    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.357ns (30.794%)  route 0.802ns (69.206%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.555     0.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y70         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.419     1.140    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.085     1.225 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=4, routed)           0.383     1.608    R1/douta[6]
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.108     1.716 r  R1/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.716    M2/D[6]
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.820     0.822    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.207     1.084    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.091     1.175    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk50M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 M2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/Address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.971ns  (logic 0.746ns (18.788%)  route 3.225ns (81.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 15.223 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.620    15.223    M2/clk
    SLICE_X37Y74         FDRE                                         r  M2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419    15.642 r  M2/state_reg[0]/Q
                         net (fo=38, routed)          2.534    18.176    M2/state_reg[0]_0[0]
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.327    18.503 r  M2/Address[7]_i_1/O
                         net (fo=1, routed)           0.690    19.193    M2/Address[7]_i_1_n_0
    SLICE_X44Y69         FDRE                                         r  M2/Address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501    21.504    M2/clk50M
    SLICE_X44Y69         FDRE                                         r  M2/Address_reg[7]/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.193    21.312    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)       -0.305    21.007    M2/Address_reg[7]
  -------------------------------------------------------------------
                         required time                         21.007    
                         arrival time                         -19.193    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 T1/dataReady2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.494ns  (logic 1.066ns (30.510%)  route 2.428ns (69.490%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627    15.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419    15.649 r  T1/dataReady2_reg/Q
                         net (fo=4, routed)           0.635    16.283    M2/dataReadyWire2
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.293    16.576 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984    17.561    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354    17.915 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.809    18.724    M2/data[7]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.495    21.498    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.193    21.306    
    SLICE_X45Y75         FDRE (Setup_fdre_C_CE)      -0.413    20.893    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                         -18.724    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 T1/dataReady2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.494ns  (logic 1.066ns (30.510%)  route 2.428ns (69.490%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627    15.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419    15.649 r  T1/dataReady2_reg/Q
                         net (fo=4, routed)           0.635    16.283    M2/dataReadyWire2
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.293    16.576 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984    17.561    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354    17.915 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.809    18.724    M2/data[7]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.495    21.498    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.193    21.306    
    SLICE_X45Y75         FDRE (Setup_fdre_C_CE)      -0.413    20.893    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                         -18.724    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 T1/dataReady2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.420ns  (logic 1.066ns (31.168%)  route 2.354ns (68.832%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627    15.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419    15.649 r  T1/dataReady2_reg/Q
                         net (fo=4, routed)           0.635    16.283    M2/dataReadyWire2
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.293    16.576 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984    17.561    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354    17.915 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.735    18.650    M2/data[7]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500    21.503    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.193    21.311    
    SLICE_X39Y73         FDRE (Setup_fdre_C_CE)      -0.413    20.898    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         20.898    
                         arrival time                         -18.650    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 T1/dataReady2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.420ns  (logic 1.066ns (31.168%)  route 2.354ns (68.832%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627    15.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419    15.649 r  T1/dataReady2_reg/Q
                         net (fo=4, routed)           0.635    16.283    M2/dataReadyWire2
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.293    16.576 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984    17.561    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354    17.915 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.735    18.650    M2/data[7]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500    21.503    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.193    21.311    
    SLICE_X39Y73         FDRE (Setup_fdre_C_CE)      -0.413    20.898    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         20.898    
                         arrival time                         -18.650    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 T1/dataReady2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.371ns  (logic 1.066ns (31.625%)  route 2.305ns (68.375%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627    15.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419    15.649 r  T1/dataReady2_reg/Q
                         net (fo=4, routed)           0.635    16.283    M2/dataReadyWire2
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.293    16.576 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984    17.561    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354    17.915 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.686    18.600    M2/data[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498    21.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism              0.000    21.501    
                         clock uncertainty           -0.193    21.309    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.413    20.896    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         20.896    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 T1/dataReady2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.371ns  (logic 1.066ns (31.625%)  route 2.305ns (68.375%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627    15.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419    15.649 r  T1/dataReady2_reg/Q
                         net (fo=4, routed)           0.635    16.283    M2/dataReadyWire2
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.293    16.576 f  M2/data[7]_i_3/O
                         net (fo=5, routed)           0.984    17.561    M2/data[7]_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.354    17.915 r  M2/data[7]_i_1/O
                         net (fo=8, routed)           0.686    18.600    M2/data[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498    21.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism              0.000    21.501    
                         clock uncertainty           -0.193    21.309    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.413    20.896    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         20.896    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 M2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.334ns  (logic 0.718ns (21.533%)  route 2.616ns (78.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 15.223 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.620    15.223    M2/clk
    SLICE_X37Y74         FDRE                                         r  M2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419    15.642 r  M2/state_reg[0]/Q
                         net (fo=38, routed)          1.833    17.475    M2/state_reg[0]_0[0]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.299    17.774 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.783    18.557    M2/k[17]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.502    21.505    M2/clk50M
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[0]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.193    21.313    
    SLICE_X48Y67         FDRE (Setup_fdre_C_R)       -0.429    20.884    M2/k_reg[0]
  -------------------------------------------------------------------
                         required time                         20.884    
                         arrival time                         -18.557    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 M2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.334ns  (logic 0.718ns (21.533%)  route 2.616ns (78.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 15.223 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.620    15.223    M2/clk
    SLICE_X37Y74         FDRE                                         r  M2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419    15.642 r  M2/state_reg[0]/Q
                         net (fo=38, routed)          1.833    17.475    M2/state_reg[0]_0[0]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.299    17.774 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.783    18.557    M2/k[17]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.502    21.505    M2/clk50M
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[1]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.193    21.313    
    SLICE_X48Y67         FDRE (Setup_fdre_C_R)       -0.429    20.884    M2/k_reg[1]
  -------------------------------------------------------------------
                         required time                         20.884    
                         arrival time                         -18.557    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 M2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.334ns  (logic 0.718ns (21.533%)  route 2.616ns (78.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 15.223 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.620    15.223    M2/clk
    SLICE_X37Y74         FDRE                                         r  M2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.419    15.642 r  M2/state_reg[0]/Q
                         net (fo=38, routed)          1.833    17.475    M2/state_reg[0]_0[0]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.299    17.774 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.783    18.557    M2/k[17]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.502    21.505    M2/clk50M
    SLICE_X48Y67         FDRE                                         r  M2/k_reg[2]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.193    21.313    
    SLICE_X48Y67         FDRE (Setup_fdre_C_R)       -0.429    20.884    M2/k_reg[2]
  -------------------------------------------------------------------
                         required time                         20.884    
                         arrival time                         -18.557    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 T1/IdleSignal2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/dataFinished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.577%)  route 0.205ns (52.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.480    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/IdleSignal2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  T1/IdleSignal2_reg/Q
                         net (fo=6, routed)           0.205     1.826    M2/IdleWire2
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  M2/dataFinished_i_1/O
                         net (fo=1, routed)           0.000     1.871    M2/dataFinished_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.827     0.829    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.021    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120     1.141    M2/dataFinished_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.706%)  route 0.220ns (51.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X38Y74         FDRE                                         r  R1/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  R1/RxD_data_reg[5]/Q
                         net (fo=1, routed)           0.220     1.858    R1/RxD_data[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  R1/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.903    M2/D[5]
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.822     0.824    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.193     1.016    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.107     1.123    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 R1/dataDone_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/kWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.311%)  route 0.234ns (55.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.556     1.475    R1/clk
    SLICE_X44Y73         FDRE                                         r  R1/dataDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  R1/dataDone_reg/Q
                         net (fo=5, routed)           0.234     1.850    M2/dataDoneWire
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.895 r  M2/kWrite_i_1/O
                         net (fo=1, routed)           0.000     1.895    M2/kWrite_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  M2/kWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.826     0.828    M2/clk50M
    SLICE_X45Y69         FDRE                                         r  M2/kWrite_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.193     1.020    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.091     1.111    M2/kWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.272%)  route 0.215ns (50.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X38Y74         FDRE                                         r  R1/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  R1/RxD_data_reg[4]/Q
                         net (fo=1, routed)           0.215     1.854    R1/RxD_data[4]
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.899 r  R1/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.899    M2/D[4]
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.822     0.824    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.193     1.016    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.092     1.108    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.184ns (40.953%)  route 0.265ns (59.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X40Y74         FDRE                                         r  R1/RxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[1]/Q
                         net (fo=1, routed)           0.265     1.881    R1/RxD_data[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.043     1.924 r  R1/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    M2/D[1]
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.823     0.825    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.193     1.017    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.107     1.124    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.992%)  route 0.268ns (59.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.556     1.475    R1/clk
    SLICE_X40Y73         FDRE                                         r  R1/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  R1/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.268     1.884    R1/RxD_data[0]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.929 r  R1/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    M2/D[0]
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.823     0.825    M2/clk50M
    SLICE_X39Y73         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.193     1.017    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.092     1.109    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.749%)  route 0.258ns (55.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X38Y74         FDRE                                         r  R1/RxD_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  R1/RxD_data_reg[2]/Q
                         net (fo=1, routed)           0.258     1.896    R1/RxD_data[2]
    SLICE_X41Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.941 r  R1/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.941    M2/D[2]
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.019    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092     1.111    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.208ns (38.858%)  route 0.327ns (61.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.474    R1/clk
    SLICE_X38Y74         FDRE                                         r  R1/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  R1/RxD_data_reg[3]/Q
                         net (fo=1, routed)           0.327     1.966    R1/RxD_data[3]
    SLICE_X41Y72         LUT3 (Prop_lut3_I0_O)        0.044     2.010 r  R1/data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.010    M2/D[3]
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.825     0.827    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.019    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.107     1.126    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.185ns (34.697%)  route 0.348ns (65.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.560     1.479    M2/clk
    SLICE_X37Y72         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  M2/state_reg[1]/Q
                         net (fo=47, routed)          0.348     1.969    M2/state[1]
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.044     2.013 r  M2/i[9]_i_1/O
                         net (fo=1, routed)           0.000     2.013    M2/i[9]_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.826     0.828    M2/clk50M
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[9]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.193     1.020    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.107     1.127    M2/i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.190ns (35.596%)  route 0.344ns (64.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.560     1.479    M2/clk
    SLICE_X37Y72         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  M2/state_reg[1]/Q
                         net (fo=47, routed)          0.344     1.964    M2/state[1]
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.049     2.013 r  M2/i[15]_i_1/O
                         net (fo=1, routed)           0.000     2.013    M2/i[15]_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.826     0.828    M2/clk50M
    SLICE_X43Y69         FDRE                                         r  M2/i_reg[15]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.193     1.020    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.107     1.127    M2/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  clk50M_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 M2/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.456ns (5.518%)  route 7.808ns (94.482%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.613     1.615    M2/clk50M
    SLICE_X45Y75         FDRE                                         r  M2/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     2.071 r  M2/data_reg[6]/Q
                         net (fo=2, routed)           7.808     9.879    T1/Q[6]
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[6]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)       -0.062    14.672    T1/full_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/txd_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 1.028ns (13.045%)  route 6.853ns (86.955%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.624     1.626    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  M2/dataFinished_reg/Q
                         net (fo=8, routed)           4.461     6.605    T1/dataFinishWire2
    SLICE_X35Y70         LUT5 (Prop_lut5_I4_O)        0.150     6.755 r  T1/counter[9]_i_1/O
                         net (fo=14, routed)          0.839     7.594    T1/bit_index
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.360     7.954 r  T1/txd_i_1/O
                         net (fo=1, routed)           1.553     9.507    T1/txd_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  T1/txd_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507    14.930    T1/clk
    SLICE_X37Y71         FDRE                                         r  T1/txd_reg/C
                         clock pessimism              0.000    14.930    
                         clock uncertainty           -0.193    14.737    
    SLICE_X37Y71         FDRE (Setup_fdre_C_CE)      -0.413    14.324    T1/txd_reg
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[1]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[2]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[3]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[4]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[5]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[6]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.773ns (10.249%)  route 6.769ns (89.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.619     1.621    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.943     6.042    M2/dataSentWire2
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.337 r  M2/full_data[7]_i_1/O
                         net (fo=7, routed)           2.827     9.164    T1/full_data_reg[7]_0
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.927    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[7]/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X39Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.529    T1/full_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.668ns (10.088%)  route 5.954ns (89.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.624     1.626    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  M2/dataFinished_reg/Q
                         net (fo=8, routed)           4.461     6.605    T1/dataFinishWire2
    SLICE_X35Y70         LUT5 (Prop_lut5_I4_O)        0.150     6.755 r  T1/counter[9]_i_1/O
                         net (fo=14, routed)          1.493     8.248    T1/bit_index
    SLICE_X34Y69         FDRE                                         r  T1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.931    T1/clk
    SLICE_X34Y69         FDRE                                         r  T1/counter_reg[2]/C
                         clock pessimism              0.000    14.931    
                         clock uncertainty           -0.193    14.738    
    SLICE_X34Y69         FDRE (Setup_fdre_C_R)       -0.732    14.006    T1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 M2/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.367ns (8.799%)  route 3.804ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.498     1.501    M2/clk50M
    SLICE_X39Y74         FDRE                                         r  M2/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.367     1.868 r  M2/data_reg[4]/Q
                         net (fo=2, routed)           3.804     5.672    T1/Q[4]
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.622     5.225    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[4]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.193     5.417    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.199     5.616    T1/full_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.616    
                         arrival time                           5.672    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.367ns (8.746%)  route 3.829ns (91.254%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.501     1.504    M2/clk50M
    SLICE_X41Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.367     1.871 r  M2/data_reg[2]/Q
                         net (fo=2, routed)           3.829     5.701    T1/Q[2]
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.622     5.225    T1/clk
    SLICE_X39Y72         FDRE                                         r  T1/full_data_reg[2]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.193     5.417    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.161     5.578    T1/full_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                           5.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/FSM_onehot_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.623ns (14.148%)  route 3.780ns (85.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500     1.503    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.385     1.888 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.780     5.669    T1/dataSentWire2
    SLICE_X37Y70         LUT3 (Prop_lut3_I1_O)        0.238     5.907 r  T1/FSM_onehot_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.907    T1/FSM_onehot_next_state[2]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  T1/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/FSM_onehot_next_state_reg[2]/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.193     5.422    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.269     5.691    T1/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           5.907    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/dataReady2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.644ns (14.556%)  route 3.780ns (85.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500     1.503    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.385     1.888 f  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.780     5.669    T1/dataSentWire2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.259     5.928 r  T1/dataReady2_i_1/O
                         net (fo=1, routed)           0.000     5.928    T1/dataReady2_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/dataReady2_reg/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.193     5.422    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.289     5.711    T1/dataReady2_reg
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.928    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.623ns (14.129%)  route 3.786ns (85.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.500     1.503    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.385     1.888 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           3.786     5.675    T1/dataSentWire2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.238     5.913 r  T1/full_data[8]_i_1/O
                         net (fo=1, routed)           0.000     5.913    T1/full_data[8]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  T1/full_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/full_data_reg[8]/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.193     5.422    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.270     5.692    T1/full_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.692    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.518ns (11.488%)  route 3.991ns (88.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.504     1.507    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418     1.925 f  M2/dataFinished_reg/Q
                         net (fo=8, routed)           3.991     5.916    T1/dataFinishWire2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.100     6.016 r  T1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.016    T1/counter[0]_i_1_n_0
    SLICE_X35Y70         FDRE                                         r  T1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X35Y70         FDRE                                         r  T1/counter_reg[0]/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.193     5.422    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.269     5.691    T1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           6.016    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/IdleSignal2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.618ns (13.599%)  route 3.926ns (86.401%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.504     1.507    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418     1.925 r  M2/dataFinished_reg/Q
                         net (fo=8, routed)           3.164     5.089    T1/dataFinishWire2
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.100     5.189 r  T1/IdleSignal2_i_2/O
                         net (fo=1, routed)           0.763     5.952    T1/IdleSignal2_i_2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.100     6.052 r  T1/IdleSignal2_i_1/O
                         net (fo=1, routed)           0.000     6.052    T1/IdleSignal2_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  T1/IdleSignal2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X37Y70         FDRE                                         r  T1/IdleSignal2_reg/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.193     5.422    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.270     5.692    T1/IdleSignal2_reg
  -------------------------------------------------------------------
                         required time                         -5.692    
                         arrival time                           6.052    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.618ns (13.532%)  route 3.949ns (86.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          1.504     1.507    M2/clk50M
    SLICE_X38Y70         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418     1.925 r  M2/dataFinished_reg/Q
                         net (fo=8, routed)           3.014     4.940    T1/dataFinishWire2
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.100     5.040 r  T1/FSM_onehot_next_state[2]_i_2/O
                         net (fo=2, routed)           0.935     5.975    T1/FSM_onehot_next_state[2]_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.100     6.075 r  T1/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.075    T1/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  T1/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.230    T1/clk
    SLICE_X36Y70         FDRE                                         r  T1/FSM_onehot_next_state_reg[0]/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.193     5.422    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.269     5.691    T1/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           6.075    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/FSM_onehot_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.246ns (11.287%)  route 1.934ns (88.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.556     0.558    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148     0.706 f  M2/dataSent_reg/Q
                         net (fo=8, routed)           1.934     2.639    T1/dataSentWire2
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.098     2.737 r  T1/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.737    T1/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  T1/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.830     1.995    T1/clk
    SLICE_X36Y70         FDRE                                         r  T1/FSM_onehot_next_state_reg[1]/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.193     2.187    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.092     2.279    T1/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 M2/dataSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.246ns (10.699%)  route 2.053ns (89.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=67, routed)          0.556     0.558    M2/clk50M
    SLICE_X42Y71         FDRE                                         r  M2/dataSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  M2/dataSent_reg/Q
                         net (fo=8, routed)           2.053     2.759    T1/dataSentWire2
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.098     2.857 r  T1/full_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.857    T1/full_data[0]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  T1/full_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.828     1.993    T1/clk
    SLICE_X38Y71         FDRE                                         r  T1/full_data_reg[0]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.193     2.185    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.120     2.305    T1/full_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.551    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 5.038ns (65.037%)  route 2.708ns (34.963%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          2.708     4.193    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.746 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.746    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 4.998ns (68.176%)  route 2.333ns (31.824%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch1_IBUF_inst/O
                         net (fo=3, routed)           2.333     3.811    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.331 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.331    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 5.015ns (68.708%)  route 2.284ns (31.292%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           2.284     3.764    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.299 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.299    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 5.028ns (69.332%)  route 2.224ns (30.668%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          2.224     3.701    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.252 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.252    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.467ns (73.678%)  route 0.524ns (26.322%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch1_IBUF_inst/O
                         net (fo=3, routed)           0.524     0.769    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.991 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.991    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.484ns (74.010%)  route 0.521ns (25.990%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           0.521     0.768    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.005 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.005    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.496ns (74.250%)  route 0.519ns (25.750%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          0.519     0.764    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.015 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.015    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.506ns (68.921%)  route 0.679ns (31.079%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          0.679     0.932    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.185 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.185    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     6.809    clkDiv/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    clkDiv/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clkDiv/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    clkDiv/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkDiv/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clkDiv/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    clkDiv/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkDiv/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/txd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.011ns (44.829%)  route 4.937ns (55.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.626     5.229    T1/clk
    SLICE_X37Y71         FDRE                                         r  T1/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  T1/txd_reg/Q
                         net (fo=1, routed)           4.937    10.621    txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.177 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    14.177    txd
    D4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 4.008ns (67.783%)  route 1.905ns (32.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.712     5.315    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  D3/transmit_reg/Q
                         net (fo=7, routed)           1.905     7.676    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.227 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.227    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.393ns (75.431%)  route 0.454ns (24.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.595     1.514    D3/clk
    SLICE_X4Y80          FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  D3/transmit_reg/Q
                         net (fo=7, routed)           0.454     2.109    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.362 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.362    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/txd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.397ns (42.374%)  route 1.900ns (57.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.560     1.479    T1/clk
    SLICE_X37Y71         FDRE                                         r  T1/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  T1/txd_reg/Q
                         net (fo=1, routed)           1.900     3.520    txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.776 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.776    txd
    D4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk150M_clk_wiz_0

Max Delay           974 Endpoints
Min Delay           974 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.320ns  (logic 1.609ns (17.265%)  route 7.711ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          4.053     5.539    M2/led_OBUF[2]
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.663 r  M2/M1_i_26/O
                         net (fo=44, routed)          3.658     9.320    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.712     1.715    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.281ns  (logic 1.609ns (17.339%)  route 7.671ns (82.661%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          4.132     5.617    M2/led_OBUF[2]
    SLICE_X44Y68         LUT4 (Prop_lut4_I1_O)        0.124     5.741 r  M2/M1_i_15/O
                         net (fo=44, routed)          3.540     9.281    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.558     1.561    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.609ns (17.650%)  route 7.508ns (82.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          4.053     5.539    M2/led_OBUF[2]
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.663 r  M2/M1_i_26/O
                         net (fo=44, routed)          3.454     9.117    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.642     1.645    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.098ns  (logic 1.609ns (17.687%)  route 7.489ns (82.313%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          3.912     5.397    M2/led_OBUF[2]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.521 r  M2/M1_i_27/O
                         net (fo=44, routed)          3.577     9.098    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.635     1.638    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.087ns  (logic 1.609ns (17.708%)  route 7.478ns (82.292%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          3.912     5.397    M2/led_OBUF[2]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.521 r  M2/M1_i_27/O
                         net (fo=44, routed)          3.566     9.087    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.642     1.645    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.036ns  (logic 1.609ns (17.807%)  route 7.427ns (82.193%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          4.053     5.539    M2/led_OBUF[2]
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.663 r  M2/M1_i_26/O
                         net (fo=44, routed)          3.374     9.036    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.715     1.718    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.009ns  (logic 1.609ns (17.861%)  route 7.400ns (82.139%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          4.134     5.619    M2/led_OBUF[2]
    SLICE_X44Y68         LUT4 (Prop_lut4_I1_O)        0.124     5.743 r  M2/M1_i_16/O
                         net (fo=44, routed)          3.266     9.009    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.635     1.638    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.005ns  (logic 1.609ns (17.869%)  route 7.396ns (82.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          3.912     5.397    M2/led_OBUF[2]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.521 r  M2/M1_i_27/O
                         net (fo=44, routed)          3.484     9.005    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.715     1.718    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.995ns  (logic 1.609ns (17.890%)  route 7.386ns (82.110%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          3.912     5.397    M2/led_OBUF[2]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.521 r  M2/M1_i_27/O
                         net (fo=44, routed)          3.473     8.995    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.767     1.770    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.987ns  (logic 1.609ns (17.905%)  route 7.378ns (82.095%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          4.053     5.539    M2/led_OBUF[2]
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.663 r  M2/M1_i_26/O
                         net (fo=44, routed)          3.325     8.987    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         1.726     1.729    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.290ns (14.072%)  route 1.771ns (85.928%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.307     1.552    M2/led_OBUF[3]
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.597 r  M2/M1_i_3/O
                         net (fo=45, routed)          0.464     2.061    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.819     0.821    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.290ns (13.961%)  route 1.787ns (86.039%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.182     1.427    M2/led_OBUF[3]
    SLICE_X39Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.472 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.606     2.077    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.290ns (13.894%)  route 1.797ns (86.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.288     1.533    M2/led_OBUF[3]
    SLICE_X46Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.578 r  M2/M1_i_5/O
                         net (fo=45, routed)          0.510     2.087    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y77         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.290ns (13.725%)  route 1.823ns (86.275%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.313     1.558    M2/led_OBUF[3]
    SLICE_X46Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.603 r  M2/M1_i_4/O
                         net (fo=45, routed)          0.510     2.113    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.819     0.821    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y75         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.290ns (13.724%)  route 1.823ns (86.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.182     1.427    M2/led_OBUF[3]
    SLICE_X39Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.472 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.642     2.113    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.871     0.873    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.290ns (13.671%)  route 1.831ns (86.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.123     1.368    M2/led_OBUF[3]
    SLICE_X39Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.413 r  M2/M1_i_24/O
                         net (fo=44, routed)          0.708     2.121    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.870     0.872    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.290ns (13.650%)  route 1.835ns (86.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.182     1.427    M2/led_OBUF[3]
    SLICE_X39Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.472 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.653     2.125    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.872     0.874    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.290ns (13.607%)  route 1.841ns (86.393%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.308     1.553    M2/led_OBUF[3]
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.598 r  M2/M1_i_6/O
                         net (fo=45, routed)          0.533     2.131    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X52Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.823     0.825    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.138ns  (logic 0.290ns (13.567%)  route 1.848ns (86.433%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.216     1.461    M2/led_OBUF[3]
    SLICE_X41Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.506 r  M2/M1_i_8/O
                         net (fo=44, routed)          0.632     2.138    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.290ns (13.551%)  route 1.850ns (86.449%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=29, routed)          1.182     1.427    M2/led_OBUF[3]
    SLICE_X39Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.472 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.669     2.140    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=236, routed)         0.877     0.879    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            R1/RxD_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 1.490ns (28.067%)  route 3.818ns (71.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           3.818     5.308    R1/RxD_IBUF
    SLICE_X52Y79         FDRE                                         r  R1/RxD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.493     4.916    R1/clk
    SLICE_X52Y79         FDRE                                         r  R1/RxD_in_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DIP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.610ns (31.153%)  route 3.558ns (68.847%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  rst_IBUF_inst/O
                         net (fo=3, routed)           3.558     5.043    DIP/reset
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.167 r  DIP/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.167    DIP/state[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.502     4.925    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            D2/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.486ns (36.337%)  route 2.603ns (63.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.603     4.089    D2/reset
    SLICE_X37Y66         FDRE                                         r  D2/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512     4.935    D2/clk
    SLICE_X37Y66         FDRE                                         r  D2/button_ff1_reg/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            DIP/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 1.609ns (40.378%)  route 2.376ns (59.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=29, routed)          2.376     3.861    DIP/led_OBUF[0]
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.985 r  DIP/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.985    DIP/next_state[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  DIP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.502     4.925    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/next_state_reg[0]/C

Slack:                    inf
  Source:                 transmit
                            (input port)
  Destination:            D1/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 1.477ns (43.549%)  route 1.914ns (56.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  transmit (IN)
                         net (fo=0)                   0.000     0.000    transmit
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  transmit_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.391    D1/transmit_IBUF
    SLICE_X30Y73         FDRE                                         r  D1/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.505     4.928    D1/clk
    SLICE_X30Y73         FDRE                                         r  D1/button_ff1_reg/C

Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            M2/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 1.628ns (52.168%)  route 1.492ns (47.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  switch1_IBUF_inst/O
                         net (fo=3, routed)           1.492     2.970    M2/led_OBUF[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.150     3.120 r  M2/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.120    M2/next_state[1]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.603     5.026    M2/clk
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[1]/C

Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            M2/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.602ns (51.766%)  route 1.492ns (48.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch1_IBUF_inst/O
                         net (fo=3, routed)           1.492     2.970    M2/led_OBUF[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.094 r  M2/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.094    M2/next_state[0]_i_1__0_n_0
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.603     5.026    M2/clk
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[0]/C

Slack:                    inf
  Source:                 DIP_button
                            (input port)
  Destination:            D3/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.365ns  (logic 1.467ns (62.041%)  route 0.898ns (37.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  DIP_button (IN)
                         net (fo=0)                   0.000     0.000    DIP_button
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  DIP_button_IBUF_inst/O
                         net (fo=1, routed)           0.898     2.365    D3/DIP_button_IBUF
    SLICE_X2Y80          FDRE                                         r  D3/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.594     5.017    D3/clk
    SLICE_X2Y80          FDRE                                         r  D3/button_ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIP_button
                            (input port)
  Destination:            D3/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.235ns (41.137%)  route 0.337ns (58.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  DIP_button (IN)
                         net (fo=0)                   0.000     0.000    DIP_button
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  DIP_button_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.572    D3/DIP_button_IBUF
    SLICE_X2Y80          FDRE                                         r  D3/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.867     2.032    D3/clk
    SLICE_X2Y80          FDRE                                         r  D3/button_ff1_reg/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            M2/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.292ns (37.495%)  route 0.487ns (62.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switch2_IBUF_inst/O
                         net (fo=3, routed)           0.487     0.735    M2/led_OBUF[1]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  M2/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.780    M2/next_state[0]_i_1__0_n_0
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.875     2.040    M2/clk
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[0]/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            M2/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.293ns (37.575%)  route 0.487ns (62.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           0.487     0.735    M2/led_OBUF[1]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.046     0.781 r  M2/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.781    M2/next_state[1]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.875     2.040    M2/clk
    SLICE_X0Y89          FDRE                                         r  M2/next_state_reg[1]/C

Slack:                    inf
  Source:                 transmit
                            (input port)
  Destination:            D1/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.244ns (21.360%)  route 0.900ns (78.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  transmit (IN)
                         net (fo=0)                   0.000     0.000    transmit
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  transmit_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.144    D1/transmit_IBUF
    SLICE_X30Y73         FDRE                                         r  D1/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.992    D1/clk
    SLICE_X30Y73         FDRE                                         r  D1/button_ff1_reg/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            DIP/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.290ns (23.824%)  route 0.927ns (76.176%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch4_IBUF_inst/O
                         net (fo=29, routed)          0.927     1.172    DIP/led_OBUF[1]
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.217 r  DIP/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.217    DIP/next_state[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  DIP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.825     1.990    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/next_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            D2/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.254ns (19.013%)  route 1.080ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rst_IBUF_inst/O
                         net (fo=3, routed)           1.080     1.334    D2/reset
    SLICE_X37Y66         FDRE                                         r  D2/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.834     1.999    D2/clk
    SLICE_X37Y66         FDRE                                         r  D2/button_ff1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DIP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.299ns (17.178%)  route 1.440ns (82.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.693    DIP/reset
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.738 r  DIP/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    DIP/state[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.825     1.990    DIP/clk
    SLICE_X37Y74         FDRE                                         r  DIP/state_reg[0]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            R1/RxD_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.028ns  (logic 0.257ns (12.693%)  route 1.771ns (87.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           1.771     2.028    R1/RxD_IBUF
    SLICE_X52Y79         FDRE                                         r  R1/RxD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.823     1.988    R1/clk
    SLICE_X52Y79         FDRE                                         r  R1/RxD_in_reg/C





