<profile>

<section name = "Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_40_14'" level="0">
<item name = "Date">Fri Mar 21 12:05:07 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.147 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 9, 9, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_40_1">8, 8, 1, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 43, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_17_3_64_1_1_U3482">sparsemux_17_3_64_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_40_fu_145_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln40_fu_139_p2">icmp, 0, 0, 12, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="i_46_fu_66">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_46_fu_66">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_40_14, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_40_14, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_40_14, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_40_14, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_40_14, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_40_14, return value</column>
<column name="result_l1_0_load_1">in, 64, ap_none, result_l1_0_load_1, scalar</column>
<column name="result_l1_0_1_load_1">in, 64, ap_none, result_l1_0_1_load_1, scalar</column>
<column name="result_l1_0_2_load_1">in, 64, ap_none, result_l1_0_2_load_1, scalar</column>
<column name="result_l1_0_3_load_1">in, 64, ap_none, result_l1_0_3_load_1, scalar</column>
<column name="result_l1_0_4_load_1">in, 64, ap_none, result_l1_0_4_load_1, scalar</column>
<column name="result_l1_0_5_load_1">in, 64, ap_none, result_l1_0_5_load_1, scalar</column>
<column name="result_l1_0_6_load_1">in, 64, ap_none, result_l1_0_6_load_1, scalar</column>
<column name="result_l1_0_7_load_1">in, 64, ap_none, result_l1_0_7_load_1, scalar</column>
<column name="input_T_0_2_address0">out, 3, ap_memory, input_T_0_2, array</column>
<column name="input_T_0_2_ce0">out, 1, ap_memory, input_T_0_2, array</column>
<column name="input_T_0_2_we0">out, 1, ap_memory, input_T_0_2, array</column>
<column name="input_T_0_2_d0">out, 64, ap_memory, input_T_0_2, array</column>
</table>
</item>
</section>
</profile>
