<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Kactus2: VhdlPortMap Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>VhdlPortMap Class Reference</h1><!-- doxytag: class="VhdlPortMap" --><a class="el" href="class_vhdl_port_map.html" title="VhdlPortMap represents a port and it&#39;s optional bounds in vhdl.">VhdlPortMap</a> represents a port and it's optional bounds in vhdl.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="vhdlportmap_8h-source.html">vhdlportmap.h</a>&gt;</code>
<p>

<p>
<a href="class_vhdl_port_map-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#d1f8f4decc60674354b1c093b846cf20">VhdlPortMap</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The default constructor.  <a href="#d1f8f4decc60674354b1c093b846cf20"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#b6a08e3da36462b092f19e0932cf7072">VhdlPortMap</a> (const QString &amp;name, unsigned int size=1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The constructor.  <a href="#b6a08e3da36462b092f19e0932cf7072"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#f5e579534c9ea06374a9f32ffb0c262b">VhdlPortMap</a> (const QString &amp;name, int leftBound, int rightBound)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The constructor.  <a href="#f5e579534c9ea06374a9f32ffb0c262b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#337dba1cca265de47467044f405ef525">VhdlPortMap</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;other)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Copy constructor.  <a href="#337dba1cca265de47467044f405ef525"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#ec1d4a902f2ac78a39a2311c0364d5c2">operator=</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;other)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Assignment operator.  <a href="#ec1d4a902f2ac78a39a2311c0364d5c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#17242222611eae7429a1210f8e2bcb46">operator==</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;other) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The operator ==.  <a href="#17242222611eae7429a1210f8e2bcb46"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#694748d69642e4d5b773642ce3e2aa53">operator!=</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;other) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The operator !=.  <a href="#694748d69642e4d5b773642ce3e2aa53"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#a59babfaaefc34f59bb74847df5bef67">operator&lt;</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;other) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The operator &lt;.  <a href="#a59babfaaefc34f59bb74847df5bef67"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#061949d3b23e45900dee5b3dec5d0c6d">operator&gt;</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;other) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The operator &gt;.  <a href="#061949d3b23e45900dee5b3dec5d0c6d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#31058469bd5ebc8181ef5d75a29990ad">~VhdlPortMap</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The destructor.  <a href="#31058469bd5ebc8181ef5d75a29990ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#331f90c67b6d3b49cc1579af99eecd8b">write</a> (QTextStream &amp;stream) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write the port map into the text stream.  <a href="#331f90c67b6d3b49cc1579af99eecd8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#a0bf81c9899c23739f715ebe296ab88c">toString</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Convert the port map into string.  <a href="#a0bf81c9899c23739f715ebe296ab88c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#bb79c2d2bff65565e059f7d75e457a98">name</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the name of the port for the map.  <a href="#bb79c2d2bff65565e059f7d75e457a98"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#080dbcb7a724b76dc8e53d52282cbb0b">name_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The name of the port for the port map.  <a href="#080dbcb7a724b76dc8e53d52282cbb0b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#ab74451c8f866cd4854e47588e5de799">left_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The left bound of the port for the port map.  <a href="#ab74451c8f866cd4854e47588e5de799"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port_map.html#3d3f55a0664f655e355446f45f79dc29">right_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The right bound of the port for the port map.  <a href="#3d3f55a0664f655e355446f45f79dc29"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<a class="el" href="class_vhdl_port_map.html" title="VhdlPortMap represents a port and it&#39;s optional bounds in vhdl.">VhdlPortMap</a> represents a port and it's optional bounds in vhdl. 
<p>
This class is used in <a class="el" href="class_vhdl_component_instance.html" title="Represents one vhdl component instantiation.">VhdlComponentInstance</a> to store a mapped port and the boundaries of the mapping. 
<p>Definition at line <a class="el" href="vhdlportmap_8h-source.html#l00021">21</a> of file <a class="el" href="vhdlportmap_8h-source.html">vhdlportmap.h</a>.</p>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="d1f8f4decc60674354b1c093b846cf20"></a><!-- doxytag: member="VhdlPortMap::VhdlPortMap" ref="d1f8f4decc60674354b1c093b846cf20" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPortMap::VhdlPortMap           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The default constructor. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00013">13</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="b6a08e3da36462b092f19e0932cf7072"></a><!-- doxytag: member="VhdlPortMap::VhdlPortMap" ref="b6a08e3da36462b092f19e0932cf7072" args="(const QString &amp;name, unsigned int size=1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPortMap::VhdlPortMap           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>size</em> = <code>1</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The constructor. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>name</em>&nbsp;</td><td>The name of the port </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>The size of the port</td></tr>
  </table>
</dl>
If size is 1 or 0 then bounds are set to -1 and they are not used. If size is greater than 1 then the bounds are set: left = size -1 right = 0 
<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00020">20</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="f5e579534c9ea06374a9f32ffb0c262b"></a><!-- doxytag: member="VhdlPortMap::VhdlPortMap" ref="f5e579534c9ea06374a9f32ffb0c262b" args="(const QString &amp;name, int leftBound, int rightBound)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPortMap::VhdlPortMap           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>leftBound</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>rightBound</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The constructor. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>name</em>&nbsp;</td><td>The name of the port </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>leftBound</em>&nbsp;</td><td>The left bound of the port. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>rightBound</em>&nbsp;</td><td>The right bound of the port. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00031">31</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="337dba1cca265de47467044f405ef525"></a><!-- doxytag: member="VhdlPortMap::VhdlPortMap" ref="337dba1cca265de47467044f405ef525" args="(const VhdlPortMap &amp;other)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPortMap::VhdlPortMap           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Copy constructor. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00037">37</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="31058469bd5ebc8181ef5d75a29990ad"></a><!-- doxytag: member="VhdlPortMap::~VhdlPortMap" ref="31058469bd5ebc8181ef5d75a29990ad" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPortMap::~VhdlPortMap           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The destructor. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00102">102</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="ec1d4a902f2ac78a39a2311c0364d5c2"></a><!-- doxytag: member="VhdlPortMap::operator=" ref="ec1d4a902f2ac78a39a2311c0364d5c2" args="(const VhdlPortMap &amp;other)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp; VhdlPortMap::operator=           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Assignment operator. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00043">43</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="17242222611eae7429a1210f8e2bcb46"></a><!-- doxytag: member="VhdlPortMap::operator==" ref="17242222611eae7429a1210f8e2bcb46" args="(const VhdlPortMap &amp;other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlPortMap::operator==           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The operator ==. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00052">52</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="694748d69642e4d5b773642ce3e2aa53"></a><!-- doxytag: member="VhdlPortMap::operator!=" ref="694748d69642e4d5b773642ce3e2aa53" args="(const VhdlPortMap &amp;other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlPortMap::operator!=           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The operator !=. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00061">61</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="a59babfaaefc34f59bb74847df5bef67"></a><!-- doxytag: member="VhdlPortMap::operator&lt;" ref="a59babfaaefc34f59bb74847df5bef67" args="(const VhdlPortMap &amp;other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlPortMap::operator&lt;           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The operator &lt;. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00074">74</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="061949d3b23e45900dee5b3dec5d0c6d"></a><!-- doxytag: member="VhdlPortMap::operator&gt;" ref="061949d3b23e45900dee5b3dec5d0c6d" args="(const VhdlPortMap &amp;other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlPortMap::operator&gt;           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The operator &gt;. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00088">88</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="331f90c67b6d3b49cc1579af99eecd8b"></a><!-- doxytag: member="VhdlPortMap::write" ref="331f90c67b6d3b49cc1579af99eecd8b" args="(QTextStream &amp;stream) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlPortMap::write           </td>
          <td>(</td>
          <td class="paramtype">QTextStream &amp;&nbsp;</td>
          <td class="paramname"> <em>stream</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write the port map into the text stream. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>stream</em>&nbsp;</td><td>The stream to write into. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00105">105</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8cpp-source.html#l00109">toString()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_port_map_331f90c67b6d3b49cc1579af99eecd8b_cgraph.png" border="0" usemap="#class_vhdl_port_map_331f90c67b6d3b49cc1579af99eecd8b_cgraph_map" alt=""></center>
<map name="class_vhdl_port_map_331f90c67b6d3b49cc1579af99eecd8b_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_port_map.html#a0bf81c9899c23739f715ebe296ab88c" title="Convert the port map into string." alt="" coords="195,5,357,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="a0bf81c9899c23739f715ebe296ab88c"></a><!-- doxytag: member="VhdlPortMap::toString" ref="a0bf81c9899c23739f715ebe296ab88c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString VhdlPortMap::toString           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Convert the port map into string. 
<p>
The string is format: &lt;port name&gt;=""&gt;(&lt;left&gt; downto &lt;right&gt;)<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>QString </dd></dl>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00109">109</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00100">left_</a>, <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>, and <a class="el" href="vhdlportmap_8h-source.html#l00103">right_</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">VhdlComponentInstance::addMapping()</a>, and <a class="el" href="vhdlportmap_8cpp-source.html#l00105">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="bb79c2d2bff65565e059f7d75e457a98"></a><!-- doxytag: member="VhdlPortMap::name" ref="bb79c2d2bff65565e059f7d75e457a98" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString VhdlPortMap::name           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the name of the port for the map. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>QString contains the </dd></dl>

<p>Definition at line <a class="el" href="vhdlportmap_8cpp-source.html#l00123">123</a> of file <a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a>.</p>

<p>References <a class="el" href="vhdlportmap_8h-source.html#l00097">name_</a>.</p>

</div>
</div><p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="080dbcb7a724b76dc8e53d52282cbb0b"></a><!-- doxytag: member="VhdlPortMap::name_" ref="080dbcb7a724b76dc8e53d52282cbb0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString <a class="el" href="class_vhdl_port_map.html#080dbcb7a724b76dc8e53d52282cbb0b">VhdlPortMap::name_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The name of the port for the port map. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8h-source.html#l00097">97</a> of file <a class="el" href="vhdlportmap_8h-source.html">vhdlportmap.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlportmap_8cpp-source.html#l00123">name()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00061">operator!=()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00074">operator&lt;()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00043">operator=()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00052">operator==()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00088">operator&gt;()</a>, and <a class="el" href="vhdlportmap_8cpp-source.html#l00109">toString()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ab74451c8f866cd4854e47588e5de799"></a><!-- doxytag: member="VhdlPortMap::left_" ref="ab74451c8f866cd4854e47588e5de799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="class_vhdl_port_map.html#ab74451c8f866cd4854e47588e5de799">VhdlPortMap::left_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The left bound of the port for the port map. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8h-source.html#l00100">100</a> of file <a class="el" href="vhdlportmap_8h-source.html">vhdlportmap.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlportmap_8cpp-source.html#l00061">operator!=()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00074">operator&lt;()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00043">operator=()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00052">operator==()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00088">operator&gt;()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00109">toString()</a>, and <a class="el" href="vhdlportmap_8cpp-source.html#l00020">VhdlPortMap()</a>.</p>

</div>
</div><p>
<a class="anchor" name="3d3f55a0664f655e355446f45f79dc29"></a><!-- doxytag: member="VhdlPortMap::right_" ref="3d3f55a0664f655e355446f45f79dc29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="class_vhdl_port_map.html#3d3f55a0664f655e355446f45f79dc29">VhdlPortMap::right_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The right bound of the port for the port map. 
<p>

<p>Definition at line <a class="el" href="vhdlportmap_8h-source.html#l00103">103</a> of file <a class="el" href="vhdlportmap_8h-source.html">vhdlportmap.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlportmap_8cpp-source.html#l00061">operator!=()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00074">operator&lt;()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00043">operator=()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00052">operator==()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00088">operator&gt;()</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00109">toString()</a>, and <a class="el" href="vhdlportmap_8cpp-source.html#l00020">VhdlPortMap()</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following files:<ul>
<li>D:/user/kamppia/SVNwork/Kactus2 SourceForge/vhdlGenerator/<a class="el" href="vhdlportmap_8h-source.html">vhdlportmap.h</a><li>D:/user/kamppia/SVNwork/Kactus2 SourceForge/vhdlGenerator/<a class="el" href="vhdlportmap_8cpp-source.html">vhdlportmap.cpp</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Nov 30 12:15:07 2011 for Kactus2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
