// Seed: 1282400257
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_4 = 1;
  assign id_1 = 1 + id_3[1'b0];
  id_5 :
  assert property (@(posedge id_4) 1)
  else $display;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_5[1] = id_5[1];
  module_0(
      id_3, id_3, id_5
  );
  assign id_5 = id_2;
endmodule
