

================================================================
== Vitis HLS Report for 'toe_process_ipv4_512_s'
================================================================
* Date:           Sat Mar 18 14:38:58 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.953 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1502|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|      920|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      920|     1598|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_202_p2                |         +|   0|  0|   23|          16|           1|
    |sub_ln229_fu_402_p2               |         -|   0|  0|   23|          16|          16|
    |and_ln414_4_fu_281_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_5_fu_287_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_fu_269_p2               |       and|   0|  0|  160|         160|         160|
    |ap_condition_135                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op68_write_state2    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_94_p3          |       and|   0|  0|  160|           1|           0|
    |icmp_ln414_fu_209_p2              |      icmp|   0|  0|   16|          25|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |or_ln69_1_fu_333_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln69_fu_313_p2                 |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_293_p2              |        or|   0|  0|  160|         160|         160|
    |select_ln414_1_fu_245_p3          |    select|   0|  0|  148|           1|         160|
    |select_ln414_2_fu_253_p3          |    select|   0|  0|  148|           1|         161|
    |select_ln414_3_fu_261_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_227_p3            |    select|   0|  0|  148|           1|         160|
    |select_ln69_fu_325_p3             |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_275_p2               |       xor|   0|  0|  160|           2|         160|
    |xor_ln69_fu_319_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1502|         714|        1319|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_new_0_i_phi_fu_143_p4     |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_flag_0_i_phi_fu_132_p4  |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_flag_0_i_phi_fu_153_p4   |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_p_Val2_1_reg_161           |  14|          3|  160|        480|
    |ipRxData_internal_blk_n                         |   9|          2|    1|          2|
    |rxEng_dataBuffer0_blk_n                         |   9|          2|    1|          2|
    |rxEng_ipMetaFifo_blk_n                          |   9|          2|    1|          2|
    |rx_process2dropLengthFifo_blk_n                 |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  96|         21|  183|        528|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_1_reg_161  |  160|   0|  160|          0|
    |header_header_V                        |  160|   0|  160|          0|
    |header_idx                             |   16|   0|   16|          0|
    |header_ready                           |    1|   0|    1|          0|
    |metaWritten                            |    1|   0|    1|          0|
    |metaWritten_load_reg_453               |    1|   0|    1|          0|
    |tmp_i_reg_431                          |    1|   0|    1|          0|
    |trunc_ln173_reg_448                    |  577|   0|  577|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  920|   0|  920|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+------+------------+---------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|      toe_process_ipv4<512>|  return value|
|ipRxData_internal_dout            |   in|  1024|     ap_fifo|          ipRxData_internal|       pointer|
|ipRxData_internal_empty_n         |   in|     1|     ap_fifo|          ipRxData_internal|       pointer|
|ipRxData_internal_read            |  out|     1|     ap_fifo|          ipRxData_internal|       pointer|
|rxEng_dataBuffer0_din             |  out|   577|     ap_fifo|          rxEng_dataBuffer0|       pointer|
|rxEng_dataBuffer0_full_n          |   in|     1|     ap_fifo|          rxEng_dataBuffer0|       pointer|
|rxEng_dataBuffer0_write           |  out|     1|     ap_fifo|          rxEng_dataBuffer0|       pointer|
|rx_process2dropLengthFifo_din     |  out|     4|     ap_fifo|  rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_full_n  |   in|     1|     ap_fifo|  rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_write   |  out|     1|     ap_fifo|  rx_process2dropLengthFifo|       pointer|
|rxEng_ipMetaFifo_din              |  out|    96|     ap_fifo|           rxEng_ipMetaFifo|       pointer|
|rxEng_ipMetaFifo_full_n           |   in|     1|     ap_fifo|           rxEng_ipMetaFifo|       pointer|
|rxEng_ipMetaFifo_write            |  out|     1|     ap_fifo|           rxEng_ipMetaFifo|       pointer|
+----------------------------------+-----+------+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:37]   --->   Operation 19 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ipRxData_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %tmp_i, void %toe_process_ipv4<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:49]   --->   Operation 21 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%ipRxData_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipRxData_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'read' 'ipRxData_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipRxData_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 24 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 25 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 26 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge108.i, void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 27 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_199 = trunc i1024 %ipRxData_internal_read"   --->   Operation 29 'trunc' 'tmp_199' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 30 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 31 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%trunc_ln414 = trunc i1024 %ipRxData_internal_read"   --->   Operation 32 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%st8 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 33 'bitconcatenate' 'st8' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st8, i160 %tmp_199"   --->   Operation 34 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 35 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_199"   --->   Operation 36 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 37 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 38 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 39 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 40 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_4 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 41 'and' 'and_ln414_4' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_5 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 42 'and' 'and_ln414_5' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_4, i160 %and_ln414_5"   --->   Operation 43 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 44 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void, i1 1, void %.critedge108.i"   --->   Operation 46 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge108.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 47 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i1024 %ipRxData_internal_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'trunc' 'trunc_ln173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:60]   --->   Operation 49 'load' 'metaWritten_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln60 = br i1 %metaWritten_load, void, void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:60]   --->   Operation 50 'br' 'br_ln60' <Predicate = (tmp_i)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln66 = br void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:66]   --->   Operation 51 'br' 'br_ln66' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln69_1)   --->   "%metaWritten_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void"   --->   Operation 52 'phi' 'metaWritten_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%or_ln69 = or i1 %tmp_last_V, i1 %header_ready_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 53 'or' 'or_ln69' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln69 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 54 'xor' 'xor_ln69' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.24ns)   --->   "%select_ln69 = select i1 %tmp_last_V, i16 0, i16 %header_idx_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 55 'select' 'select_ln69' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln69_1 = or i1 %tmp_last_V, i1 %metaWritten_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 56 'or' 'or_ln69_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %or_ln69_1, void %._crit_edge6.new4.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 57 'br' 'br_ln69' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln69, i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:65]   --->   Operation 58 'store' 'store_ln65' <Predicate = (tmp_i & or_ln69_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge6.new4.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = (tmp_i & or_ln69_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %or_ln69, void %._crit_edge6.new.i, void %mergeST1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 60 'br' 'br_ln69' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln69, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 61 'store' 'store_ln67' <Predicate = (tmp_i & or_ln69)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln69, i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:65]   --->   Operation 62 'store' 'store_ln65' <Predicate = (tmp_i & or_ln69)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge6.new.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = (tmp_i & or_ln69)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln75 = br void %toe_process_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:75]   --->   Operation 64 'br' 'br_ln75' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i160 %p_Val2_s, void, i160 %p_Result_s, void %.critedge108.i"   --->   Operation 65 'phi' 'p_Val2_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer0, i577 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i160 %p_Val2_1"   --->   Operation 67 'trunc' 'trunc_ln674' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo, i4 %trunc_ln674" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_449_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_1, i32 24, i32 31"   --->   Operation 69 'partselect' 'p_Result_449_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_450_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_1, i32 16, i32 23"   --->   Operation 70 'partselect' 'p_Result_450_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_129 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_450_i, i8 %p_Result_449_i"   --->   Operation 71 'bitconcatenate' 'p_Result_129' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln674, i2 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i6 %shl_ln1"   --->   Operation 73 'zext' 'zext_ln229' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.78ns)   --->   "%sub_ln229 = sub i16 %p_Result_129, i16 %zext_ln229"   --->   Operation 74 'sub' 'sub_ln229' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_17_i = partselect i64 @_ssdm_op_PartSelect.i64.i160.i32.i32, i160 %p_Val2_1, i32 96, i32 159" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'partselect' 'tmp_17_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i64, i16 %sub_ln229, i64 %tmp_17_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'bitconcatenate' 'tmp_18_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i80 %tmp_18_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'zext' 'zext_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxEng_ipMetaFifo, i96 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 78 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ipRxData_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_ipMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specpipeline_ln37      (specpipeline  ) [ 000]
tmp_i                  (nbreadreq     ) [ 011]
br_ln49                (br            ) [ 000]
ipRxData_internal_read (read          ) [ 000]
tmp_last_V             (bitselect     ) [ 000]
header_ready_load      (load          ) [ 010]
header_idx_load        (load          ) [ 000]
p_Val2_s               (load          ) [ 011]
br_ln55                (br            ) [ 011]
shl_ln                 (bitconcatenate) [ 000]
tmp_199                (trunc         ) [ 000]
add_ln67               (add           ) [ 000]
icmp_ln414             (icmp          ) [ 000]
trunc_ln414            (trunc         ) [ 000]
st8                    (bitconcatenate) [ 000]
select_ln414           (select        ) [ 000]
tmp                    (partselect    ) [ 000]
select_ln414_1         (select        ) [ 000]
select_ln414_2         (select        ) [ 000]
select_ln414_3         (select        ) [ 000]
and_ln414              (and           ) [ 000]
xor_ln414              (xor           ) [ 000]
and_ln414_4            (and           ) [ 000]
and_ln414_5            (and           ) [ 000]
p_Result_s             (or            ) [ 011]
store_ln414            (store         ) [ 000]
br_ln0                 (br            ) [ 011]
header_ready_flag_0_i  (phi           ) [ 000]
header_idx_new_0_i     (phi           ) [ 000]
trunc_ln173            (trunc         ) [ 011]
metaWritten_load       (load          ) [ 011]
br_ln60                (br            ) [ 000]
br_ln66                (br            ) [ 000]
metaWritten_flag_0_i   (phi           ) [ 000]
or_ln69                (or            ) [ 010]
xor_ln69               (xor           ) [ 000]
select_ln69            (select        ) [ 000]
or_ln69_1              (or            ) [ 010]
br_ln69                (br            ) [ 000]
store_ln65             (store         ) [ 000]
br_ln0                 (br            ) [ 000]
br_ln69                (br            ) [ 000]
store_ln67             (store         ) [ 000]
store_ln65             (store         ) [ 000]
br_ln0                 (br            ) [ 000]
br_ln75                (br            ) [ 000]
p_Val2_1               (phi           ) [ 011]
write_ln173            (write         ) [ 000]
trunc_ln674            (trunc         ) [ 000]
write_ln173            (write         ) [ 000]
p_Result_449_i         (partselect    ) [ 000]
p_Result_450_i         (partselect    ) [ 000]
p_Result_129           (bitconcatenate) [ 000]
shl_ln1                (bitconcatenate) [ 000]
zext_ln229             (zext          ) [ 000]
sub_ln229              (sub           ) [ 000]
tmp_17_i               (partselect    ) [ 000]
tmp_18_i               (bitconcatenate) [ 000]
zext_ln173             (zext          ) [ 000]
write_ln173            (write         ) [ 000]
ret_ln0                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ipRxData_internal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipRxData_internal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_ready">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_header_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng_dataBuffer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="metaWritten">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxEng_ipMetaFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_ipMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i16.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ipRxData_internal_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1024" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipRxData_internal_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln173_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="577" slack="0"/>
<pin id="111" dir="0" index="2" bw="577" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln173_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln173_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="96" slack="0"/>
<pin id="125" dir="0" index="2" bw="80" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="header_ready_flag_0_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="header_ready_flag_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="header_idx_new_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="header_idx_new_0_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="metaWritten_flag_0_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="metaWritten_flag_0_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_Val2_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Val2_1_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="160" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="160" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_last_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1024" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="header_ready_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="header_idx_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Val2_s_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="160" slack="0"/>
<pin id="188" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="25" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_199_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1024" slack="0"/>
<pin id="200" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_199/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln67_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln414_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="25" slack="0"/>
<pin id="211" dir="0" index="1" bw="25" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln414_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1024" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="st8_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="160" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st8/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln414_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="160" slack="0"/>
<pin id="230" dir="0" index="2" bw="160" slack="0"/>
<pin id="231" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="160" slack="0"/>
<pin id="237" dir="0" index="1" bw="160" slack="0"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln414_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="160" slack="0"/>
<pin id="248" dir="0" index="2" bw="160" slack="0"/>
<pin id="249" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln414_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="160" slack="0"/>
<pin id="256" dir="0" index="2" bw="160" slack="0"/>
<pin id="257" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln414_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="160" slack="0"/>
<pin id="264" dir="0" index="2" bw="160" slack="0"/>
<pin id="265" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln414_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="160" slack="0"/>
<pin id="271" dir="0" index="1" bw="160" slack="0"/>
<pin id="272" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln414_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="160" slack="0"/>
<pin id="277" dir="0" index="1" bw="160" slack="0"/>
<pin id="278" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="and_ln414_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="160" slack="0"/>
<pin id="283" dir="0" index="1" bw="160" slack="0"/>
<pin id="284" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln414_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="160" slack="0"/>
<pin id="289" dir="0" index="1" bw="160" slack="0"/>
<pin id="290" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_5/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="160" slack="0"/>
<pin id="295" dir="0" index="1" bw="160" slack="0"/>
<pin id="296" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln414_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="160" slack="0"/>
<pin id="301" dir="0" index="1" bw="160" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln173_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1024" slack="0"/>
<pin id="307" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="metaWritten_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln69_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xor_ln69_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln69/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln69_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="0" index="2" bw="16" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln69_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln65_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln67_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln65_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln674_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="160" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_449_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="160" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_449_i/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_450_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="160" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_450_i/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Result_129_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_129/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln229_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln229_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_17_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="160" slack="0"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="0" index="3" bw="9" slack="0"/>
<pin id="413" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_18_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="80" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="64" slack="0"/>
<pin id="422" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_i/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln173_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="80" slack="0"/>
<pin id="428" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="p_Val2_s_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="160" slack="1"/>
<pin id="440" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_Result_s_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="160" slack="1"/>
<pin id="445" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="448" class="1005" name="trunc_ln173_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="577" slack="1"/>
<pin id="450" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="453" class="1005" name="metaWritten_load_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="92" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="102" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="182" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="102" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="182" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="213"><net_src comp="190" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="102" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="209" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="219" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="198" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="227" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="250"><net_src comp="209" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="235" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="198" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="209" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="209" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="253" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="186" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="245" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="269" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="6" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="102" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="170" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="132" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="170" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="170" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="143" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="170" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="153" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="319" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="10" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="325" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="319" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="2" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="164" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="164" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="164" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="387"><net_src comp="80" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="372" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="362" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="82" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="357" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="382" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="86" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="164" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="88" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="90" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="402" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="408" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="434"><net_src comp="94" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="186" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="446"><net_src comp="293" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="451"><net_src comp="305" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="456"><net_src comp="309" pin="1"/><net_sink comp="453" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ipRxData_internal | {}
	Port: header_ready | {1 }
	Port: header_idx | {1 }
	Port: header_header_V | {1 }
	Port: rxEng_dataBuffer0 | {2 }
	Port: metaWritten | {1 }
	Port: rx_process2dropLengthFifo | {2 }
	Port: rxEng_ipMetaFifo | {2 }
 - Input state : 
	Port: toe_process_ipv4<512> : ipRxData_internal | {1 }
	Port: toe_process_ipv4<512> : header_ready | {1 }
	Port: toe_process_ipv4<512> : header_idx | {1 }
	Port: toe_process_ipv4<512> : header_header_V | {1 }
	Port: toe_process_ipv4<512> : rxEng_dataBuffer0 | {}
	Port: toe_process_ipv4<512> : metaWritten | {1 }
	Port: toe_process_ipv4<512> : rx_process2dropLengthFifo | {}
	Port: toe_process_ipv4<512> : rxEng_ipMetaFifo | {}
  - Chain level:
	State 1
		br_ln55 : 1
		shl_ln : 1
		add_ln67 : 1
		icmp_ln414 : 2
		st8 : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_4 : 4
		and_ln414_5 : 6
		p_Result_s : 4
		store_ln414 : 4
		header_ready_flag_0_i : 2
		header_idx_new_0_i : 2
		br_ln60 : 1
		metaWritten_flag_0_i : 2
		or_ln69 : 3
		xor_ln69 : 1
		select_ln69 : 3
		or_ln69_1 : 3
		br_ln69 : 3
		store_ln65 : 1
		br_ln69 : 3
		store_ln67 : 4
		store_ln65 : 1
	State 2
		trunc_ln674 : 1
		write_ln173 : 2
		p_Result_449_i : 1
		p_Result_450_i : 1
		p_Result_129 : 2
		shl_ln1 : 2
		zext_ln229 : 3
		sub_ln229 : 4
		tmp_17_i : 1
		tmp_18_i : 5
		zext_ln173 : 6
		write_ln173 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |         select_ln414_fu_227        |    0    |   148   |
|          |        select_ln414_1_fu_245       |    0    |   148   |
|  select  |        select_ln414_2_fu_253       |    0    |   148   |
|          |        select_ln414_3_fu_261       |    0    |   148   |
|          |         select_ln69_fu_325         |    0    |    16   |
|----------|------------------------------------|---------|---------|
|          |          and_ln414_fu_269          |    0    |   160   |
|    and   |         and_ln414_4_fu_281         |    0    |   160   |
|          |         and_ln414_5_fu_287         |    0    |   160   |
|----------|------------------------------------|---------|---------|
|          |          p_Result_s_fu_293         |    0    |   160   |
|    or    |           or_ln69_fu_313           |    0    |    2    |
|          |          or_ln69_1_fu_333          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    xor   |          xor_ln414_fu_275          |    0    |   160   |
|          |           xor_ln69_fu_319          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    add   |           add_ln67_fu_202          |    0    |    23   |
|----------|------------------------------------|---------|---------|
|    sub   |          sub_ln229_fu_402          |    0    |    23   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln414_fu_209         |    0    |    16   |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_94       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   | ipRxData_internal_read_read_fu_102 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |      write_ln173_write_fu_108      |    0    |    0    |
|   write  |      write_ln173_write_fu_115      |    0    |    0    |
|          |      write_ln173_write_fu_122      |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|          tmp_last_V_fu_170         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            shl_ln_fu_190           |    0    |    0    |
|          |             st8_fu_219             |    0    |    0    |
|bitconcatenate|         p_Result_129_fu_382        |    0    |    0    |
|          |           shl_ln1_fu_390           |    0    |    0    |
|          |           tmp_18_i_fu_418          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_199_fu_198           |    0    |    0    |
|   trunc  |         trunc_ln414_fu_215         |    0    |    0    |
|          |         trunc_ln173_fu_305         |    0    |    0    |
|          |         trunc_ln674_fu_357         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_235             |    0    |    0    |
|partselect|        p_Result_449_i_fu_362       |    0    |    0    |
|          |        p_Result_450_i_fu_372       |    0    |    0    |
|          |           tmp_17_i_fu_408          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln229_fu_398         |    0    |    0    |
|          |          zext_ln173_fu_426         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   1476  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  header_idx_new_0_i_reg_140 |   16   |
|header_ready_flag_0_i_reg_129|    1   |
| metaWritten_flag_0_i_reg_150|    1   |
|   metaWritten_load_reg_453  |    1   |
|      p_Result_s_reg_443     |   160  |
|       p_Val2_1_reg_161      |   160  |
|       p_Val2_s_reg_438      |   160  |
|        tmp_i_reg_431        |    1   |
|     trunc_ln173_reg_448     |   577  |
+-----------------------------+--------+
|            Total            |  1077  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1476  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1077  |    -   |
+-----------+--------+--------+
|   Total   |  1077  |  1476  |
+-----------+--------+--------+
