<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2026-02-08T12:23:41" hostname="William-MacBook-Pro.local" package="wd" id="0" name="cover" tests="29" errors="0" failures="0" time="0" skipped="23">
<properties>
<property name="os" value="Darwin"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cover" name="build execution" time="0">
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:102.13-102.35" time="0" type="ASSERT" location="wd.v:102.13-102.35" id="_witness_.check_assert_wd_v_102_74">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:111.13-111.35" time="0" type="ASSERT" location="wd.v:111.13-111.35" id="_witness_.check_assert_wd_v_111_90">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:117.13-117.33" time="0" type="ASSERT" location="wd.v:117.13-117.33" id="_witness_.check_assert_wd_v_117_93">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:123.13-123.31" time="0" type="ASSERT" location="wd.v:123.13-123.31" id="_witness_.check_assert_wd_v_123_97">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:129.13-129.33" time="0" type="ASSERT" location="wd.v:129.13-129.33" id="_witness_.check_assert_wd_v_129_102">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:130.13-130.35" time="0" type="ASSERT" location="wd.v:130.13-130.35" id="_witness_.check_assert_wd_v_130_104">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:131.13-131.33" time="0" type="ASSERT" location="wd.v:131.13-131.33" id="_witness_.check_assert_wd_v_131_106">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:137.9-137.42" time="0" type="ASSERT" location="wd.v:137.9-137.42" id="_witness_.check_assert_wd_v_137_110">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:143.13-143.33" time="0" type="ASSERT" location="wd.v:143.13-143.33" id="_witness_.check_assert_wd_v_143_119">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:144.13-144.35" time="0" type="ASSERT" location="wd.v:144.13-144.35" id="_witness_.check_assert_wd_v_144_121">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:145.13-145.33" time="0" type="ASSERT" location="wd.v:145.13-145.33" id="_witness_.check_assert_wd_v_145_123">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:152.13-152.33" time="0" type="ASSERT" location="wd.v:152.13-152.33" id="_witness_.check_assert_wd_v_152_129">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:158.13-158.33" time="0" type="ASSERT" location="wd.v:158.13-158.33" id="_witness_.check_assert_wd_v_158_135">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:167.13-167.50" time="0" type="ASSERT" location="wd.v:167.13-167.50" id="_witness_.check_assert_wd_v_167_152">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:173.13-173.50" time="0" type="ASSERT" location="wd.v:173.13-173.50" id="_witness_.check_assert_wd_v_173_157">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:179.13-179.40" time="0" type="ASSERT" location="wd.v:179.13-179.40" id="_witness_.check_assert_wd_v_179_160">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:188.13-188.60" time="0" type="ASSERT" location="wd.v:188.13-188.60" id="_witness_.check_assert_wd_v_188_177">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:84.13-84.33" time="0" type="ASSERT" location="wd.v:84.13-84.33" id="_witness_.check_assert_wd_v_84_52">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:85.13-85.35" time="0" type="ASSERT" location="wd.v:85.13-85.35" id="_witness_.check_assert_wd_v_85_54">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:86.13-86.33" time="0" type="ASSERT" location="wd.v:86.13-86.33" id="_witness_.check_assert_wd_v_86_56">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:93.13-93.33" time="0" type="ASSERT" location="wd.v:93.13-93.33" id="_witness_.check_assert_wd_v_93_66">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:94.13-94.35" time="0" type="ASSERT" location="wd.v:94.13-94.35" id="_witness_.check_assert_wd_v_94_68">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:95.13-95.33" time="0" type="ASSERT" location="wd.v:95.13-95.33" id="_witness_.check_assert_wd_v_95_70">
<skipped />
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:192.27-192.48" time="0" type="COVER" location="wd.v:192.27-192.48" id="_witness_.check_cover_wd_v_192_180" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:193.27-193.64" time="0" type="COVER" location="wd.v:193.27-193.64" id="_witness_.check_cover_wd_v_193_183" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:194.27-194.76" time="0" type="COVER" location="wd.v:194.27-194.76" id="_witness_.check_cover_wd_v_194_188" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:195.27-195.80" time="0" type="COVER" location="wd.v:195.27-195.80" id="_witness_.check_cover_wd_v_195_193" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:196.27-196.59" time="0" type="COVER" location="wd.v:196.27-196.59" id="_witness_.check_cover_wd_v_196_198" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:197.27-197.98" time="0" type="COVER" location="wd.v:197.27-197.98" id="_witness_.check_cover_wd_v_197_203" tracefile="engine_0/trace2.vcd">
</testcase>
<system-out>SBY 12:23:39 [wd_prove] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd_prove'.
SBY 12:23:39 [wd_cover] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd_cover'.
SBY 12:23:39 [wd_cover] Copy '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd.v' to '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd_cover/src/wd.v'.
SBY 12:23:39 [wd_cover] engine_0: smtbmc z3
SBY 12:23:39 [wd_cover] base: starting process &quot;cd wd_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 12:23:40 [wd_cover] base: finished (returncode=0)
SBY 12:23:40 [wd_cover] prep: starting process &quot;cd wd_cover/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 12:23:40 [wd_cover] prep: finished (returncode=0)
SBY 12:23:40 [wd_cover] smt2: starting process &quot;cd wd_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 12:23:40 [wd_cover] smt2: finished (returncode=0)
SBY 12:23:40 [wd_cover] engine_0: starting process &quot;cd wd_cover; yosys-smtbmc -s z3 --presat -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Solver: z3
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 6 at watchdog_timer: wd.v:194.27-194.76 (_witness_.check_cover_wd_v_194_188)
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 7 at watchdog_timer: wd.v:193.27-193.64 (_witness_.check_cover_wd_v_193_183)
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 7 at watchdog_timer: wd.v:196.27-196.59 (_witness_.check_cover_wd_v_196_198)
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 12:23:40 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 8 at watchdog_timer: wd.v:192.27-192.48 (_witness_.check_cover_wd_v_192_180)
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 8 at watchdog_timer: wd.v:197.27-197.98 (_witness_.check_cover_wd_v_197_203)
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 9 at watchdog_timer: wd.v:195.27-195.80 (_witness_.check_cover_wd_v_195_193)
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 12:23:41 [wd_cover] engine_0: ##   0:00:00  Status: passed
SBY 12:23:41 [wd_cover] engine_0: finished (returncode=0)
SBY 12:23:41 [wd_cover] engine_0: Status returned by engine: pass
SBY 12:23:41 [wd_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 12:23:41 [wd_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 12:23:41 [wd_cover] summary: engine_0 (smtbmc z3) returned pass
SBY 12:23:41 [wd_cover] summary: cover trace: wd_cover/engine_0/trace0.vcd
SBY 12:23:41 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_194_188 at wd.v:194.27-194.76 step 6
SBY 12:23:41 [wd_cover] summary: cover trace: wd_cover/engine_0/trace1.vcd
SBY 12:23:41 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_193_183 at wd.v:193.27-193.64 step 7
SBY 12:23:41 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_196_198 at wd.v:196.27-196.59 step 7
SBY 12:23:41 [wd_cover] summary: cover trace: wd_cover/engine_0/trace2.vcd
SBY 12:23:41 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_192_180 at wd.v:192.27-192.48 step 8
SBY 12:23:41 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_197_203 at wd.v:197.27-197.98 step 8
SBY 12:23:41 [wd_cover] summary: cover trace: wd_cover/engine_0/trace3.vcd
SBY 12:23:41 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_195_193 at wd.v:195.27-195.80 step 9
SBY 12:23:41 [wd_cover] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
