[{"commit":{"message":"Use the same predicate as reduce_addI"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b295be7b66fc2fa29434b24099a5902bde22199f"},{"commit":{"message":"Remove the REDUCTION_OP enumeration type and use Opcode to represent the operation"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"a4fada9936d865f23834b554f208ed5607f6087c"},{"commit":{"message":"Optimized MaxReductionV\/MinReductionV\/AddReductionV node implementation"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"be5cf97b3c65ce706f50d03a5dddfbc143c0d7e0"}]