// Seed: 2583944607
module module_0 ();
  wire id_1;
  assign module_2.id_15 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    inout supply1 id_2
    , id_5,
    input tri1 id_3
);
  wire id_6;
  module_0 modCall_1 ();
  wire id_7, id_8;
endmodule
module module_2 #(
    parameter id_15 = 32'd97,
    parameter id_16 = 32'd16,
    parameter id_4  = 32'd75,
    parameter id_5  = 32'd82
) (
    id_1,
    id_2[id_4 : ""<1],
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34[1/id_15 : id_5]
);
  inout logic [7:0] id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  nor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_33,
      id_34,
      id_35,
      id_6,
      id_7,
      id_8,
      id_9
  );
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire _id_16;
  output wire _id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  wire id_35;
  module_0 modCall_1 ();
  wire [id_16 : 1] id_36;
endmodule
