// Seed: 1172450391
module module_0 ();
  uwire id_1 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd3,
    parameter id_2  = 32'd61,
    parameter id_4  = 32'd25
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input logic [7:0] id_7;
  module_0 modCall_1 ();
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_1[1==-1] = 1 - id_7[-1'h0 : id_13==id_2];
  wire [id_4 : 1] id_14;
endmodule
