/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_76c340051ef145a287ad251af35ef9b8.v:1.2-9.12" *)
module top(A, B, TetR, LacI, Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_76c340051ef145a287ad251af35ef9b8.v:2.18-2.19" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_76c340051ef145a287ad251af35ef9b8.v:3.18-3.19" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_76c340051ef145a287ad251af35ef9b8.v:5.18-5.22" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_76c340051ef145a287ad251af35ef9b8.v:4.18-4.22" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_76c340051ef145a287ad251af35ef9b8.v:6.19-6.20" *)
  output Y;
  wire Y;
  \$_NOT_  _07_ (
    .A(TetR),
    .Y(_03_)
  );
  \$_NOT_  _08_ (
    .A(LacI),
    .Y(_04_)
  );
  \$_NOT_  _09_ (
    .A(A),
    .Y(_05_)
  );
  \$_NOT_  _10_ (
    .A(B),
    .Y(_06_)
  );
  \$_NOR_  _11_ (
    .A(_03_),
    .B(_04_),
    .Y(_00_)
  );
  \$_NOR_  _12_ (
    .A(_05_),
    .B(_06_),
    .Y(_01_)
  );
  \$_NOT_  _13_ (
    .A(_01_),
    .Y(_02_)
  );
  \$_NOR_  _14_ (
    .A(_00_),
    .B(_02_),
    .Y(Y)
  );
endmodule
