
LipMouseCIM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001a  00800100  0000171c  000017b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000171c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000063a  0080011a  0080011a  000017ca  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  000017ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000751  00000000  00000000  0000188a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016ac  00000000  00000000  00001fdb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000781  00000000  00000000  00003687  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001c86  00000000  00000000  00003e08  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000400  00000000  00000000  00005a90  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000860  00000000  00000000  00005e90  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000de2  00000000  00000000  000066f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000018  00000000  00000000  000074d2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__ctors_end>
       4:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
       8:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
       c:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      10:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      14:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      18:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      1c:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      20:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      24:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      28:	0c 94 c2 06 	jmp	0xd84	; 0xd84 <__vector_10>
      2c:	0c 94 fd 06 	jmp	0xdfa	; 0xdfa <__vector_11>
      30:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      34:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      38:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      3c:	0c 94 74 09 	jmp	0x12e8	; 0x12e8 <__vector_15>
      40:	0c 94 5c 0b 	jmp	0x16b8	; 0x16b8 <__vector_16>
      44:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      48:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      4c:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      50:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      54:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      58:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      5c:	0c 94 47 04 	jmp	0x88e	; 0x88e <__vector_23>
      60:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      64:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      68:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      6c:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      70:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      74:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      78:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      7c:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      80:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      84:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      88:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      8c:	0c 94 3c 0a 	jmp	0x1478	; 0x1478 <__vector_35>
      90:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      94:	0c 94 13 01 	jmp	0x226	; 0x226 <__bad_interrupt>
      98:	57 06       	cpc	r5, r23
      9a:	54 06       	cpc	r5, r20
      9c:	51 06       	cpc	r5, r17
      9e:	4e 06       	cpc	r4, r30
      a0:	4b 06       	cpc	r4, r27
      a2:	48 06       	cpc	r4, r24
      a4:	45 06       	cpc	r4, r21
      a6:	42 06       	cpc	r4, r18
      a8:	3f 06       	cpc	r3, r31
      aa:	3c 06       	cpc	r3, r28
      ac:	39 06       	cpc	r3, r25
      ae:	36 06       	cpc	r3, r22
      b0:	33 06       	cpc	r3, r19
      b2:	30 06       	cpc	r3, r16
      b4:	2d 06       	cpc	r2, r29
      b6:	2a 06       	cpc	r2, r26
      b8:	27 06       	cpc	r2, r23
      ba:	24 06       	cpc	r2, r20
      bc:	21 06       	cpc	r2, r17
      be:	1e 06       	cpc	r1, r30
      c0:	1b 06       	cpc	r1, r27
      c2:	18 06       	cpc	r1, r24
      c4:	15 06       	cpc	r1, r21
      c6:	12 06       	cpc	r1, r18
      c8:	0f 06       	cpc	r0, r31
      ca:	0c 06       	cpc	r0, r28
      cc:	09 06       	cpc	r0, r25
      ce:	06 06       	cpc	r0, r22
      d0:	03 06       	cpc	r0, r19
      d2:	00 06       	cpc	r0, r16
      d4:	fd 05       	cpc	r31, r13
      d6:	fa 05       	cpc	r31, r10
      d8:	f7 05       	cpc	r31, r7
      da:	f4 05       	cpc	r31, r4
      dc:	f1 05       	cpc	r31, r1
      de:	ee 05       	cpc	r30, r14
      e0:	eb 05       	cpc	r30, r11
      e2:	e8 05       	cpc	r30, r8
      e4:	e5 05       	cpc	r30, r5
      e6:	e2 05       	cpc	r30, r2
      e8:	df 05       	cpc	r29, r15
      ea:	dc 05       	cpc	r29, r12
      ec:	d9 05       	cpc	r29, r9
      ee:	d6 05       	cpc	r29, r6
      f0:	d3 05       	cpc	r29, r3
      f2:	d0 05       	cpc	r29, r0
      f4:	cd 05       	cpc	r28, r13
      f6:	ca 05       	cpc	r28, r10
      f8:	c7 05       	cpc	r28, r7
      fa:	c4 05       	cpc	r28, r4
      fc:	c1 05       	cpc	r28, r1
      fe:	be 05       	cpc	r27, r14
     100:	bb 05       	cpc	r27, r11
     102:	b8 05       	cpc	r27, r8
     104:	b5 05       	cpc	r27, r5
     106:	b2 05       	cpc	r27, r2
     108:	af 05       	cpc	r26, r15
     10a:	ac 05       	cpc	r26, r12
     10c:	a9 05       	cpc	r26, r9
     10e:	a6 05       	cpc	r26, r6
     110:	a3 05       	cpc	r26, r3
     112:	a0 05       	cpc	r26, r0
     114:	9d 05       	cpc	r25, r13
     116:	9a 05       	cpc	r25, r10
     118:	97 05       	cpc	r25, r7

0000011a <descriptor_list>:
     11a:	00 01 00 00 4e 01 12 00 02 00 00 60 01 43 00 03     ....N......`.C..
     12a:	00 00 a3 01 04 01 03 09 04 a7 01 22 02 03 09 04     ..........."....
     13a:	cb 01 0c 03 03 09 04 d9 01 0c                       ..........

00000144 <endpoint_config_table>:
     144:	00 01 c1 12 01 80 36 01 81 36                       ......6..6

0000014e <device_descriptor>:
     14e:	12 01 00 02 02 00 00 10 c0 16 7a 04 00 01 01 02     ..........z.....
     15e:	03 01                                               ..

00000160 <config1_descriptor>:
     160:	09 02 43 00 02 01 00 c0 32 09 04 00 00 01 02 02     ..C.....2.......
     170:	01 00 05 24 00 10 01 05 24 01 01 01 04 24 02 06     ...$....$....$..
     180:	05 24 06 00 01 07 05 82 03 10 00 40 09 04 01 00     .$.........@....
     190:	02 0a 00 00 00 07 05 03 02 40 00 00 07 05 84 02     .........@......
     1a0:	40 00 00                                            @..

000001a3 <string0>:
     1a3:	04 03 09 04                                         ....

000001a7 <string1>:
     1a7:	22 03 41 00 73 00 54 00 65 00 52 00 49 00 43 00     ".A.s.T.e.R.I.C.
     1b7:	53 00 20 00 41 00 63 00 61 00 64 00 65 00 6d 00     S. .A.c.a.d.e.m.
     1c7:	79 00 00 00                                         y...

000001cb <string2>:
     1cb:	0c 03 4c 00 69 00 70 00 73 00 79 00 00 00           ..L.i.p.s.y...

000001d9 <string3>:
     1d9:	0c 03 31 00 32 00 33 00 34 00 35 00 00 00 00        ..1.2.3.4.5....

000001e8 <__ctors_end>:
     1e8:	11 24       	eor	r1, r1
     1ea:	1f be       	out	0x3f, r1	; 63
     1ec:	cf ef       	ldi	r28, 0xFF	; 255
     1ee:	d0 e2       	ldi	r29, 0x20	; 32
     1f0:	de bf       	out	0x3e, r29	; 62
     1f2:	cd bf       	out	0x3d, r28	; 61

000001f4 <__do_copy_data>:
     1f4:	11 e0       	ldi	r17, 0x01	; 1
     1f6:	a0 e0       	ldi	r26, 0x00	; 0
     1f8:	b1 e0       	ldi	r27, 0x01	; 1
     1fa:	ec e1       	ldi	r30, 0x1C	; 28
     1fc:	f7 e1       	ldi	r31, 0x17	; 23
     1fe:	00 e0       	ldi	r16, 0x00	; 0
     200:	0b bf       	out	0x3b, r16	; 59
     202:	02 c0       	rjmp	.+4      	; 0x208 <__do_copy_data+0x14>
     204:	07 90       	elpm	r0, Z+
     206:	0d 92       	st	X+, r0
     208:	aa 31       	cpi	r26, 0x1A	; 26
     20a:	b1 07       	cpc	r27, r17
     20c:	d9 f7       	brne	.-10     	; 0x204 <__do_copy_data+0x10>

0000020e <__do_clear_bss>:
     20e:	17 e0       	ldi	r17, 0x07	; 7
     210:	aa e1       	ldi	r26, 0x1A	; 26
     212:	b1 e0       	ldi	r27, 0x01	; 1
     214:	01 c0       	rjmp	.+2      	; 0x218 <.do_clear_bss_start>

00000216 <.do_clear_bss_loop>:
     216:	1d 92       	st	X+, r1

00000218 <.do_clear_bss_start>:
     218:	a4 35       	cpi	r26, 0x54	; 84
     21a:	b1 07       	cpc	r27, r17
     21c:	e1 f7       	brne	.-8      	; 0x216 <.do_clear_bss_loop>
     21e:	0e 94 79 08 	call	0x10f2	; 0x10f2 <main>
     222:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <_exit>

00000226 <__bad_interrupt>:
     226:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000022a <ADC_Init>:

void ADC_Init(void) {
 
  uint16_t result;
 
  ADMUX = (1<<REFS0);    //Avcc(+5v) as voltage reference
     22a:	80 e4       	ldi	r24, 0x40	; 64
     22c:	80 93 7c 00 	sts	0x007C, r24
  // ADMUX = (1<<REFS1) | (1<<REFS0);      // interne Referenzspannung nutzen
  ADCSRA = (1<<ADPS0) | (1<<ADPS1) | (1<<ADPS2);    // Frequenzvorteiler
     230:	87 e0       	ldi	r24, 0x07	; 7
     232:	80 93 7a 00 	sts	0x007A, r24
  ADCSRA |= (1<<ADEN);                  // ADC aktivieren
     236:	80 91 7a 00 	lds	r24, 0x007A
     23a:	80 68       	ori	r24, 0x80	; 128
     23c:	80 93 7a 00 	sts	0x007A, r24
 
  /* nach Aktivieren des ADC wird ein "Dummy-Readout" empfohlen, man liest
     also einen Wert und verwirft diesen, um den ADC "warmlaufen zu lassen" */
 
  ADCSRA |= (1<<ADSC);                  // eine ADC-Wandlung 
     240:	80 91 7a 00 	lds	r24, 0x007A
     244:	80 64       	ori	r24, 0x40	; 64
     246:	80 93 7a 00 	sts	0x007A, r24
  while (ADCSRA & (1<<ADSC) );          // auf Abschluss der Konvertierung warten
     24a:	80 91 7a 00 	lds	r24, 0x007A
     24e:	86 fd       	sbrc	r24, 6
     250:	fc cf       	rjmp	.-8      	; 0x24a <ADC_Init+0x20>
  /* ADCW muss einmal gelesen werden, sonst wird Ergebnis der nächsten
     Wandlung nicht übernommen. */
  result = ADCW;
     252:	80 91 78 00 	lds	r24, 0x0078
     256:	90 91 79 00 	lds	r25, 0x0079
}
     25a:	08 95       	ret

0000025c <ADC_Read>:
/* ADC Einzelmessung */
uint16_t ADC_Read(uint8_t channel )
{

  // Kanal waehlen, ohne andere Bits zu beeinflußen
  ADMUX = (1<<REFS0) | channel;
     25c:	80 64       	ori	r24, 0x40	; 64
     25e:	80 93 7c 00 	sts	0x007C, r24
  ADCSRA |= (1<<ADSC);            // eine Wandlung "single conversion"
     262:	80 91 7a 00 	lds	r24, 0x007A
     266:	80 64       	ori	r24, 0x40	; 64
     268:	80 93 7a 00 	sts	0x007A, r24
  while (ADCSRA & (1<<ADSC) )     // auf Abschluss der Konvertierung warten
     26c:	80 91 7a 00 	lds	r24, 0x007A
     270:	86 fd       	sbrc	r24, 6
     272:	fc cf       	rjmp	.-8      	; 0x26c <ADC_Read+0x10>
    ;
  return ADCW;                    // ADC auslesen und zurückgeben
     274:	20 91 78 00 	lds	r18, 0x0078
     278:	30 91 79 00 	lds	r19, 0x0079
}
     27c:	c9 01       	movw	r24, r18
     27e:	08 95       	ret

00000280 <init_CIM_frame>:
//unsigned char PIND_Mask =0;
//unsigned char PINB_Mask =0;

void init_CIM_frame (void)
{
	CIM_frame.packet_id=CIM_FRAME_START;  // '@','T': Packet-ID/sync bytes
     280:	80 e4       	ldi	r24, 0x40	; 64
     282:	94 e5       	ldi	r25, 0x54	; 84
     284:	90 93 2b 01 	sts	0x012B, r25
     288:	80 93 2a 01 	sts	0x012A, r24
	CIM_frame.cim_id=CIM_ID_LIPMOUSE;    
     28c:	82 e0       	ldi	r24, 0x02	; 2
     28e:	94 ea       	ldi	r25, 0xA4	; 164
     290:	90 93 2d 01 	sts	0x012D, r25
     294:	80 93 2c 01 	sts	0x012C, r24
}
     298:	08 95       	ret

0000029a <update_Buttonval>:

uint8_t update_Buttonval()
{
	uint8_t actval=0;

	if (!(PINC & (1<<3))) actval|=1; 
     29a:	96 b1       	in	r25, 0x06	; 6
     29c:	96 95       	lsr	r25
     29e:	96 95       	lsr	r25
     2a0:	96 95       	lsr	r25
     2a2:	90 95       	com	r25
     2a4:	91 70       	andi	r25, 0x01	; 1
	if (!(PIND & (1<<2))) actval|=2; 
     2a6:	4a 9b       	sbis	0x09, 2	; 9
     2a8:	92 60       	ori	r25, 0x02	; 2
	if (!(PIND & (1<<3))) actval|=4; 
     2aa:	4b 9b       	sbis	0x09, 3	; 9
     2ac:	94 60       	ori	r25, 0x04	; 4

    if (actval != buttonval)
     2ae:	80 91 51 05 	lds	r24, 0x0551
     2b2:	98 17       	cp	r25, r24
     2b4:	11 f4       	brne	.+4      	; 0x2ba <update_Buttonval+0x20>
     2b6:	80 e0       	ldi	r24, 0x00	; 0
     2b8:	08 95       	ret
	{
	   buttonval=actval;
     2ba:	90 93 51 05 	sts	0x0551, r25
     2be:	81 e0       	ldi	r24, 0x01	; 1
	   return(1);
    }
	else return (0);
}
     2c0:	08 95       	ret

000002c2 <generate_ButtonFrame>:

void generate_ButtonFrame()
{
    update_Buttonval();
     2c2:	0e 94 4d 01 	call	0x29a	; 0x29a <update_Buttonval>

	CIM_frame.data[0]=buttonval;
     2c6:	80 91 51 05 	lds	r24, 0x0551
     2ca:	80 93 35 01 	sts	0x0135, r24
	CIM_frame.data_size=1; 
     2ce:	81 e0       	ldi	r24, 0x01	; 1
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	90 93 2f 01 	sts	0x012F, r25
     2d6:	80 93 2e 01 	sts	0x012E, r24
}
     2da:	08 95       	ret

000002dc <generate_ADCFrame>:
{
	memcpy(CIM_frame.data, irBuffer, DATABUF_SIZE);
}

void generate_ADCFrame()
{
     2dc:	0f 93       	push	r16
     2de:	1f 93       	push	r17
	uint16_t adcval;
	
	adcval=ADC_Read(AD_RIGHT); //right
     2e0:	84 e0       	ldi	r24, 0x04	; 4
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	0e 94 2e 01 	call	0x25c	; 0x25c <ADC_Read>
     2e8:	8c 01       	movw	r16, r24
	adcval=adcval-ADC_Read(AD_LEFT); //left -> value = right - left
     2ea:	85 e0       	ldi	r24, 0x05	; 5
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	0e 94 2e 01 	call	0x25c	; 0x25c <ADC_Read>
     2f2:	08 1b       	sub	r16, r24
     2f4:	19 0b       	sbc	r17, r25
	CIM_frame.data[0]=adcval&0xff;
     2f6:	00 93 35 01 	sts	0x0135, r16
	CIM_frame.data[1]=adcval>>8;
     2fa:	10 93 36 01 	sts	0x0136, r17
	
	adcval=ADC_Read(AD_DOWN); //down
     2fe:	87 e0       	ldi	r24, 0x07	; 7
     300:	90 e0       	ldi	r25, 0x00	; 0
     302:	0e 94 2e 01 	call	0x25c	; 0x25c <ADC_Read>
     306:	8c 01       	movw	r16, r24
	adcval=adcval-ADC_Read(AD_UP); //up -> value = down-up
     308:	86 e0       	ldi	r24, 0x06	; 6
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	0e 94 2e 01 	call	0x25c	; 0x25c <ADC_Read>
     310:	08 1b       	sub	r16, r24
     312:	19 0b       	sbc	r17, r25
	CIM_frame.data[2]=adcval&0xff;
     314:	00 93 37 01 	sts	0x0137, r16
	CIM_frame.data[3]=adcval>>8;
     318:	10 93 38 01 	sts	0x0138, r17
	
	adcval=ADC_Read(AD_PRESSURE); //pressure
     31c:	80 e0       	ldi	r24, 0x00	; 0
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	0e 94 2e 01 	call	0x25c	; 0x25c <ADC_Read>
	CIM_frame.data[4]=adcval&0xff;
     324:	80 93 39 01 	sts	0x0139, r24
	CIM_frame.data[5]=adcval>>8;
     328:	90 93 3a 01 	sts	0x013A, r25
	CIM_frame.data_size=6; 
     32c:	86 e0       	ldi	r24, 0x06	; 6
     32e:	90 e0       	ldi	r25, 0x00	; 0
     330:	90 93 2f 01 	sts	0x012F, r25
     334:	80 93 2e 01 	sts	0x012E, r24
}
     338:	1f 91       	pop	r17
     33a:	0f 91       	pop	r16
     33c:	08 95       	ret

0000033e <generate_RecordFrame>:
  #define AD_RIGHT 4 
#endif

void generate_RecordFrame()
{
	memcpy(CIM_frame.data, irBuffer, DATABUF_SIZE);
     33e:	a5 e3       	ldi	r26, 0x35	; 53
     340:	b1 e0       	ldi	r27, 0x01	; 1
     342:	e2 e5       	ldi	r30, 0x52	; 82
     344:	f5 e0       	ldi	r31, 0x05	; 5
     346:	80 e0       	ldi	r24, 0x00	; 0
     348:	92 e0       	ldi	r25, 0x02	; 2
     34a:	01 90       	ld	r0, Z+
     34c:	0d 92       	st	X+, r0
     34e:	01 97       	sbiw	r24, 0x01	; 1
     350:	e1 f7       	brne	.-8      	; 0x34a <generate_RecordFrame+0xc>
}
     352:	08 95       	ret

00000354 <reply_DataFrame>:
    	usb_serial_write ((uint8_t *) &CIM_frame, CIM_HEADER_LEN);
	} 
}

void reply_DataFrame(void)
{
     354:	0f 93       	push	r16
     356:	1f 93       	push	r17
	
	usb_serial_write ((uint8_t *) &CIM_frame, CIM_HEADER_LEN);
     358:	0a e2       	ldi	r16, 0x2A	; 42
     35a:	11 e0       	ldi	r17, 0x01	; 1
     35c:	c8 01       	movw	r24, r16
     35e:	6b e0       	ldi	r22, 0x0B	; 11
     360:	70 e0       	ldi	r23, 0x00	; 0
     362:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
	usb_serial_write ((uint8_t *) CIM_frame.data, CIM_frame.data_size);
     366:	60 91 2e 01 	lds	r22, 0x012E
     36a:	70 91 2f 01 	lds	r23, 0x012F
     36e:	c8 01       	movw	r24, r16
     370:	0b 96       	adiw	r24, 0x0b	; 11
     372:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
    else
	{
	   	usb_serial_write ((char *) &CIM_frame, CIM_HEADER_LEN);
	   	usb_serial_write ((char *) CIM_frame.data, CIM_frame.data_size);
	}*/	    
}
     376:	1f 91       	pop	r17
     378:	0f 91       	pop	r16
     37a:	08 95       	ret

0000037c <reply_Acknowledge>:
	} */
}

void reply_Acknowledge(void)
{
	if ((UEINTX & (1<<RWAL))) { //wenn Buffer nicht voll ist 
     37c:	80 91 e8 00 	lds	r24, 0x00E8
     380:	85 ff       	sbrs	r24, 5
     382:	09 c0       	rjmp	.+18     	; 0x396 <reply_Acknowledge+0x1a>
	     CIM_frame.reply_code |= (CIM_ERROR_CIM_NOT_READY<<8) ;
     384:	80 91 33 01 	lds	r24, 0x0133
     388:	90 91 34 01 	lds	r25, 0x0134
     38c:	90 62       	ori	r25, 0x20	; 32
     38e:	90 93 34 01 	sts	0x0134, r25
     392:	80 93 33 01 	sts	0x0133, r24
    }

	if (!(UEINTX & (1<<RWAL))) {	//wenn Buffer voll ist
     396:	80 91 e8 00 	lds	r24, 0x00E8
     39a:	85 fd       	sbrc	r24, 5
     39c:	0a c0       	rjmp	.+20     	; 0x3b2 <reply_Acknowledge+0x36>
		CIM_frame.data_size=0;     // no data in ack frame
     39e:	10 92 2f 01 	sts	0x012F, r1
     3a2:	10 92 2e 01 	sts	0x012E, r1
    	usb_serial_write ((uint8_t *) &CIM_frame, CIM_HEADER_LEN);
     3a6:	8a e2       	ldi	r24, 0x2A	; 42
     3a8:	91 e0       	ldi	r25, 0x01	; 1
     3aa:	6b e0       	ldi	r22, 0x0B	; 11
     3ac:	70 e0       	ldi	r23, 0x00	; 0
     3ae:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
     3b2:	08 95       	ret

000003b4 <reply_UniqueNumber>:
	} 
}

void reply_UniqueNumber(void)
{
		CIM_frame.data_size=4;    // lenght of unique number
     3b4:	84 e0       	ldi	r24, 0x04	; 4
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	90 93 2f 01 	sts	0x012F, r25
     3bc:	80 93 2e 01 	sts	0x012E, r24
    	usb_serial_write ((uint8_t *) &CIM_frame, CIM_HEADER_LEN);
     3c0:	8a e2       	ldi	r24, 0x2A	; 42
     3c2:	91 e0       	ldi	r25, 0x01	; 1
     3c4:	6b e0       	ldi	r22, 0x0B	; 11
     3c6:	70 e0       	ldi	r23, 0x00	; 0
     3c8:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
    	usb_serial_write ((uint8_t *) &LIPMOUSE_CIM_UNIQUE_NUMBER, CIM_frame.data_size);
     3cc:	60 91 2e 01 	lds	r22, 0x012E
     3d0:	70 91 2f 01 	lds	r23, 0x012F
     3d4:	80 e0       	ldi	r24, 0x00	; 0
     3d6:	91 e0       	ldi	r25, 0x01	; 1
     3d8:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
	if (!(UEINTX & (1<<RWAL))) { //wenn Buffer voll ist
		CIM_frame.data_size=4;    // lenght of unique number
    	usb_serial_write ((char *) &CIM_frame, CIM_HEADER_LEN);
    	usb_serial_write ((char *) &TEENSY_CIM_UNIQUE_NUMBER, CIM_frame.data_size);
	} */
}
     3dc:	08 95       	ret

000003de <reply_FeatureList>:


void reply_FeatureList(void)
{
  
    if (UEINTX & (1<<RWAL)) { //wenn Buffer nicht voll ist 
     3de:	80 91 e8 00 	lds	r24, 0x00E8
     3e2:	85 ff       	sbrs	r24, 5
     3e4:	09 c0       	rjmp	.+18     	; 0x3f8 <reply_FeatureList+0x1a>
	     CIM_frame.reply_code |= (CIM_ERROR_CIM_NOT_READY<<8) ;
     3e6:	80 91 33 01 	lds	r24, 0x0133
     3ea:	90 91 34 01 	lds	r25, 0x0134
     3ee:	90 62       	ori	r25, 0x20	; 32
     3f0:	90 93 34 01 	sts	0x0134, r25
     3f4:	80 93 33 01 	sts	0x0133, r24
//		 LEDs_TurnOnLEDs(LED6);  // indicate frame loss
    }
	if (!(UEINTX & (1<<RWAL))) { //wenn Buffer voll ist
     3f8:	80 91 e8 00 	lds	r24, 0x00E8
     3fc:	85 fd       	sbrc	r24, 5
     3fe:	14 c0       	rjmp	.+40     	; 0x428 <reply_FeatureList+0x4a>
		CIM_frame.data_size=sizeof(LIPMOUSE_CIM_FEATURELIST);     // feature list length
     400:	8e e0       	ldi	r24, 0x0E	; 14
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	90 93 2f 01 	sts	0x012F, r25
     408:	80 93 2e 01 	sts	0x012E, r24
	    usb_serial_write ( (uint8_t *)&CIM_frame, CIM_HEADER_LEN);
     40c:	8a e2       	ldi	r24, 0x2A	; 42
     40e:	91 e0       	ldi	r25, 0x01	; 1
     410:	6b e0       	ldi	r22, 0x0B	; 11
     412:	70 e0       	ldi	r23, 0x00	; 0
     414:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
    	usb_serial_write ( (uint8_t *)&LIPMOUSE_CIM_FEATURELIST, CIM_frame.data_size);
     418:	60 91 2e 01 	lds	r22, 0x012E
     41c:	70 91 2f 01 	lds	r23, 0x012F
     420:	84 e0       	ldi	r24, 0x04	; 4
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 49 05 	call	0xa92	; 0xa92 <usb_serial_write>
     428:	08 95       	ret

0000042a <process_ARE_frame>:
	uint8_t command;


//	LEDs_ToggleLEDs(LED0);  // indicate correct frame

	command=(uint8_t)ARE_frame.request_code;
     42a:	60 91 45 03 	lds	r22, 0x0345
	CIM_frame.cim_feature=ARE_frame.cim_feature;
     42e:	40 91 43 03 	lds	r20, 0x0343
     432:	50 91 44 03 	lds	r21, 0x0344
     436:	50 93 32 01 	sts	0x0132, r21
     43a:	40 93 31 01 	sts	0x0131, r20
	CIM_frame.serial_number=ARE_frame.serial_number;
     43e:	90 91 42 03 	lds	r25, 0x0342
     442:	90 93 30 01 	sts	0x0130, r25
	CIM_frame.reply_code=(((uint16_t)status_code)<<8) + command;
     446:	38 2f       	mov	r19, r24
     448:	20 e0       	ldi	r18, 0x00	; 0
     44a:	26 0f       	add	r18, r22
     44c:	31 1d       	adc	r19, r1
     44e:	30 93 34 01 	sts	0x0134, r19
     452:	20 93 33 01 	sts	0x0133, r18
	data_size=(uint8_t)ARE_frame.data_size;
     456:	90 91 40 03 	lds	r25, 0x0340

	ack_needed=1;


//	if ((status_code & (CIM_ERROR_INVALID_ARE_VERSION | CIM_ERROR_CRC_MISMATCH)) == 0)
	if ((status_code & CIM_ERROR_INVALID_ARE_VERSION) == 0)
     45a:	84 fd       	sbrc	r24, 4
     45c:	c0 c0       	rjmp	.+384    	; 0x5de <process_ARE_frame+0x1b4>
	{
	      // UART_Print(" feature ");  UART_Putchar(command);
		  // no serious packet error 
	      switch (command)   {  // process requested command
     45e:	61 31       	cpi	r22, 0x11	; 17
     460:	19 f1       	breq	.+70     	; 0x4a8 <process_ARE_frame+0x7e>
     462:	62 31       	cpi	r22, 0x12	; 18
     464:	30 f4       	brcc	.+12     	; 0x472 <process_ARE_frame+0x48>
     466:	66 23       	and	r22, r22
     468:	51 f0       	breq	.+20     	; 0x47e <process_ARE_frame+0x54>
     46a:	60 31       	cpi	r22, 0x10	; 16
     46c:	09 f0       	breq	.+2      	; 0x470 <process_ARE_frame+0x46>
     46e:	b7 c0       	rjmp	.+366    	; 0x5de <process_ARE_frame+0x1b4>
     470:	53 c0       	rjmp	.+166    	; 0x518 <process_ARE_frame+0xee>
     472:	61 38       	cpi	r22, 0x81	; 129
     474:	51 f0       	breq	.+20     	; 0x48a <process_ARE_frame+0x60>
     476:	62 38       	cpi	r22, 0x82	; 130
     478:	09 f0       	breq	.+2      	; 0x47c <process_ARE_frame+0x52>
     47a:	b1 c0       	rjmp	.+354    	; 0x5de <process_ARE_frame+0x1b4>
     47c:	0c c0       	rjmp	.+24     	; 0x496 <process_ARE_frame+0x6c>

		  	case CMD_REQUEST_FEATURELIST:
			       if (data_size==0) {
     47e:	99 23       	and	r25, r25
     480:	09 f0       	breq	.+2      	; 0x484 <process_ARE_frame+0x5a>
     482:	ad c0       	rjmp	.+346    	; 0x5de <process_ARE_frame+0x1b4>
				     reply_FeatureList();  // reply requested feature list
     484:	0e 94 ef 01 	call	0x3de	; 0x3de <reply_FeatureList>
     488:	ac c0       	rjmp	.+344    	; 0x5e2 <process_ARE_frame+0x1b8>

		  	case CMD_REQUEST_RESET_CIM:
					if (data_size!=0) status_code |= CIM_ERROR_INVALID_FEATURE;
					break;
		  	case CMD_REQUEST_START_CIM:
			        if (data_size==0) {
     48a:	99 23       	and	r25, r25
     48c:	09 f0       	breq	.+2      	; 0x490 <process_ARE_frame+0x66>
     48e:	a7 c0       	rjmp	.+334    	; 0x5de <process_ARE_frame+0x1b4>
					  enable_timer_ISR();
     490:	0e 94 3b 04 	call	0x876	; 0x876 <enable_timer_ISR>
     494:	a4 c0       	rjmp	.+328    	; 0x5de <process_ARE_frame+0x1b4>
					} else status_code |= CIM_ERROR_INVALID_FEATURE;
					break;
		  	case CMD_REQUEST_STOP_CIM:
			       if (data_size==0) {
     496:	99 23       	and	r25, r25
     498:	09 f0       	breq	.+2      	; 0x49c <process_ARE_frame+0x72>
     49a:	a1 c0       	rjmp	.+322    	; 0x5de <process_ARE_frame+0x1b4>
			   		// LEDs_ToggleLEDs(LED4);  // indicate reset CIM
				     first_packet=1;  // reset first frame indicator etc.
     49c:	81 e0       	ldi	r24, 0x01	; 1
     49e:	80 93 12 01 	sts	0x0112, r24
					 disable_timer_ISR();
     4a2:	0e 94 41 04 	call	0x882	; 0x882 <disable_timer_ISR>
     4a6:	9b c0       	rjmp	.+310    	; 0x5de <process_ARE_frame+0x1b4>
					} else status_code |= CIM_ERROR_INVALID_FEATURE;
				  break;

			case CMD_REQUEST_READ_FEATURE:  //  read feature from CIM

			  switch (ARE_frame.cim_feature) {
     4a8:	43 30       	cpi	r20, 0x03	; 3
     4aa:	51 05       	cpc	r21, r1
     4ac:	e1 f0       	breq	.+56     	; 0x4e6 <process_ARE_frame+0xbc>
     4ae:	44 30       	cpi	r20, 0x04	; 4
     4b0:	51 05       	cpc	r21, r1
     4b2:	40 f4       	brcc	.+16     	; 0x4c4 <process_ARE_frame+0x9a>
     4b4:	41 15       	cp	r20, r1
     4b6:	51 05       	cpc	r21, r1
     4b8:	69 f0       	breq	.+26     	; 0x4d4 <process_ARE_frame+0xaa>
     4ba:	42 30       	cpi	r20, 0x02	; 2
     4bc:	51 05       	cpc	r21, r1
     4be:	09 f0       	breq	.+2      	; 0x4c2 <process_ARE_frame+0x98>
     4c0:	8e c0       	rjmp	.+284    	; 0x5de <process_ARE_frame+0x1b4>
     4c2:	0e c0       	rjmp	.+28     	; 0x4e0 <process_ARE_frame+0xb6>
     4c4:	49 30       	cpi	r20, 0x09	; 9
     4c6:	51 05       	cpc	r21, r1
     4c8:	89 f0       	breq	.+34     	; 0x4ec <process_ARE_frame+0xc2>
     4ca:	4b 30       	cpi	r20, 0x0B	; 11
     4cc:	51 05       	cpc	r21, r1
     4ce:	09 f0       	breq	.+2      	; 0x4d2 <process_ARE_frame+0xa8>
     4d0:	86 c0       	rjmp	.+268    	; 0x5de <process_ARE_frame+0x1b4>
     4d2:	0f c0       	rjmp	.+30     	; 0x4f2 <process_ARE_frame+0xc8>
			     case LIPMOUSE_CIM_FEATURE_UNIQUENUMBER:   // read unique serial number
  		            if (data_size==0) {    
     4d4:	99 23       	and	r25, r25
     4d6:	09 f0       	breq	.+2      	; 0x4da <process_ARE_frame+0xb0>
     4d8:	82 c0       	rjmp	.+260    	; 0x5de <process_ARE_frame+0x1b4>
				     reply_UniqueNumber();
     4da:	0e 94 da 01 	call	0x3b4	; 0x3b4 <reply_UniqueNumber>
     4de:	81 c0       	rjmp	.+258    	; 0x5e2 <process_ARE_frame+0x1b8>
					 ack_needed=0;
					} else status_code |= CIM_ERROR_INVALID_FEATURE;
  			     	break;

			     case LIPMOUSE_CIM_FEATURE_ADCREPORT:
						generate_ADCFrame();
     4e0:	0e 94 6e 01 	call	0x2dc	; 0x2dc <generate_ADCFrame>
     4e4:	16 c0       	rjmp	.+44     	; 0x512 <process_ARE_frame+0xe8>
						reply_DataFrame();
					    ack_needed=0;
				     break;

			     case LIPMOUSE_CIM_FEATURE_BUTTONREPORT:
						generate_ButtonFrame();
     4e6:	0e 94 61 01 	call	0x2c2	; 0x2c2 <generate_ButtonFrame>
     4ea:	13 c0       	rjmp	.+38     	; 0x512 <process_ARE_frame+0xe8>
						reply_DataFrame();
					    ack_needed=0;
				     break;

				 case LIPMOUSE_CIM_FEATURE_GET_IR_STATE:
				  		CIM_frame.data[0]=get_ir_status;
     4ec:	80 91 50 05 	lds	r24, 0x0550
     4f0:	71 c0       	rjmp	.+226    	; 0x5d4 <process_ARE_frame+0x1aa>
  #define AD_RIGHT 4 
#endif

void generate_RecordFrame()
{
	memcpy(CIM_frame.data, irBuffer, DATABUF_SIZE);
     4f2:	a5 e3       	ldi	r26, 0x35	; 53
     4f4:	b1 e0       	ldi	r27, 0x01	; 1
     4f6:	e2 e5       	ldi	r30, 0x52	; 82
     4f8:	f5 e0       	ldi	r31, 0x05	; 5
     4fa:	80 e0       	ldi	r24, 0x00	; 0
     4fc:	92 e0       	ldi	r25, 0x02	; 2
     4fe:	01 90       	ld	r0, Z+
     500:	0d 92       	st	X+, r0
     502:	01 97       	sbiw	r24, 0x01	; 1
     504:	e1 f7       	brne	.-8      	; 0x4fe <process_ARE_frame+0xd4>
					    ack_needed=0;
						break;
				  
				  case LIPMOUSE_CIM_FEATURE_GET_IR_CODE:		// Send IR Code to ARE
					    generate_RecordFrame();
						CIM_frame.data_size=DATABUF_SIZE;
     506:	80 e0       	ldi	r24, 0x00	; 0
     508:	92 e0       	ldi	r25, 0x02	; 2
     50a:	90 93 2f 01 	sts	0x012F, r25
     50e:	80 93 2e 01 	sts	0x012E, r24
						reply_DataFrame();				
     512:	0e 94 aa 01 	call	0x354	; 0x354 <reply_DataFrame>
     516:	65 c0       	rjmp	.+202    	; 0x5e2 <process_ARE_frame+0x1b8>
			   break;
				   

			case CMD_REQUEST_WRITE_FEATURE:  //  write feature to CIM						

				switch (ARE_frame.cim_feature) {  // which feature address ?
     518:	44 30       	cpi	r20, 0x04	; 4
     51a:	51 05       	cpc	r21, r1
     51c:	09 f1       	breq	.+66     	; 0x560 <process_ARE_frame+0x136>
     51e:	45 30       	cpi	r20, 0x05	; 5
     520:	51 05       	cpc	r21, r1
     522:	28 f4       	brcc	.+10     	; 0x52e <process_ARE_frame+0x104>
     524:	41 30       	cpi	r20, 0x01	; 1
     526:	51 05       	cpc	r21, r1
     528:	09 f0       	breq	.+2      	; 0x52c <process_ARE_frame+0x102>
     52a:	59 c0       	rjmp	.+178    	; 0x5de <process_ARE_frame+0x1b4>
     52c:	08 c0       	rjmp	.+16     	; 0x53e <process_ARE_frame+0x114>
     52e:	48 30       	cpi	r20, 0x08	; 8
     530:	51 05       	cpc	r21, r1
     532:	51 f1       	breq	.+84     	; 0x588 <process_ARE_frame+0x15e>
     534:	4a 30       	cpi	r20, 0x0A	; 10
     536:	51 05       	cpc	r21, r1
     538:	09 f0       	breq	.+2      	; 0x53c <process_ARE_frame+0x112>
     53a:	51 c0       	rjmp	.+162    	; 0x5de <process_ARE_frame+0x1b4>
     53c:	34 c0       	rjmp	.+104    	; 0x5a6 <process_ARE_frame+0x17c>

			        case LIPMOUSE_CIM_FEATURE_SET_ADCPERIOD:
	  		            if (data_size==2) {    
     53e:	92 30       	cpi	r25, 0x02	; 2
     540:	09 f0       	breq	.+2      	; 0x544 <process_ARE_frame+0x11a>
     542:	4d c0       	rjmp	.+154    	; 0x5de <process_ARE_frame+0x1b4>
							cli();
     544:	f8 94       	cli
							ADC_updatetime=  (uint16_t)ARE_frame.data[0];
     546:	20 91 47 03 	lds	r18, 0x0347
							ADC_updatetime+= ((uint16_t)ARE_frame.data[1])<<8;
     54a:	90 91 48 03 	lds	r25, 0x0348
     54e:	80 e0       	ldi	r24, 0x00	; 0
     550:	82 0f       	add	r24, r18
     552:	91 1d       	adc	r25, r1
     554:	90 93 21 01 	sts	0x0121, r25
     558:	80 93 20 01 	sts	0x0120, r24
							sei();
     55c:	78 94       	sei
     55e:	3f c0       	rjmp	.+126    	; 0x5de <process_ARE_frame+0x1b4>
						}
				     break;
			        case LIPMOUSE_CIM_FEATURE_SET_LEDS:
	  		            if (data_size==1) {
     560:	91 30       	cpi	r25, 0x01	; 1
     562:	e9 f5       	brne	.+122    	; 0x5de <process_ARE_frame+0x1b4>
							uint8_t actLeds=ARE_frame.data[0];    
							if (actLeds&1) PORTB&=~(1<<0); else PORTB|=(1<<0);
     564:	80 91 47 03 	lds	r24, 0x0347
     568:	80 ff       	sbrs	r24, 0
     56a:	02 c0       	rjmp	.+4      	; 0x570 <process_ARE_frame+0x146>
     56c:	28 98       	cbi	0x05, 0	; 5
     56e:	01 c0       	rjmp	.+2      	; 0x572 <process_ARE_frame+0x148>
     570:	28 9a       	sbi	0x05, 0	; 5
							if (actLeds&2) PORTE&=~(1<<7); else PORTE|=(1<<7);
     572:	81 ff       	sbrs	r24, 1
     574:	02 c0       	rjmp	.+4      	; 0x57a <process_ARE_frame+0x150>
     576:	77 98       	cbi	0x0e, 7	; 14
     578:	01 c0       	rjmp	.+2      	; 0x57c <process_ARE_frame+0x152>
     57a:	77 9a       	sbi	0x0e, 7	; 14
							if (actLeds&4) PORTE&=~(1<<6); else PORTE|=(1<<6);
     57c:	82 ff       	sbrs	r24, 2
     57e:	02 c0       	rjmp	.+4      	; 0x584 <process_ARE_frame+0x15a>
     580:	76 98       	cbi	0x0e, 6	; 14
     582:	2d c0       	rjmp	.+90     	; 0x5de <process_ARE_frame+0x1b4>
     584:	76 9a       	sbi	0x0e, 6	; 14
     586:	2b c0       	rjmp	.+86     	; 0x5de <process_ARE_frame+0x1b4>
						}
				     break;
					 
					 case LIPMOUSE_CIM_FEATURE_SET_IR_MODE:
						set_ir_status=(uint8_t)ARE_frame.data[0];
     588:	80 91 47 03 	lds	r24, 0x0347
     58c:	80 93 3b 03 	sts	0x033B, r24
						CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_SET_IR_MODE;
     590:	50 93 32 01 	sts	0x0132, r21
     594:	40 93 31 01 	sts	0x0131, r20
						CIM_frame.reply_code=CMD_REQUEST_WRITE_FEATURE;
     598:	20 e1       	ldi	r18, 0x10	; 16
     59a:	30 e0       	ldi	r19, 0x00	; 0
     59c:	30 93 34 01 	sts	0x0134, r19
     5a0:	20 93 33 01 	sts	0x0133, r18
     5a4:	17 c0       	rjmp	.+46     	; 0x5d4 <process_ARE_frame+0x1aa>
						reply_DataFrame();				
					    ack_needed=0;
						break;
					
					case LIPMOUSE_CIM_FEATURE_SET_IR_CODE:		// Get IR Code from ARE
						memcpy(irBuffer, ARE_frame.data, DATABUF_SIZE);
     5a6:	a2 e5       	ldi	r26, 0x52	; 82
     5a8:	b5 e0       	ldi	r27, 0x05	; 5
     5aa:	e7 e4       	ldi	r30, 0x47	; 71
     5ac:	f3 e0       	ldi	r31, 0x03	; 3
     5ae:	80 e0       	ldi	r24, 0x00	; 0
     5b0:	92 e0       	ldi	r25, 0x02	; 2
     5b2:	01 90       	ld	r0, Z+
     5b4:	0d 92       	st	X+, r0
     5b6:	01 97       	sbiw	r24, 0x01	; 1
     5b8:	e1 f7       	brne	.-8      	; 0x5b2 <process_ARE_frame+0x188>

						CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_GET_IR_STATE;
     5ba:	89 e0       	ldi	r24, 0x09	; 9
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	90 93 32 01 	sts	0x0132, r25
     5c2:	80 93 31 01 	sts	0x0131, r24
					    CIM_frame.reply_code=CMD_REPLY_READ_FEATURE;
     5c6:	81 e1       	ldi	r24, 0x11	; 17
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	90 93 34 01 	sts	0x0134, r25
     5ce:	80 93 33 01 	sts	0x0133, r24

						CIM_frame.data[0] = 0x04;			// 4 : Got IR Code from ARE
     5d2:	84 e0       	ldi	r24, 0x04	; 4
     5d4:	80 93 35 01 	sts	0x0135, r24
						CIM_frame.data_size=1;
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	96 cf       	rjmp	.-212    	; 0x50a <process_ARE_frame+0xe0>
	//	UART_Print(" invalid data size or no feature ");
	}
 

	if (ack_needed) {
	    reply_Acknowledge();
     5de:	0e 94 be 01 	call	0x37c	; 0x37c <reply_Acknowledge>
	}

    return(1);
}
     5e2:	81 e0       	ldi	r24, 0x01	; 1
     5e4:	08 95       	ret

000005e6 <parse_CIM_protocol>:

#define FRAME_DONE 99


void parse_CIM_protocol(void)
{
     5e6:	2f 92       	push	r2
     5e8:	3f 92       	push	r3
     5ea:	4f 92       	push	r4
     5ec:	5f 92       	push	r5
     5ee:	6f 92       	push	r6
     5f0:	7f 92       	push	r7
     5f2:	8f 92       	push	r8
     5f4:	9f 92       	push	r9
     5f6:	af 92       	push	r10
     5f8:	bf 92       	push	r11
     5fa:	cf 92       	push	r12
     5fc:	df 92       	push	r13
     5fe:	ef 92       	push	r14
     600:	ff 92       	push	r15
     602:	0f 93       	push	r16
     604:	1f 93       	push	r17
     606:	cf 93       	push	r28
     608:	df 93       	push	r29

				  last_serial=actbyte;
			      readstate++;
				  break;
		  case 7: // CIM-feature low byte
		  		  ARE_frame.cim_feature= actbyte; 
     60a:	63 e4       	ldi	r22, 0x43	; 67
     60c:	c6 2e       	mov	r12, r22
     60e:	63 e0       	ldi	r22, 0x03	; 3
     610:	d6 2e       	mov	r13, r22
				  datapos++;
				  if (datapos==ARE_frame.data_size)
				  {
				     if (transmission_mode & CIM_STATUS_CRC)  // with CRC: get checksum 
 				        readstate++;  					 
					 else  readstate=FRAME_DONE; // no CRC:  frame is finished here !
     612:	53 e6       	ldi	r21, 0x63	; 99
     614:	b5 2e       	mov	r11, r21
		  		  ARE_frame.data[datapos]=actbyte;
				  datapos++;
				  if (datapos==ARE_frame.data_size)
				  {
				     if (transmission_mode & CIM_STATUS_CRC)  // with CRC: get checksum 
 				        readstate++;  					 
     616:	4c e0       	ldi	r20, 0x0C	; 12
     618:	a4 2e       	mov	r10, r20
		  		  ARE_frame.cim_feature+=((int)actbyte)<<8; 
		  		  readstate++; 

				  break;
		  case 9: // Request code low byte ( command )
		  		  ARE_frame.request_code=actbyte;
     61a:	32 e0       	ldi	r19, 0x02	; 2
     61c:	43 2e       	mov	r4, r19
     61e:	51 2c       	mov	r5, r1
     620:	4c 0c       	add	r4, r12
     622:	5d 1c       	adc	r5, r13
				  if (ARE_frame.are_id < ARE_MINIMAL_VERSION)    // outdated ARE ?
				     reply_status_code |= CIM_ERROR_INVALID_ARE_VERSION;
		  		  readstate++; 
				  break;
		  case 4: // data length low byte
		  		  ARE_frame.data_size=actbyte;
     624:	2d ef       	ldi	r18, 0xFD	; 253
     626:	62 2e       	mov	r6, r18
     628:	2f ef       	ldi	r18, 0xFF	; 255
     62a:	72 2e       	mov	r7, r18
     62c:	6c 0c       	add	r6, r12
     62e:	7d 1c       	adc	r7, r13
				  break;

 		  // packet in sync !

		  case 2: // ARE-ID: SW-version low byte
				  ARE_frame.are_id=actbyte;  
     630:	9b ef       	ldi	r25, 0xFB	; 251
     632:	89 2e       	mov	r8, r25
     634:	9f ef       	ldi	r25, 0xFF	; 255
     636:	99 2e       	mov	r9, r25
     638:	8c 0c       	add	r8, r12
     63a:	9d 1c       	adc	r9, r13
		  		  readstate++; 
     63c:	83 e0       	ldi	r24, 0x03	; 3
     63e:	38 2e       	mov	r3, r24
		
      switch (readstate) 
	  {
		  case 0: // first sync byte
		  		  reply_status_code=0;
		  		  if (actbyte=='@') readstate++; 
     640:	22 24       	eor	r2, r2
     642:	23 94       	inc	r2
     644:	fb c0       	rjmp	.+502    	; 0x83c <parse_CIM_protocol+0x256>

	

    while (usb_serial_available()) 
	{ 
      actbyte=usb_serial_getchar();
     646:	0e 94 94 04 	call	0x928	; 0x928 <usb_serial_getchar>
     64a:	48 2f       	mov	r20, r24
		
      switch (readstate) 
     64c:	80 91 1a 01 	lds	r24, 0x011A
     650:	87 30       	cpi	r24, 0x07	; 7
     652:	09 f4       	brne	.+2      	; 0x656 <parse_CIM_protocol+0x70>
     654:	89 c0       	rjmp	.+274    	; 0x768 <parse_CIM_protocol+0x182>
     656:	88 30       	cpi	r24, 0x08	; 8
     658:	80 f4       	brcc	.+32     	; 0x67a <parse_CIM_protocol+0x94>
     65a:	83 30       	cpi	r24, 0x03	; 3
     65c:	d9 f1       	breq	.+118    	; 0x6d4 <parse_CIM_protocol+0xee>
     65e:	84 30       	cpi	r24, 0x04	; 4
     660:	28 f4       	brcc	.+10     	; 0x66c <parse_CIM_protocol+0x86>
     662:	81 30       	cpi	r24, 0x01	; 1
     664:	59 f1       	breq	.+86     	; 0x6bc <parse_CIM_protocol+0xd6>
     666:	82 30       	cpi	r24, 0x02	; 2
     668:	70 f5       	brcc	.+92     	; 0x6c6 <parse_CIM_protocol+0xe0>
     66a:	20 c0       	rjmp	.+64     	; 0x6ac <parse_CIM_protocol+0xc6>
     66c:	85 30       	cpi	r24, 0x05	; 5
     66e:	09 f4       	brne	.+2      	; 0x672 <parse_CIM_protocol+0x8c>
     670:	4c c0       	rjmp	.+152    	; 0x70a <parse_CIM_protocol+0x124>
     672:	86 30       	cpi	r24, 0x06	; 6
     674:	08 f0       	brcs	.+2      	; 0x678 <parse_CIM_protocol+0x92>
     676:	5b c0       	rjmp	.+182    	; 0x72e <parse_CIM_protocol+0x148>
     678:	42 c0       	rjmp	.+132    	; 0x6fe <parse_CIM_protocol+0x118>
     67a:	8b 30       	cpi	r24, 0x0B	; 11
     67c:	09 f4       	brne	.+2      	; 0x680 <parse_CIM_protocol+0x9a>
     67e:	a5 c0       	rjmp	.+330    	; 0x7ca <parse_CIM_protocol+0x1e4>
     680:	8c 30       	cpi	r24, 0x0C	; 12
     682:	38 f4       	brcc	.+14     	; 0x692 <parse_CIM_protocol+0xac>
     684:	89 30       	cpi	r24, 0x09	; 9
     686:	09 f4       	brne	.+2      	; 0x68a <parse_CIM_protocol+0xa4>
     688:	87 c0       	rjmp	.+270    	; 0x798 <parse_CIM_protocol+0x1b2>
     68a:	8a 30       	cpi	r24, 0x0A	; 10
     68c:	08 f0       	brcs	.+2      	; 0x690 <parse_CIM_protocol+0xaa>
     68e:	8a c0       	rjmp	.+276    	; 0x7a4 <parse_CIM_protocol+0x1be>
     690:	73 c0       	rjmp	.+230    	; 0x778 <parse_CIM_protocol+0x192>
     692:	8d 30       	cpi	r24, 0x0D	; 13
     694:	09 f4       	brne	.+2      	; 0x698 <parse_CIM_protocol+0xb2>
     696:	b8 c0       	rjmp	.+368    	; 0x808 <parse_CIM_protocol+0x222>
     698:	8d 30       	cpi	r24, 0x0D	; 13
     69a:	08 f4       	brcc	.+2      	; 0x69e <parse_CIM_protocol+0xb8>
     69c:	b1 c0       	rjmp	.+354    	; 0x800 <parse_CIM_protocol+0x21a>
     69e:	8e 30       	cpi	r24, 0x0E	; 14
     6a0:	09 f4       	brne	.+2      	; 0x6a4 <parse_CIM_protocol+0xbe>
     6a2:	b6 c0       	rjmp	.+364    	; 0x810 <parse_CIM_protocol+0x22a>
     6a4:	8f 30       	cpi	r24, 0x0F	; 15
     6a6:	09 f0       	breq	.+2      	; 0x6aa <parse_CIM_protocol+0xc4>
     6a8:	bd c0       	rjmp	.+378    	; 0x824 <parse_CIM_protocol+0x23e>
     6aa:	b4 c0       	rjmp	.+360    	; 0x814 <parse_CIM_protocol+0x22e>
	  {
		  case 0: // first sync byte
		  		  reply_status_code=0;
     6ac:	10 92 1e 01 	sts	0x011E, r1
		  		  if (actbyte=='@') readstate++; 
     6b0:	40 34       	cpi	r20, 0x40	; 64
     6b2:	09 f0       	breq	.+2      	; 0x6b6 <parse_CIM_protocol+0xd0>
     6b4:	b9 c0       	rjmp	.+370    	; 0x828 <parse_CIM_protocol+0x242>
     6b6:	20 92 1a 01 	sts	0x011A, r2
     6ba:	b6 c0       	rjmp	.+364    	; 0x828 <parse_CIM_protocol+0x242>
				  break;
		  case 1: // second sync byte
		  		  if (actbyte=='T')  readstate++;
     6bc:	44 35       	cpi	r20, 0x54	; 84
     6be:	09 f0       	breq	.+2      	; 0x6c2 <parse_CIM_protocol+0xdc>
     6c0:	b1 c0       	rjmp	.+354    	; 0x824 <parse_CIM_protocol+0x23e>
     6c2:	22 e0       	ldi	r18, 0x02	; 2
     6c4:	66 c0       	rjmp	.+204    	; 0x792 <parse_CIM_protocol+0x1ac>
				  break;

 		  // packet in sync !

		  case 2: // ARE-ID: SW-version low byte
				  ARE_frame.are_id=actbyte;  
     6c6:	40 93 3e 03 	sts	0x033E, r20
     6ca:	f4 01       	movw	r30, r8
     6cc:	11 82       	std	Z+1, r1	; 0x01
		  		  readstate++; 
     6ce:	30 92 1a 01 	sts	0x011A, r3
     6d2:	aa c0       	rjmp	.+340    	; 0x828 <parse_CIM_protocol+0x242>
				  break;
		  case 3: // ARE-ID: SW-version high byte
		  		  ARE_frame.are_id+=((uint16_t)actbyte)<<8;  
     6d4:	d4 2f       	mov	r29, r20
     6d6:	c0 e0       	ldi	r28, 0x00	; 0
     6d8:	80 91 3e 03 	lds	r24, 0x033E
     6dc:	90 91 3f 03 	lds	r25, 0x033F
     6e0:	8c 0f       	add	r24, r28
     6e2:	9d 1f       	adc	r25, r29
     6e4:	90 93 3f 03 	sts	0x033F, r25
     6e8:	80 93 3e 03 	sts	0x033E, r24
				  if (ARE_frame.are_id < ARE_MINIMAL_VERSION)    // outdated ARE ?
     6ec:	89 2b       	or	r24, r25
     6ee:	29 f4       	brne	.+10     	; 0x6fa <parse_CIM_protocol+0x114>
				     reply_status_code |= CIM_ERROR_INVALID_ARE_VERSION;
     6f0:	80 91 1e 01 	lds	r24, 0x011E
     6f4:	80 61       	ori	r24, 0x10	; 16
     6f6:	80 93 1e 01 	sts	0x011E, r24
		  		  readstate++; 
     6fa:	f4 e0       	ldi	r31, 0x04	; 4
     6fc:	3a c0       	rjmp	.+116    	; 0x772 <parse_CIM_protocol+0x18c>
				  break;
		  case 4: // data length low byte
		  		  ARE_frame.data_size=actbyte;
     6fe:	40 93 40 03 	sts	0x0340, r20
     702:	f3 01       	movw	r30, r6
     704:	11 82       	std	Z+1, r1	; 0x01
				  readstate++; 
     706:	f5 e0       	ldi	r31, 0x05	; 5
     708:	34 c0       	rjmp	.+104    	; 0x772 <parse_CIM_protocol+0x18c>
				  break;
		  case 5: // data length high byte
		  		  ARE_frame.data_size+=((uint16_t)actbyte)<<8;
     70a:	14 2f       	mov	r17, r20
     70c:	00 e0       	ldi	r16, 0x00	; 0
     70e:	80 91 40 03 	lds	r24, 0x0340
     712:	90 91 41 03 	lds	r25, 0x0341
     716:	80 0f       	add	r24, r16
     718:	91 1f       	adc	r25, r17
     71a:	90 93 41 03 	sts	0x0341, r25
     71e:	80 93 40 03 	sts	0x0340, r24
				  if (ARE_frame.data_size > DATABUF_SIZE)  { // dismiss packets of excessive length
     722:	81 50       	subi	r24, 0x01	; 1
     724:	92 40       	sbci	r25, 0x02	; 2
     726:	08 f0       	brcs	.+2      	; 0x72a <parse_CIM_protocol+0x144>
     728:	7d c0       	rjmp	.+250    	; 0x824 <parse_CIM_protocol+0x23e>
				       readstate=0;
					   //ARE_frame.data_size=0;
  				       //reply_status_code |= CIM_ERROR_INVALID_FEATURE;
				  }
				  else readstate++; 
     72a:	86 e0       	ldi	r24, 0x06	; 6
     72c:	6a c0       	rjmp	.+212    	; 0x802 <parse_CIM_protocol+0x21c>
				 
				  break;
	      case 6: // serial_number 
		  		  ARE_frame.serial_number = actbyte;
     72e:	40 93 42 03 	sts	0x0342, r20
				  if (first_packet)    // don't check first serial
     732:	80 91 12 01 	lds	r24, 0x0112
     736:	88 23       	and	r24, r24
     738:	19 f0       	breq	.+6      	; 0x740 <parse_CIM_protocol+0x15a>
				      first_packet=0;
     73a:	10 92 12 01 	sts	0x0112, r1
     73e:	10 c0       	rjmp	.+32     	; 0x760 <parse_CIM_protocol+0x17a>
				  else if (actbyte != (last_serial+1)%0x80) // check current serial number
     740:	24 2f       	mov	r18, r20
     742:	30 e0       	ldi	r19, 0x00	; 0
     744:	80 91 1d 01 	lds	r24, 0x011D
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	01 96       	adiw	r24, 0x01	; 1
     74c:	8f 77       	andi	r24, 0x7F	; 127
     74e:	90 70       	andi	r25, 0x00	; 0
     750:	28 17       	cp	r18, r24
     752:	39 07       	cpc	r19, r25
     754:	29 f0       	breq	.+10     	; 0x760 <parse_CIM_protocol+0x17a>
				     reply_status_code |= CIM_ERROR_LOST_PACKETS;
     756:	80 91 1e 01 	lds	r24, 0x011E
     75a:	82 60       	ori	r24, 0x02	; 2
     75c:	80 93 1e 01 	sts	0x011E, r24

				  last_serial=actbyte;
     760:	40 93 1d 01 	sts	0x011D, r20
			      readstate++;
     764:	e7 e0       	ldi	r30, 0x07	; 7
     766:	51 c0       	rjmp	.+162    	; 0x80a <parse_CIM_protocol+0x224>
				  break;
		  case 7: // CIM-feature low byte
		  		  ARE_frame.cim_feature= actbyte; 
     768:	40 93 43 03 	sts	0x0343, r20
     76c:	f6 01       	movw	r30, r12
     76e:	11 82       	std	Z+1, r1	; 0x01
		  		  readstate++; 
     770:	f8 e0       	ldi	r31, 0x08	; 8
     772:	f0 93 1a 01 	sts	0x011A, r31
     776:	58 c0       	rjmp	.+176    	; 0x828 <parse_CIM_protocol+0x242>
				  
				  break;
		  case 8: // CIM-feature high byte
		  		  ARE_frame.cim_feature+=((int)actbyte)<<8; 
     778:	f4 2e       	mov	r15, r20
     77a:	ee 24       	eor	r14, r14
     77c:	80 91 43 03 	lds	r24, 0x0343
     780:	90 91 44 03 	lds	r25, 0x0344
     784:	8e 0d       	add	r24, r14
     786:	9f 1d       	adc	r25, r15
     788:	90 93 44 03 	sts	0x0344, r25
     78c:	80 93 43 03 	sts	0x0343, r24
		  		  readstate++; 
     790:	29 e0       	ldi	r18, 0x09	; 9
     792:	20 93 1a 01 	sts	0x011A, r18
     796:	48 c0       	rjmp	.+144    	; 0x828 <parse_CIM_protocol+0x242>

				  break;
		  case 9: // Request code low byte ( command )
		  		  ARE_frame.request_code=actbyte;
     798:	40 93 45 03 	sts	0x0345, r20
     79c:	f2 01       	movw	r30, r4
     79e:	11 82       	std	Z+1, r1	; 0x01
		  		  readstate++; 
     7a0:	fa e0       	ldi	r31, 0x0A	; 10
     7a2:	e7 cf       	rjmp	.-50     	; 0x772 <parse_CIM_protocol+0x18c>
				  break;
		  case 10:// Request code high byte (transmission mode)
		  		  transmission_mode=actbyte;  // bit 0: CRC enable
     7a4:	40 93 1f 01 	sts	0x011F, r20
				  // reply_status_code|=(actbyte & CIM_STATUS_CRC);   
				  // remember CRC state for reply
				  
		  		  if (ARE_frame.data_size>0) {
     7a8:	80 91 40 03 	lds	r24, 0x0340
     7ac:	90 91 41 03 	lds	r25, 0x0341
     7b0:	89 2b       	or	r24, r25
     7b2:	41 f0       	breq	.+16     	; 0x7c4 <parse_CIM_protocol+0x1de>
				  	readstate++;
     7b4:	2b e0       	ldi	r18, 0x0B	; 11
     7b6:	20 93 1a 01 	sts	0x011A, r18
					datapos=0;
     7ba:	10 92 1c 01 	sts	0x011C, r1
     7be:	10 92 1b 01 	sts	0x011B, r1
     7c2:	32 c0       	rjmp	.+100    	; 0x828 <parse_CIM_protocol+0x242>
				  }
				  else {  // no data in packet 
				    if (transmission_mode & CIM_STATUS_CRC) 
     7c4:	40 ff       	sbrs	r20, 0
     7c6:	2b c0       	rjmp	.+86     	; 0x81e <parse_CIM_protocol+0x238>
     7c8:	18 c0       	rjmp	.+48     	; 0x7fa <parse_CIM_protocol+0x214>
					else readstate=FRAME_DONE;  // frame is finished here !
				  }
				  break;

		  case 11: // read out data
		  		  ARE_frame.data[datapos]=actbyte;
     7ca:	80 91 1b 01 	lds	r24, 0x011B
     7ce:	90 91 1c 01 	lds	r25, 0x011C
     7d2:	fc 01       	movw	r30, r24
     7d4:	e4 5c       	subi	r30, 0xC4	; 196
     7d6:	fc 4f       	sbci	r31, 0xFC	; 252
     7d8:	43 87       	std	Z+11, r20	; 0x0b
				  datapos++;
     7da:	01 96       	adiw	r24, 0x01	; 1
     7dc:	90 93 1c 01 	sts	0x011C, r25
     7e0:	80 93 1b 01 	sts	0x011B, r24
				  if (datapos==ARE_frame.data_size)
     7e4:	20 91 40 03 	lds	r18, 0x0340
     7e8:	30 91 41 03 	lds	r19, 0x0341
     7ec:	82 17       	cp	r24, r18
     7ee:	93 07       	cpc	r25, r19
     7f0:	d9 f4       	brne	.+54     	; 0x828 <parse_CIM_protocol+0x242>
				  {
				     if (transmission_mode & CIM_STATUS_CRC)  // with CRC: get checksum 
     7f2:	80 91 1f 01 	lds	r24, 0x011F
     7f6:	80 ff       	sbrs	r24, 0
     7f8:	12 c0       	rjmp	.+36     	; 0x81e <parse_CIM_protocol+0x238>
 				        readstate++;  					 
     7fa:	a0 92 1a 01 	sts	0x011A, r10
     7fe:	14 c0       	rjmp	.+40     	; 0x828 <parse_CIM_protocol+0x242>
					 else  readstate=FRAME_DONE; // no CRC:  frame is finished here !
				  } 
				  break;
		  case 12: // checksum byte 1
		  		  checksum=actbyte;
				  readstate++;
     800:	8d e0       	ldi	r24, 0x0D	; 13
     802:	80 93 1a 01 	sts	0x011A, r24
     806:	10 c0       	rjmp	.+32     	; 0x828 <parse_CIM_protocol+0x242>
				  break;
		  case 13: // checksum byte 2
		  		  checksum+=((long)actbyte)<<8;
				  readstate++;
     808:	ee e0       	ldi	r30, 0x0E	; 14
     80a:	e0 93 1a 01 	sts	0x011A, r30
     80e:	0c c0       	rjmp	.+24     	; 0x828 <parse_CIM_protocol+0x242>
				  break;
		  case 14: // checksum byte 3
		  		  checksum+=((long)actbyte)<<16;
				  readstate++;
     810:	ff e0       	ldi	r31, 0x0F	; 15
     812:	af cf       	rjmp	.-162    	; 0x772 <parse_CIM_protocol+0x18c>
		  case 15: // checksum byte 4
		  		  checksum+=((long)actbyte)<<24;	  

				  // check CRC now (currently not used):
				  // if (checksum != crc32(ARE_frame.data, ARE_frame.data_size))
				  reply_status_code |= CIM_ERROR_CRC_MISMATCH;
     814:	80 91 1e 01 	lds	r24, 0x011E
     818:	84 60       	ori	r24, 0x04	; 4
     81a:	80 93 1e 01 	sts	0x011E, r24

				  // frame finished here !  
 				  readstate=FRAME_DONE;
     81e:	b0 92 1a 01 	sts	0x011A, r11
     822:	02 c0       	rjmp	.+4      	; 0x828 <parse_CIM_protocol+0x242>
				  break;
		  default: readstate=0; break;
     824:	10 92 1a 01 	sts	0x011A, r1
	 }		

     if (readstate==FRAME_DONE)  {  // frame finished: store command in ringbuffer
     828:	80 91 1a 01 	lds	r24, 0x011A
     82c:	83 36       	cpi	r24, 0x63	; 99
     82e:	31 f4       	brne	.+12     	; 0x83c <parse_CIM_protocol+0x256>
			process_ARE_frame(reply_status_code);
     830:	80 91 1e 01 	lds	r24, 0x011E
     834:	0e 94 15 02 	call	0x42a	; 0x42a <process_ARE_frame>
			readstate=0;
     838:	10 92 1a 01 	sts	0x011A, r1
	static uint8_t last_serial;
	uint8_t actbyte;

	

    while (usb_serial_available()) 
     83c:	0e 94 b9 04 	call	0x972	; 0x972 <usb_serial_available>
     840:	88 23       	and	r24, r24
     842:	09 f0       	breq	.+2      	; 0x846 <parse_CIM_protocol+0x260>
     844:	00 cf       	rjmp	.-512    	; 0x646 <parse_CIM_protocol+0x60>
     if (readstate==FRAME_DONE)  {  // frame finished: store command in ringbuffer
			process_ARE_frame(reply_status_code);
			readstate=0;
		}
   }
}
     846:	df 91       	pop	r29
     848:	cf 91       	pop	r28
     84a:	1f 91       	pop	r17
     84c:	0f 91       	pop	r16
     84e:	ff 90       	pop	r15
     850:	ef 90       	pop	r14
     852:	df 90       	pop	r13
     854:	cf 90       	pop	r12
     856:	bf 90       	pop	r11
     858:	af 90       	pop	r10
     85a:	9f 90       	pop	r9
     85c:	8f 90       	pop	r8
     85e:	7f 90       	pop	r7
     860:	6f 90       	pop	r6
     862:	5f 90       	pop	r5
     864:	4f 90       	pop	r4
     866:	3f 90       	pop	r3
     868:	2f 90       	pop	r2
     86a:	08 95       	ret

0000086c <Timer_Init>:


void Timer_Init(void) {

	//set Timer0 to interrupt-interval of 1ms
    TCNT0 = RELOAD;     //  Set the initial value for the Timer0 Counter Register 
     86c:	83 e8       	ldi	r24, 0x83	; 131
     86e:	86 bd       	out	0x26, r24	; 38
    TCCR0B = (1<<CS01) | (1<<CS00);
     870:	83 e0       	ldi	r24, 0x03	; 3
     872:	85 bd       	out	0x25, r24	; 37
	      		        //  Set the Timer0 Control Register for Prescaler F_CPU / 64
						//  = 250000 counter steps per second

    // TIMSK0=(1<<TOIE0);   // Timer0 Interrupt Mask: Enable overflow interrupt

}
     874:	08 95       	ret

00000876 <enable_timer_ISR>:

void enable_timer_ISR()
{
    TIMSK0|=(1<<TOIE0);   // Timer Interrupt Mask: Enable overflow interrupt
     876:	ee e6       	ldi	r30, 0x6E	; 110
     878:	f0 e0       	ldi	r31, 0x00	; 0
     87a:	80 81       	ld	r24, Z
     87c:	81 60       	ori	r24, 0x01	; 1
     87e:	80 83       	st	Z, r24
}
     880:	08 95       	ret

00000882 <disable_timer_ISR>:

void disable_timer_ISR()
{
    TIMSK0 &= ~(1<<TOIE0); 
     882:	ee e6       	ldi	r30, 0x6E	; 110
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	80 81       	ld	r24, Z
     888:	8e 7f       	andi	r24, 0xFE	; 254
     88a:	80 83       	st	Z, r24
}
     88c:	08 95       	ret

0000088e <__vector_23>:


ISR (TIMER0_OVF_vect)           // Timer0 overflow interrupt service routine, triggered every millisecond
{
     88e:	1f 92       	push	r1
     890:	0f 92       	push	r0
     892:	0f b6       	in	r0, 0x3f	; 63
     894:	0f 92       	push	r0
     896:	11 24       	eor	r1, r1
     898:	2f 93       	push	r18
     89a:	3f 93       	push	r19
     89c:	8f 93       	push	r24
     89e:	9f 93       	push	r25
   static uint16_t adc_counter=0;   // millisecond_counter for adc reports
   
   TCNT0 = RELOAD;        // Reload timer value to maintain the desired frequency of 1000Hz.
     8a0:	83 e8       	ldi	r24, 0x83	; 131
     8a2:	86 bd       	out	0x26, r24	; 38
   if (ADC_updatetime >0)
     8a4:	80 91 20 01 	lds	r24, 0x0120
     8a8:	90 91 21 01 	lds	r25, 0x0121
     8ac:	89 2b       	or	r24, r25
     8ae:	b9 f0       	breq	.+46     	; 0x8de <__vector_23+0x50>
   {
     adc_counter++;
     8b0:	80 91 23 01 	lds	r24, 0x0123
     8b4:	90 91 24 01 	lds	r25, 0x0124
     8b8:	01 96       	adiw	r24, 0x01	; 1
     8ba:	90 93 24 01 	sts	0x0124, r25
     8be:	80 93 23 01 	sts	0x0123, r24
     if (adc_counter>=ADC_updatetime)
     8c2:	20 91 20 01 	lds	r18, 0x0120
     8c6:	30 91 21 01 	lds	r19, 0x0121
     8ca:	82 17       	cp	r24, r18
     8cc:	93 07       	cpc	r25, r19
     8ce:	38 f0       	brcs	.+14     	; 0x8de <__vector_23+0x50>
     {
        adc_counter=0;
     8d0:	10 92 24 01 	sts	0x0124, r1
     8d4:	10 92 23 01 	sts	0x0123, r1
	    send_ADCFrame_now=1;
     8d8:	81 e0       	ldi	r24, 0x01	; 1
     8da:	80 93 22 01 	sts	0x0122, r24
     }
   }
}
     8de:	9f 91       	pop	r25
     8e0:	8f 91       	pop	r24
     8e2:	3f 91       	pop	r19
     8e4:	2f 91       	pop	r18
     8e6:	0f 90       	pop	r0
     8e8:	0f be       	out	0x3f, r0	; 63
     8ea:	0f 90       	pop	r0
     8ec:	1f 90       	pop	r1
     8ee:	18 95       	reti

000008f0 <usb_init>:
 **************************************************************************/

// initialize USB serial
void usb_init(void)
{
	HW_CONFIG();
     8f0:	81 e8       	ldi	r24, 0x81	; 129
     8f2:	80 93 d7 00 	sts	0x00D7, r24
        USB_FREEZE();				// enable USB
     8f6:	80 ea       	ldi	r24, 0xA0	; 160
     8f8:	80 93 d8 00 	sts	0x00D8, r24
        PLL_CONFIG();				// config PLL, 16 MHz xtal
     8fc:	86 e1       	ldi	r24, 0x16	; 22
     8fe:	89 bd       	out	0x29, r24	; 41
        while (!(PLLCSR & (1<<PLOCK))) ;	// wait for PLL lock
     900:	09 b4       	in	r0, 0x29	; 41
     902:	00 fe       	sbrs	r0, 0
     904:	fd cf       	rjmp	.-6      	; 0x900 <usb_init+0x10>
        USB_CONFIG();				// start USB clock
     906:	80 e9       	ldi	r24, 0x90	; 144
     908:	80 93 d8 00 	sts	0x00D8, r24
        UDCON = 0;				// enable attach resistor
     90c:	10 92 e0 00 	sts	0x00E0, r1
	usb_configuration = 0;
     910:	10 92 25 01 	sts	0x0125, r1
	cdc_line_rtsdtr = 0;
     914:	10 92 26 01 	sts	0x0126, r1
        UDIEN = (1<<EORSTE)|(1<<SOFE);
     918:	8c e0       	ldi	r24, 0x0C	; 12
     91a:	80 93 e2 00 	sts	0x00E2, r24
	sei();
     91e:	78 94       	sei
}
     920:	08 95       	ret

00000922 <usb_configured>:

// return 0 if the USB is not configured, or the configuration
// number selected by the HOST
uint8_t usb_configured(void)
{
	return usb_configuration;
     922:	80 91 25 01 	lds	r24, 0x0125
}
     926:	08 95       	ret

00000928 <usb_serial_getchar>:
	uint8_t c, intr_state;

	// interrupts are disabled so these functions can be
	// used from the main program or interrupt context,
	// even both in the same program!
	intr_state = SREG;
     928:	2f b7       	in	r18, 0x3f	; 63
	cli();
     92a:	f8 94       	cli
	if (!usb_configuration) {
     92c:	80 91 25 01 	lds	r24, 0x0125
     930:	88 23       	and	r24, r24
     932:	69 f0       	breq	.+26     	; 0x94e <usb_serial_getchar+0x26>
		SREG = intr_state;
		return -1;
	}
	UENUM = CDC_RX_ENDPOINT;
     934:	83 e0       	ldi	r24, 0x03	; 3
     936:	80 93 e9 00 	sts	0x00E9, r24
	retry:
	c = UEINTX;
	if (!(c & (1<<RWAL))) {
		// no data in buffer
		if (c & (1<<RXOUTI)) {
			UEINTX = 0x6B;
     93a:	9b e6       	ldi	r25, 0x6B	; 107
		SREG = intr_state;
		return -1;
	}
	UENUM = CDC_RX_ENDPOINT;
	retry:
	c = UEINTX;
     93c:	80 91 e8 00 	lds	r24, 0x00E8
	if (!(c & (1<<RWAL))) {
     940:	85 fd       	sbrc	r24, 5
     942:	09 c0       	rjmp	.+18     	; 0x956 <usb_serial_getchar+0x2e>
		// no data in buffer
		if (c & (1<<RXOUTI)) {
     944:	82 ff       	sbrs	r24, 2
     946:	03 c0       	rjmp	.+6      	; 0x94e <usb_serial_getchar+0x26>
			UEINTX = 0x6B;
     948:	90 93 e8 00 	sts	0x00E8, r25
     94c:	f7 cf       	rjmp	.-18     	; 0x93c <usb_serial_getchar+0x14>
			goto retry;
		}	
		SREG = intr_state;
     94e:	2f bf       	out	0x3f, r18	; 63
     950:	2f ef       	ldi	r18, 0xFF	; 255
     952:	3f ef       	ldi	r19, 0xFF	; 255
     954:	0c c0       	rjmp	.+24     	; 0x96e <usb_serial_getchar+0x46>
		return -1;
	}
	// take one byte out of the buffer
	c = UEDATX;
     956:	90 91 f1 00 	lds	r25, 0x00F1
	// if buffer completely used, release it
	if (!(UEINTX & (1<<RWAL))) UEINTX = 0x6B;
     95a:	80 91 e8 00 	lds	r24, 0x00E8
     95e:	85 fd       	sbrc	r24, 5
     960:	03 c0       	rjmp	.+6      	; 0x968 <usb_serial_getchar+0x40>
     962:	8b e6       	ldi	r24, 0x6B	; 107
     964:	80 93 e8 00 	sts	0x00E8, r24
	SREG = intr_state;
     968:	2f bf       	out	0x3f, r18	; 63
	return c;
     96a:	29 2f       	mov	r18, r25
     96c:	30 e0       	ldi	r19, 0x00	; 0
}
     96e:	c9 01       	movw	r24, r18
     970:	08 95       	ret

00000972 <usb_serial_available>:
// number of bytes available in the receive buffer
uint8_t usb_serial_available(void)
{
	uint8_t n=0, i, intr_state;

	intr_state = SREG;
     972:	2f b7       	in	r18, 0x3f	; 63
	cli();
     974:	f8 94       	cli
	if (usb_configuration) {
     976:	80 91 25 01 	lds	r24, 0x0125
     97a:	88 23       	and	r24, r24
     97c:	11 f4       	brne	.+4      	; 0x982 <usb_serial_available+0x10>
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	10 c0       	rjmp	.+32     	; 0x9a2 <usb_serial_available+0x30>
		UENUM = CDC_RX_ENDPOINT;
     982:	83 e0       	ldi	r24, 0x03	; 3
     984:	80 93 e9 00 	sts	0x00E9, r24
		n = UEBCLX;
     988:	90 91 f2 00 	lds	r25, 0x00F2
		if (!n) {
     98c:	99 23       	and	r25, r25
     98e:	49 f4       	brne	.+18     	; 0x9a2 <usb_serial_available+0x30>
			i = UEINTX;
     990:	80 91 e8 00 	lds	r24, 0x00E8
			if (i & (1<<RXOUTI) && !(i & (1<<RWAL))) UEINTX = 0x6B;
     994:	82 ff       	sbrs	r24, 2
     996:	05 c0       	rjmp	.+10     	; 0x9a2 <usb_serial_available+0x30>
     998:	85 fd       	sbrc	r24, 5
     99a:	03 c0       	rjmp	.+6      	; 0x9a2 <usb_serial_available+0x30>
     99c:	8b e6       	ldi	r24, 0x6B	; 107
     99e:	80 93 e8 00 	sts	0x00E8, r24
		}
	}
	SREG = intr_state;
     9a2:	2f bf       	out	0x3f, r18	; 63
	return n;
}
     9a4:	89 2f       	mov	r24, r25
     9a6:	08 95       	ret

000009a8 <usb_serial_flush_input>:
// discard any buffered input
void usb_serial_flush_input(void)
{
	uint8_t intr_state;

	if (usb_configuration) {
     9a8:	80 91 25 01 	lds	r24, 0x0125
     9ac:	88 23       	and	r24, r24
     9ae:	71 f0       	breq	.+28     	; 0x9cc <usb_serial_flush_input+0x24>
		intr_state = SREG;
     9b0:	9f b7       	in	r25, 0x3f	; 63
		cli();
     9b2:	f8 94       	cli
		UENUM = CDC_RX_ENDPOINT;
     9b4:	83 e0       	ldi	r24, 0x03	; 3
     9b6:	80 93 e9 00 	sts	0x00E9, r24
		while ((UEINTX & (1<<RWAL))) {
			UEINTX = 0x6B; 
     9ba:	2b e6       	ldi	r18, 0x6B	; 107
     9bc:	02 c0       	rjmp	.+4      	; 0x9c2 <usb_serial_flush_input+0x1a>
     9be:	20 93 e8 00 	sts	0x00E8, r18

	if (usb_configuration) {
		intr_state = SREG;
		cli();
		UENUM = CDC_RX_ENDPOINT;
		while ((UEINTX & (1<<RWAL))) {
     9c2:	80 91 e8 00 	lds	r24, 0x00E8
     9c6:	85 fd       	sbrc	r24, 5
     9c8:	fa cf       	rjmp	.-12     	; 0x9be <usb_serial_flush_input+0x16>
			UEINTX = 0x6B; 
		}
		SREG = intr_state;
     9ca:	9f bf       	out	0x3f, r25	; 63
     9cc:	08 95       	ret

000009ce <usb_serial_putchar>:
	}
}

// transmit a character.  0 returned on success, -1 on error
int8_t usb_serial_putchar(uint8_t c)
{
     9ce:	48 2f       	mov	r20, r24
	uint8_t timeout, intr_state;

	// if we're not online (enumerated and configured), error
	if (!usb_configuration) return -1;
     9d0:	80 91 25 01 	lds	r24, 0x0125
     9d4:	88 23       	and	r24, r24
     9d6:	d9 f1       	breq	.+118    	; 0xa4e <usb_serial_putchar+0x80>
	// interrupts are disabled so these functions can be
	// used from the main program or interrupt context,
	// even both in the same program!
	intr_state = SREG;
     9d8:	2f b7       	in	r18, 0x3f	; 63
	cli();
     9da:	f8 94       	cli
	UENUM = CDC_TX_ENDPOINT;
     9dc:	84 e0       	ldi	r24, 0x04	; 4
     9de:	80 93 e9 00 	sts	0x00E9, r24
	// if we gave up due to timeout before, don't wait again
	if (transmit_previous_timeout) {
     9e2:	80 91 28 01 	lds	r24, 0x0128
     9e6:	88 23       	and	r24, r24
     9e8:	41 f0       	breq	.+16     	; 0x9fa <usb_serial_putchar+0x2c>
		if (!(UEINTX & (1<<RWAL))) {
     9ea:	80 91 e8 00 	lds	r24, 0x00E8
     9ee:	85 fd       	sbrc	r24, 5
     9f0:	02 c0       	rjmp	.+4      	; 0x9f6 <usb_serial_putchar+0x28>
			SREG = intr_state;
     9f2:	2f bf       	out	0x3f, r18	; 63
     9f4:	12 c0       	rjmp	.+36     	; 0xa1a <usb_serial_putchar+0x4c>
			return -1;
		}
		transmit_previous_timeout = 0;
     9f6:	10 92 28 01 	sts	0x0128, r1
	}
	// wait for the FIFO to be ready to accept data
	timeout = UDFNUML + TRANSMIT_TIMEOUT;
     9fa:	90 91 e4 00 	lds	r25, 0x00E4
     9fe:	97 5e       	subi	r25, 0xE7	; 231
		// has the USB gone offline?
		if (!usb_configuration) return -1;
		// get ready to try checking again
		intr_state = SREG;
		cli();
		UENUM = CDC_TX_ENDPOINT;
     a00:	34 e0       	ldi	r19, 0x04	; 4
	}
	// wait for the FIFO to be ready to accept data
	timeout = UDFNUML + TRANSMIT_TIMEOUT;
	while (1) {
		// are we ready to transmit?
		if (UEINTX & (1<<RWAL)) break;
     a02:	80 91 e8 00 	lds	r24, 0x00E8
     a06:	85 fd       	sbrc	r24, 5
     a08:	13 c0       	rjmp	.+38     	; 0xa30 <usb_serial_putchar+0x62>
		SREG = intr_state;
     a0a:	2f bf       	out	0x3f, r18	; 63
		// have we waited too long?  This happens if the user
		// is not running an application that is listening
		if (UDFNUML == timeout) {
     a0c:	80 91 e4 00 	lds	r24, 0x00E4
     a10:	89 17       	cp	r24, r25
     a12:	29 f4       	brne	.+10     	; 0xa1e <usb_serial_putchar+0x50>
			transmit_previous_timeout = 1;
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	80 93 28 01 	sts	0x0128, r24
     a1a:	8f ef       	ldi	r24, 0xFF	; 255
     a1c:	08 95       	ret
			return -1;
		}
		// has the USB gone offline?
		if (!usb_configuration) return -1;
     a1e:	80 91 25 01 	lds	r24, 0x0125
     a22:	88 23       	and	r24, r24
     a24:	a1 f0       	breq	.+40     	; 0xa4e <usb_serial_putchar+0x80>
		// get ready to try checking again
		intr_state = SREG;
     a26:	2f b7       	in	r18, 0x3f	; 63
		cli();
     a28:	f8 94       	cli
		UENUM = CDC_TX_ENDPOINT;
     a2a:	30 93 e9 00 	sts	0x00E9, r19
     a2e:	e9 cf       	rjmp	.-46     	; 0xa02 <usb_serial_putchar+0x34>
	}
	// actually write the byte into the FIFO
	UEDATX = c;
     a30:	40 93 f1 00 	sts	0x00F1, r20
	// if this completed a packet, transmit it now!
	if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
     a34:	80 91 e8 00 	lds	r24, 0x00E8
     a38:	85 fd       	sbrc	r24, 5
     a3a:	03 c0       	rjmp	.+6      	; 0xa42 <usb_serial_putchar+0x74>
     a3c:	8a e3       	ldi	r24, 0x3A	; 58
     a3e:	80 93 e8 00 	sts	0x00E8, r24
	transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
     a42:	85 e0       	ldi	r24, 0x05	; 5
     a44:	80 93 27 01 	sts	0x0127, r24
	SREG = intr_state;
     a48:	2f bf       	out	0x3f, r18	; 63
     a4a:	80 e0       	ldi	r24, 0x00	; 0
     a4c:	08 95       	ret
	return 0;
     a4e:	8f ef       	ldi	r24, 0xFF	; 255
}
     a50:	08 95       	ret

00000a52 <usb_serial_putchar_nowait>:


// transmit a character, but do not wait if the buffer is full,
//   0 returned on success, -1 on buffer full or error 
int8_t usb_serial_putchar_nowait(uint8_t c)
{
     a52:	28 2f       	mov	r18, r24
	uint8_t intr_state;

	if (!usb_configuration) return -1;
     a54:	80 91 25 01 	lds	r24, 0x0125
     a58:	88 23       	and	r24, r24
     a5a:	51 f0       	breq	.+20     	; 0xa70 <usb_serial_putchar_nowait+0x1e>
	intr_state = SREG;
     a5c:	9f b7       	in	r25, 0x3f	; 63
	cli();
     a5e:	f8 94       	cli
	UENUM = CDC_TX_ENDPOINT;
     a60:	84 e0       	ldi	r24, 0x04	; 4
     a62:	80 93 e9 00 	sts	0x00E9, r24
	if (!(UEINTX & (1<<RWAL))) {
     a66:	80 91 e8 00 	lds	r24, 0x00E8
     a6a:	85 fd       	sbrc	r24, 5
     a6c:	03 c0       	rjmp	.+6      	; 0xa74 <usb_serial_putchar_nowait+0x22>
		// buffer is full
		SREG = intr_state;
     a6e:	9f bf       	out	0x3f, r25	; 63
     a70:	8f ef       	ldi	r24, 0xFF	; 255
     a72:	08 95       	ret
		return -1;
	}
	// actually write the byte into the FIFO
	UEDATX = c;
     a74:	20 93 f1 00 	sts	0x00F1, r18
		// if this completed a packet, transmit it now!
	if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
     a78:	80 91 e8 00 	lds	r24, 0x00E8
     a7c:	85 fd       	sbrc	r24, 5
     a7e:	03 c0       	rjmp	.+6      	; 0xa86 <usb_serial_putchar_nowait+0x34>
     a80:	8a e3       	ldi	r24, 0x3A	; 58
     a82:	80 93 e8 00 	sts	0x00E8, r24
	transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
     a86:	85 e0       	ldi	r24, 0x05	; 5
     a88:	80 93 27 01 	sts	0x0127, r24
	SREG = intr_state;
     a8c:	9f bf       	out	0x3f, r25	; 63
     a8e:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
}
     a90:	08 95       	ret

00000a92 <usb_serial_write>:
// can also be limited by how quickly the PC-based software reads data, as the host
// controller in the PC will not allocate bandwitdh without a pending read request.
// (thanks to Victor Suarez for testing and feedback and initial code)

int8_t usb_serial_write(const uint8_t *buffer, uint16_t size)
{
     a92:	cf 93       	push	r28
     a94:	df 93       	push	r29
     a96:	ec 01       	movw	r28, r24
	uint8_t timeout, intr_state, write_size;

	// if we're not online (enumerated and configured), error
	if (!usb_configuration) return -1;
     a98:	80 91 25 01 	lds	r24, 0x0125
     a9c:	88 23       	and	r24, r24
     a9e:	09 f4       	brne	.+2      	; 0xaa2 <usb_serial_write+0x10>
     aa0:	1c c1       	rjmp	.+568    	; 0xcda <usb_serial_write+0x248>
	// interrupts are disabled so these functions can be
	// used from the main program or interrupt context,
	// even both in the same program!
	intr_state = SREG;
     aa2:	3f b7       	in	r19, 0x3f	; 63
	cli();
     aa4:	f8 94       	cli
	UENUM = CDC_TX_ENDPOINT;
     aa6:	84 e0       	ldi	r24, 0x04	; 4
     aa8:	80 93 e9 00 	sts	0x00E9, r24
	// if we gave up due to timeout before, don't wait again
	if (transmit_previous_timeout) {
     aac:	80 91 28 01 	lds	r24, 0x0128
     ab0:	88 23       	and	r24, r24
     ab2:	09 f4       	brne	.+2      	; 0xab6 <usb_serial_write+0x24>
     ab4:	08 c1       	rjmp	.+528    	; 0xcc6 <usb_serial_write+0x234>
		if (!(UEINTX & (1<<RWAL))) {
     ab6:	80 91 e8 00 	lds	r24, 0x00E8
     aba:	85 fd       	sbrc	r24, 5
     abc:	02 c0       	rjmp	.+4      	; 0xac2 <usb_serial_write+0x30>
			SREG = intr_state;
     abe:	3f bf       	out	0x3f, r19	; 63
     ac0:	0c c1       	rjmp	.+536    	; 0xcda <usb_serial_write+0x248>
			return -1;
		}
		transmit_previous_timeout = 0;
     ac2:	10 92 28 01 	sts	0x0128, r1
     ac6:	ff c0       	rjmp	.+510    	; 0xcc6 <usb_serial_write+0x234>
	}
	// each iteration of this loop transmits a packet
	while (size) {
		// wait for the FIFO to be ready to accept data
		timeout = UDFNUML + TRANSMIT_TIMEOUT;
     ac8:	90 91 e4 00 	lds	r25, 0x00E4
     acc:	97 5e       	subi	r25, 0xE7	; 231
		while (1) {
			// are we ready to transmit?
			if (UEINTX & (1<<RWAL)) break;
     ace:	80 91 e8 00 	lds	r24, 0x00E8
     ad2:	85 fd       	sbrc	r24, 5
     ad4:	13 c0       	rjmp	.+38     	; 0xafc <usb_serial_write+0x6a>
			SREG = intr_state;
     ad6:	3f bf       	out	0x3f, r19	; 63
			// have we waited too long?  This happens if the user
			// is not running an application that is listening
			if (UDFNUML == timeout) {
     ad8:	80 91 e4 00 	lds	r24, 0x00E4
     adc:	89 17       	cp	r24, r25
     ade:	21 f4       	brne	.+8      	; 0xae8 <usb_serial_write+0x56>
				transmit_previous_timeout = 1;
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	80 93 28 01 	sts	0x0128, r24
     ae6:	f9 c0       	rjmp	.+498    	; 0xcda <usb_serial_write+0x248>
				return -1;
			}
			// has the USB gone offline?
			if (!usb_configuration) return -1;
     ae8:	80 91 25 01 	lds	r24, 0x0125
     aec:	88 23       	and	r24, r24
     aee:	09 f4       	brne	.+2      	; 0xaf2 <usb_serial_write+0x60>
     af0:	f4 c0       	rjmp	.+488    	; 0xcda <usb_serial_write+0x248>
			// get ready to try checking again
			intr_state = SREG;
     af2:	3f b7       	in	r19, 0x3f	; 63
			cli();
     af4:	f8 94       	cli
			UENUM = CDC_TX_ENDPOINT;
     af6:	b0 93 e9 00 	sts	0x00E9, r27
     afa:	e9 cf       	rjmp	.-46     	; 0xace <usb_serial_write+0x3c>
		}

		// compute how many bytes will fit into the next packet
		write_size = CDC_TX_SIZE - UEBCLX;
     afc:	80 91 f2 00 	lds	r24, 0x00F2
     b00:	24 2f       	mov	r18, r20
     b02:	28 1b       	sub	r18, r24
		if (write_size > size) write_size = size;
     b04:	82 2f       	mov	r24, r18
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	68 17       	cp	r22, r24
     b0a:	79 07       	cpc	r23, r25
     b0c:	08 f4       	brcc	.+2      	; 0xb10 <usb_serial_write+0x7e>
     b0e:	26 2f       	mov	r18, r22
		size -= write_size;

		// write the packet
		switch (write_size) {
     b10:	82 2f       	mov	r24, r18
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	81 34       	cpi	r24, 0x41	; 65
     b16:	91 05       	cpc	r25, r1
     b18:	08 f0       	brcs	.+2      	; 0xb1c <usb_serial_write+0x8a>
     b1a:	c6 c0       	rjmp	.+396    	; 0xca8 <usb_serial_write+0x216>
     b1c:	84 5b       	subi	r24, 0xB4	; 180
     b1e:	9f 4f       	sbci	r25, 0xFF	; 255
     b20:	fc 01       	movw	r30, r24
     b22:	ee 0f       	add	r30, r30
     b24:	ff 1f       	adc	r31, r31
     b26:	05 90       	lpm	r0, Z+
     b28:	f4 91       	lpm	r31, Z+
     b2a:	e0 2d       	mov	r30, r0
     b2c:	09 94       	ijmp
			#if (CDC_TX_SIZE == 64)
			case 64: UEDATX = *buffer++;
     b2e:	89 91       	ld	r24, Y+
     b30:	80 93 f1 00 	sts	0x00F1, r24
			case 63: UEDATX = *buffer++;
     b34:	89 91       	ld	r24, Y+
     b36:	80 93 f1 00 	sts	0x00F1, r24
			case 62: UEDATX = *buffer++;
     b3a:	89 91       	ld	r24, Y+
     b3c:	80 93 f1 00 	sts	0x00F1, r24
			case 61: UEDATX = *buffer++;
     b40:	89 91       	ld	r24, Y+
     b42:	80 93 f1 00 	sts	0x00F1, r24
			case 60: UEDATX = *buffer++;
     b46:	89 91       	ld	r24, Y+
     b48:	80 93 f1 00 	sts	0x00F1, r24
			case 59: UEDATX = *buffer++;
     b4c:	89 91       	ld	r24, Y+
     b4e:	80 93 f1 00 	sts	0x00F1, r24
			case 58: UEDATX = *buffer++;
     b52:	89 91       	ld	r24, Y+
     b54:	80 93 f1 00 	sts	0x00F1, r24
			case 57: UEDATX = *buffer++;
     b58:	89 91       	ld	r24, Y+
     b5a:	80 93 f1 00 	sts	0x00F1, r24
			case 56: UEDATX = *buffer++;
     b5e:	89 91       	ld	r24, Y+
     b60:	80 93 f1 00 	sts	0x00F1, r24
			case 55: UEDATX = *buffer++;
     b64:	89 91       	ld	r24, Y+
     b66:	80 93 f1 00 	sts	0x00F1, r24
			case 54: UEDATX = *buffer++;
     b6a:	89 91       	ld	r24, Y+
     b6c:	80 93 f1 00 	sts	0x00F1, r24
			case 53: UEDATX = *buffer++;
     b70:	89 91       	ld	r24, Y+
     b72:	80 93 f1 00 	sts	0x00F1, r24
			case 52: UEDATX = *buffer++;
     b76:	89 91       	ld	r24, Y+
     b78:	80 93 f1 00 	sts	0x00F1, r24
			case 51: UEDATX = *buffer++;
     b7c:	89 91       	ld	r24, Y+
     b7e:	80 93 f1 00 	sts	0x00F1, r24
			case 50: UEDATX = *buffer++;
     b82:	89 91       	ld	r24, Y+
     b84:	80 93 f1 00 	sts	0x00F1, r24
			case 49: UEDATX = *buffer++;
     b88:	89 91       	ld	r24, Y+
     b8a:	80 93 f1 00 	sts	0x00F1, r24
			case 48: UEDATX = *buffer++;
     b8e:	89 91       	ld	r24, Y+
     b90:	80 93 f1 00 	sts	0x00F1, r24
			case 47: UEDATX = *buffer++;
     b94:	89 91       	ld	r24, Y+
     b96:	80 93 f1 00 	sts	0x00F1, r24
			case 46: UEDATX = *buffer++;
     b9a:	89 91       	ld	r24, Y+
     b9c:	80 93 f1 00 	sts	0x00F1, r24
			case 45: UEDATX = *buffer++;
     ba0:	89 91       	ld	r24, Y+
     ba2:	80 93 f1 00 	sts	0x00F1, r24
			case 44: UEDATX = *buffer++;
     ba6:	89 91       	ld	r24, Y+
     ba8:	80 93 f1 00 	sts	0x00F1, r24
			case 43: UEDATX = *buffer++;
     bac:	89 91       	ld	r24, Y+
     bae:	80 93 f1 00 	sts	0x00F1, r24
			case 42: UEDATX = *buffer++;
     bb2:	89 91       	ld	r24, Y+
     bb4:	80 93 f1 00 	sts	0x00F1, r24
			case 41: UEDATX = *buffer++;
     bb8:	89 91       	ld	r24, Y+
     bba:	80 93 f1 00 	sts	0x00F1, r24
			case 40: UEDATX = *buffer++;
     bbe:	89 91       	ld	r24, Y+
     bc0:	80 93 f1 00 	sts	0x00F1, r24
			case 39: UEDATX = *buffer++;
     bc4:	89 91       	ld	r24, Y+
     bc6:	80 93 f1 00 	sts	0x00F1, r24
			case 38: UEDATX = *buffer++;
     bca:	89 91       	ld	r24, Y+
     bcc:	80 93 f1 00 	sts	0x00F1, r24
			case 37: UEDATX = *buffer++;
     bd0:	89 91       	ld	r24, Y+
     bd2:	80 93 f1 00 	sts	0x00F1, r24
			case 36: UEDATX = *buffer++;
     bd6:	89 91       	ld	r24, Y+
     bd8:	80 93 f1 00 	sts	0x00F1, r24
			case 35: UEDATX = *buffer++;
     bdc:	89 91       	ld	r24, Y+
     bde:	80 93 f1 00 	sts	0x00F1, r24
			case 34: UEDATX = *buffer++;
     be2:	89 91       	ld	r24, Y+
     be4:	80 93 f1 00 	sts	0x00F1, r24
			case 33: UEDATX = *buffer++;
     be8:	89 91       	ld	r24, Y+
     bea:	80 93 f1 00 	sts	0x00F1, r24
			#endif
			#if (CDC_TX_SIZE >= 32)
			case 32: UEDATX = *buffer++;
     bee:	89 91       	ld	r24, Y+
     bf0:	80 93 f1 00 	sts	0x00F1, r24
			case 31: UEDATX = *buffer++;
     bf4:	89 91       	ld	r24, Y+
     bf6:	80 93 f1 00 	sts	0x00F1, r24
			case 30: UEDATX = *buffer++;
     bfa:	89 91       	ld	r24, Y+
     bfc:	80 93 f1 00 	sts	0x00F1, r24
			case 29: UEDATX = *buffer++;
     c00:	89 91       	ld	r24, Y+
     c02:	80 93 f1 00 	sts	0x00F1, r24
			case 28: UEDATX = *buffer++;
     c06:	89 91       	ld	r24, Y+
     c08:	80 93 f1 00 	sts	0x00F1, r24
			case 27: UEDATX = *buffer++;
     c0c:	89 91       	ld	r24, Y+
     c0e:	80 93 f1 00 	sts	0x00F1, r24
			case 26: UEDATX = *buffer++;
     c12:	89 91       	ld	r24, Y+
     c14:	80 93 f1 00 	sts	0x00F1, r24
			case 25: UEDATX = *buffer++;
     c18:	89 91       	ld	r24, Y+
     c1a:	80 93 f1 00 	sts	0x00F1, r24
			case 24: UEDATX = *buffer++;
     c1e:	89 91       	ld	r24, Y+
     c20:	80 93 f1 00 	sts	0x00F1, r24
			case 23: UEDATX = *buffer++;
     c24:	89 91       	ld	r24, Y+
     c26:	80 93 f1 00 	sts	0x00F1, r24
			case 22: UEDATX = *buffer++;
     c2a:	89 91       	ld	r24, Y+
     c2c:	80 93 f1 00 	sts	0x00F1, r24
			case 21: UEDATX = *buffer++;
     c30:	89 91       	ld	r24, Y+
     c32:	80 93 f1 00 	sts	0x00F1, r24
			case 20: UEDATX = *buffer++;
     c36:	89 91       	ld	r24, Y+
     c38:	80 93 f1 00 	sts	0x00F1, r24
			case 19: UEDATX = *buffer++;
     c3c:	89 91       	ld	r24, Y+
     c3e:	80 93 f1 00 	sts	0x00F1, r24
			case 18: UEDATX = *buffer++;
     c42:	89 91       	ld	r24, Y+
     c44:	80 93 f1 00 	sts	0x00F1, r24
			case 17: UEDATX = *buffer++;
     c48:	89 91       	ld	r24, Y+
     c4a:	80 93 f1 00 	sts	0x00F1, r24
			#endif
			#if (CDC_TX_SIZE >= 16)
			case 16: UEDATX = *buffer++;
     c4e:	89 91       	ld	r24, Y+
     c50:	80 93 f1 00 	sts	0x00F1, r24
			case 15: UEDATX = *buffer++;
     c54:	89 91       	ld	r24, Y+
     c56:	80 93 f1 00 	sts	0x00F1, r24
			case 14: UEDATX = *buffer++;
     c5a:	89 91       	ld	r24, Y+
     c5c:	80 93 f1 00 	sts	0x00F1, r24
			case 13: UEDATX = *buffer++;
     c60:	89 91       	ld	r24, Y+
     c62:	80 93 f1 00 	sts	0x00F1, r24
			case 12: UEDATX = *buffer++;
     c66:	89 91       	ld	r24, Y+
     c68:	80 93 f1 00 	sts	0x00F1, r24
			case 11: UEDATX = *buffer++;
     c6c:	89 91       	ld	r24, Y+
     c6e:	80 93 f1 00 	sts	0x00F1, r24
			case 10: UEDATX = *buffer++;
     c72:	89 91       	ld	r24, Y+
     c74:	80 93 f1 00 	sts	0x00F1, r24
			case  9: UEDATX = *buffer++;
     c78:	89 91       	ld	r24, Y+
     c7a:	80 93 f1 00 	sts	0x00F1, r24
			#endif
			case  8: UEDATX = *buffer++;
     c7e:	89 91       	ld	r24, Y+
     c80:	80 93 f1 00 	sts	0x00F1, r24
			case  7: UEDATX = *buffer++;
     c84:	89 91       	ld	r24, Y+
     c86:	80 93 f1 00 	sts	0x00F1, r24
			case  6: UEDATX = *buffer++;
     c8a:	89 91       	ld	r24, Y+
     c8c:	80 93 f1 00 	sts	0x00F1, r24
			case  5: UEDATX = *buffer++;
     c90:	89 91       	ld	r24, Y+
     c92:	80 93 f1 00 	sts	0x00F1, r24
			case  4: UEDATX = *buffer++;
     c96:	89 91       	ld	r24, Y+
     c98:	80 93 f1 00 	sts	0x00F1, r24
			case  3: UEDATX = *buffer++;
     c9c:	89 91       	ld	r24, Y+
     c9e:	80 93 f1 00 	sts	0x00F1, r24
			case  2: UEDATX = *buffer++;
     ca2:	89 91       	ld	r24, Y+
     ca4:	80 93 f1 00 	sts	0x00F1, r24
			default:
			case  1: UEDATX = *buffer++;
     ca8:	89 91       	ld	r24, Y+
     caa:	80 93 f1 00 	sts	0x00F1, r24
			case  0: break;
		}
		// if this completed a packet, transmit it now!
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
     cae:	80 91 e8 00 	lds	r24, 0x00E8
     cb2:	85 fd       	sbrc	r24, 5
     cb4:	02 c0       	rjmp	.+4      	; 0xcba <usb_serial_write+0x228>
     cb6:	50 93 e8 00 	sts	0x00E8, r21
		}

		// compute how many bytes will fit into the next packet
		write_size = CDC_TX_SIZE - UEBCLX;
		if (write_size > size) write_size = size;
		size -= write_size;
     cba:	62 1b       	sub	r22, r18
     cbc:	71 09       	sbc	r23, r1
			case  1: UEDATX = *buffer++;
			case  0: break;
		}
		// if this completed a packet, transmit it now!
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
     cbe:	a0 93 27 01 	sts	0x0127, r26
		SREG = intr_state;
     cc2:	3f bf       	out	0x3f, r19	; 63
     cc4:	04 c0       	rjmp	.+8      	; 0xcce <usb_serial_write+0x23c>
			// has the USB gone offline?
			if (!usb_configuration) return -1;
			// get ready to try checking again
			intr_state = SREG;
			cli();
			UENUM = CDC_TX_ENDPOINT;
     cc6:	b4 e0       	ldi	r27, 0x04	; 4
		}

		// compute how many bytes will fit into the next packet
		write_size = CDC_TX_SIZE - UEBCLX;
     cc8:	40 e4       	ldi	r20, 0x40	; 64
			default:
			case  1: UEDATX = *buffer++;
			case  0: break;
		}
		// if this completed a packet, transmit it now!
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
     cca:	5a e3       	ldi	r21, 0x3A	; 58
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
     ccc:	a5 e0       	ldi	r26, 0x05	; 5
			return -1;
		}
		transmit_previous_timeout = 0;
	}
	// each iteration of this loop transmits a packet
	while (size) {
     cce:	61 15       	cp	r22, r1
     cd0:	71 05       	cpc	r23, r1
     cd2:	09 f0       	breq	.+2      	; 0xcd6 <usb_serial_write+0x244>
     cd4:	f9 ce       	rjmp	.-526    	; 0xac8 <usb_serial_write+0x36>
     cd6:	80 e0       	ldi	r24, 0x00	; 0
     cd8:	01 c0       	rjmp	.+2      	; 0xcdc <usb_serial_write+0x24a>
     cda:	8f ef       	ldi	r24, 0xFF	; 255
		if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
		transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
		SREG = intr_state;
	}
	return 0;
}
     cdc:	df 91       	pop	r29
     cde:	cf 91       	pop	r28
     ce0:	08 95       	ret

00000ce2 <usb_serial_flush_output>:
// we can do is release the FIFO buffer for when the host wants it
void usb_serial_flush_output(void)
{
	uint8_t intr_state;

	intr_state = SREG;
     ce2:	9f b7       	in	r25, 0x3f	; 63
	cli();
     ce4:	f8 94       	cli
	if (transmit_flush_timer) {
     ce6:	80 91 27 01 	lds	r24, 0x0127
     cea:	88 23       	and	r24, r24
     cec:	41 f0       	breq	.+16     	; 0xcfe <usb_serial_flush_output+0x1c>
		UENUM = CDC_TX_ENDPOINT;
     cee:	84 e0       	ldi	r24, 0x04	; 4
     cf0:	80 93 e9 00 	sts	0x00E9, r24
		UEINTX = 0x3A;
     cf4:	8a e3       	ldi	r24, 0x3A	; 58
     cf6:	80 93 e8 00 	sts	0x00E8, r24
		transmit_flush_timer = 0;
     cfa:	10 92 27 01 	sts	0x0127, r1
	}
	SREG = intr_state;
     cfe:	9f bf       	out	0x3f, r25	; 63
}
     d00:	08 95       	ret

00000d02 <usb_serial_get_baud>:
// aren't actually used by USB at all (communication is always
// at full USB speed), but they are set by the host so we can
// set them properly if we're converting the USB to a real serial
// communication
uint32_t usb_serial_get_baud(void)
{
     d02:	60 91 13 01 	lds	r22, 0x0113
     d06:	70 91 14 01 	lds	r23, 0x0114
	return *(uint32_t *)cdc_line_coding;
}
     d0a:	80 91 15 01 	lds	r24, 0x0115
     d0e:	90 91 16 01 	lds	r25, 0x0116
     d12:	08 95       	ret

00000d14 <usb_serial_get_stopbits>:
uint8_t usb_serial_get_stopbits(void)
{
	return cdc_line_coding[4];
}
     d14:	80 91 17 01 	lds	r24, 0x0117
     d18:	08 95       	ret

00000d1a <usb_serial_get_paritytype>:
uint8_t usb_serial_get_paritytype(void)
{
	return cdc_line_coding[5];
}
     d1a:	80 91 18 01 	lds	r24, 0x0118
     d1e:	08 95       	ret

00000d20 <usb_serial_get_numbits>:
uint8_t usb_serial_get_numbits(void)
{
	return cdc_line_coding[6];
}
     d20:	80 91 19 01 	lds	r24, 0x0119
     d24:	08 95       	ret

00000d26 <usb_serial_get_control>:
uint8_t usb_serial_get_control(void)
{
	return cdc_line_rtsdtr;
}
     d26:	80 91 26 01 	lds	r24, 0x0126
     d2a:	08 95       	ret

00000d2c <usb_serial_set_control>:
// data to you but you haven't been calling the getchar function,
// it remains buffered (either here or on the host) and can not be
// lost because you weren't listening at the right time, like it
// would in real serial communication.
int8_t usb_serial_set_control(uint8_t signals)
{
     d2c:	28 2f       	mov	r18, r24
	uint8_t intr_state;

	intr_state = SREG;
     d2e:	9f b7       	in	r25, 0x3f	; 63
	cli();
     d30:	f8 94       	cli
	if (!usb_configuration) {
     d32:	80 91 25 01 	lds	r24, 0x0125
     d36:	88 23       	and	r24, r24
     d38:	39 f0       	breq	.+14     	; 0xd48 <usb_serial_set_control+0x1c>
		// we're not enumerated/configured
		SREG = intr_state;
		return -1;
	}

	UENUM = CDC_ACM_ENDPOINT;
     d3a:	82 e0       	ldi	r24, 0x02	; 2
     d3c:	80 93 e9 00 	sts	0x00E9, r24
	if (!(UEINTX & (1<<RWAL))) {
     d40:	80 91 e8 00 	lds	r24, 0x00E8
     d44:	85 fd       	sbrc	r24, 5
     d46:	03 c0       	rjmp	.+6      	; 0xd4e <usb_serial_set_control+0x22>
		// unable to write
		// TODO; should this try to abort the previously
		// buffered message??
		SREG = intr_state;
     d48:	9f bf       	out	0x3f, r25	; 63
     d4a:	8f ef       	ldi	r24, 0xFF	; 255
     d4c:	08 95       	ret
		return -1;
	}
	UEDATX = 0xA1;
     d4e:	81 ea       	ldi	r24, 0xA1	; 161
     d50:	80 93 f1 00 	sts	0x00F1, r24
	UEDATX = 0x20;
     d54:	80 e2       	ldi	r24, 0x20	; 32
     d56:	80 93 f1 00 	sts	0x00F1, r24
	UEDATX = 0;
     d5a:	10 92 f1 00 	sts	0x00F1, r1
	UEDATX = 0;
     d5e:	10 92 f1 00 	sts	0x00F1, r1
	UEDATX = 0; // 0 seems to work nicely.  what if this is 1??
     d62:	10 92 f1 00 	sts	0x00F1, r1
	UEDATX = 0;
     d66:	10 92 f1 00 	sts	0x00F1, r1
	UEDATX = 1;
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	80 93 f1 00 	sts	0x00F1, r24
	UEDATX = 0;
     d70:	10 92 f1 00 	sts	0x00F1, r1
	UEDATX = signals;
     d74:	20 93 f1 00 	sts	0x00F1, r18
	UEINTX = 0x3A;
     d78:	8a e3       	ldi	r24, 0x3A	; 58
     d7a:	80 93 e8 00 	sts	0x00E8, r24
	SREG = intr_state;
     d7e:	9f bf       	out	0x3f, r25	; 63
     d80:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
}
     d82:	08 95       	ret

00000d84 <__vector_10>:

// USB Device Interrupt - handle all device-level events
// the transmit buffer flushing is triggered by the start of frame
//
ISR(USB_GEN_vect)
{
     d84:	1f 92       	push	r1
     d86:	0f 92       	push	r0
     d88:	0f b6       	in	r0, 0x3f	; 63
     d8a:	0f 92       	push	r0
     d8c:	11 24       	eor	r1, r1
     d8e:	8f 93       	push	r24
     d90:	9f 93       	push	r25
	uint8_t intbits, t;

        intbits = UDINT;
     d92:	80 91 e1 00 	lds	r24, 0x00E1
        UDINT = 0;
     d96:	10 92 e1 00 	sts	0x00E1, r1
        if (intbits & (1<<EORSTI)) {
     d9a:	98 2f       	mov	r25, r24
     d9c:	83 ff       	sbrs	r24, 3
     d9e:	11 c0       	rjmp	.+34     	; 0xdc2 <__vector_10+0x3e>
		UENUM = 0;
     da0:	10 92 e9 00 	sts	0x00E9, r1
		UECONX = 1;
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	80 93 eb 00 	sts	0x00EB, r24
		UECFG0X = EP_TYPE_CONTROL;
     daa:	10 92 ec 00 	sts	0x00EC, r1
		UECFG1X = EP_SIZE(ENDPOINT0_SIZE) | EP_SINGLE_BUFFER;
     dae:	82 e1       	ldi	r24, 0x12	; 18
     db0:	80 93 ed 00 	sts	0x00ED, r24
		UEIENX = (1<<RXSTPE);
     db4:	88 e0       	ldi	r24, 0x08	; 8
     db6:	80 93 f0 00 	sts	0x00F0, r24
		usb_configuration = 0;
     dba:	10 92 25 01 	sts	0x0125, r1
		cdc_line_rtsdtr = 0;
     dbe:	10 92 26 01 	sts	0x0126, r1
        }
	if (intbits & (1<<SOFI)) {
     dc2:	92 ff       	sbrs	r25, 2
     dc4:	13 c0       	rjmp	.+38     	; 0xdec <__vector_10+0x68>
		if (usb_configuration) {
     dc6:	80 91 25 01 	lds	r24, 0x0125
     dca:	88 23       	and	r24, r24
     dcc:	79 f0       	breq	.+30     	; 0xdec <__vector_10+0x68>
			t = transmit_flush_timer;
     dce:	80 91 27 01 	lds	r24, 0x0127
			if (t) {
     dd2:	88 23       	and	r24, r24
     dd4:	59 f0       	breq	.+22     	; 0xdec <__vector_10+0x68>
				transmit_flush_timer = --t;
     dd6:	81 50       	subi	r24, 0x01	; 1
     dd8:	80 93 27 01 	sts	0x0127, r24
				if (!t) {
     ddc:	88 23       	and	r24, r24
     dde:	31 f4       	brne	.+12     	; 0xdec <__vector_10+0x68>
					UENUM = CDC_TX_ENDPOINT;
     de0:	84 e0       	ldi	r24, 0x04	; 4
     de2:	80 93 e9 00 	sts	0x00E9, r24
					UEINTX = 0x3A;
     de6:	8a e3       	ldi	r24, 0x3A	; 58
     de8:	80 93 e8 00 	sts	0x00E8, r24
				}
			}
		}
	}
}
     dec:	9f 91       	pop	r25
     dee:	8f 91       	pop	r24
     df0:	0f 90       	pop	r0
     df2:	0f be       	out	0x3f, r0	; 63
     df4:	0f 90       	pop	r0
     df6:	1f 90       	pop	r1
     df8:	18 95       	reti

00000dfa <__vector_11>:
// USB Endpoint Interrupt - endpoint 0 is handled here.  The
// other endpoints are manipulated by the user-callable
// functions, and the start-of-frame interrupt.
//
ISR(USB_COM_vect)
{
     dfa:	1f 92       	push	r1
     dfc:	0f 92       	push	r0
     dfe:	0f b6       	in	r0, 0x3f	; 63
     e00:	0f 92       	push	r0
     e02:	0b b6       	in	r0, 0x3b	; 59
     e04:	0f 92       	push	r0
     e06:	11 24       	eor	r1, r1
     e08:	0f 93       	push	r16
     e0a:	1f 93       	push	r17
     e0c:	2f 93       	push	r18
     e0e:	3f 93       	push	r19
     e10:	4f 93       	push	r20
     e12:	5f 93       	push	r21
     e14:	6f 93       	push	r22
     e16:	7f 93       	push	r23
     e18:	8f 93       	push	r24
     e1a:	9f 93       	push	r25
     e1c:	af 93       	push	r26
     e1e:	bf 93       	push	r27
     e20:	ef 93       	push	r30
     e22:	ff 93       	push	r31
	uint16_t wLength;
	uint16_t desc_val;
	const uint8_t *desc_addr;
	uint8_t	desc_length;

        UENUM = 0;
     e24:	10 92 e9 00 	sts	0x00E9, r1
        intbits = UEINTX;
     e28:	80 91 e8 00 	lds	r24, 0x00E8
        if (intbits & (1<<RXSTPI)) {
     e2c:	83 ff       	sbrs	r24, 3
     e2e:	3c c1       	rjmp	.+632    	; 0x10a8 <__vector_11+0x2ae>
                bmRequestType = UEDATX;
     e30:	40 91 f1 00 	lds	r20, 0x00F1
                bRequest = UEDATX;
     e34:	30 91 f1 00 	lds	r19, 0x00F1
                wValue = UEDATX;
     e38:	80 91 f1 00 	lds	r24, 0x00F1
     e3c:	68 2f       	mov	r22, r24
     e3e:	70 e0       	ldi	r23, 0x00	; 0
                wValue |= (UEDATX << 8);
     e40:	20 91 f1 00 	lds	r18, 0x00F1
     e44:	92 2f       	mov	r25, r18
     e46:	80 e0       	ldi	r24, 0x00	; 0
     e48:	68 2b       	or	r22, r24
     e4a:	79 2b       	or	r23, r25
                wIndex = UEDATX;
     e4c:	80 91 f1 00 	lds	r24, 0x00F1
     e50:	a8 2f       	mov	r26, r24
     e52:	b0 e0       	ldi	r27, 0x00	; 0
                wIndex |= (UEDATX << 8);
     e54:	20 91 f1 00 	lds	r18, 0x00F1
     e58:	92 2f       	mov	r25, r18
     e5a:	80 e0       	ldi	r24, 0x00	; 0
     e5c:	a8 2b       	or	r26, r24
     e5e:	b9 2b       	or	r27, r25
                wLength = UEDATX;
     e60:	10 91 f1 00 	lds	r17, 0x00F1
                wLength |= (UEDATX << 8);
     e64:	00 91 f1 00 	lds	r16, 0x00F1
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
     e68:	82 ef       	ldi	r24, 0xF2	; 242
     e6a:	80 93 e8 00 	sts	0x00E8, r24
                if (bRequest == GET_DESCRIPTOR) {
     e6e:	36 30       	cpi	r19, 0x06	; 6
     e70:	09 f0       	breq	.+2      	; 0xe74 <__vector_11+0x7a>
     e72:	5a c0       	rjmp	.+180    	; 0xf28 <__vector_11+0x12e>
     e74:	21 e2       	ldi	r18, 0x21	; 33
     e76:	31 e0       	ldi	r19, 0x01	; 1
     e78:	a9 01       	movw	r20, r18
     e7a:	45 50       	subi	r20, 0x05	; 5
     e7c:	50 40       	sbci	r21, 0x00	; 0
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
					UECONX = (1<<STALLRQ)|(1<<EPEN);  //stall
					return;
     e7e:	f9 01       	movw	r30, r18
     e80:	37 97       	sbiw	r30, 0x07	; 7
				}
				desc_val = pgm_read_word(list);
     e82:	85 91       	lpm	r24, Z+
     e84:	94 91       	lpm	r25, Z+
				if (desc_val != wValue) {
     e86:	86 17       	cp	r24, r22
     e88:	97 07       	cpc	r25, r23
     e8a:	01 f5       	brne	.+64     	; 0xecc <__vector_11+0xd2>
					list += sizeof(struct descriptor_list_struct);
					continue;
				}
				list += 2;
				desc_val = pgm_read_word(list);
     e8c:	fa 01       	movw	r30, r20
     e8e:	85 91       	lpm	r24, Z+
     e90:	94 91       	lpm	r25, Z+
				if (desc_val != wIndex) {
     e92:	8a 17       	cp	r24, r26
     e94:	9b 07       	cpc	r25, r27
     e96:	d1 f4       	brne	.+52     	; 0xecc <__vector_11+0xd2>
					list += sizeof(struct descriptor_list_struct)-2;
					continue;
				}
				list += 2;
     e98:	9a 01       	movw	r18, r20
     e9a:	2e 5f       	subi	r18, 0xFE	; 254
     e9c:	3f 4f       	sbci	r19, 0xFF	; 255
				desc_addr = (const uint8_t *)pgm_read_word(list);
     e9e:	f9 01       	movw	r30, r18
     ea0:	65 91       	lpm	r22, Z+
     ea2:	74 91       	lpm	r23, Z+
				list += 2;
				desc_length = pgm_read_byte(list);
     ea4:	2e 5f       	subi	r18, 0xFE	; 254
     ea6:	3f 4f       	sbci	r19, 0xFF	; 255
     ea8:	f9 01       	movw	r30, r18
     eaa:	44 91       	lpm	r20, Z+
                bRequest = UEDATX;
                wValue = UEDATX;
                wValue |= (UEDATX << 8);
                wIndex = UEDATX;
                wIndex |= (UEDATX << 8);
                wLength = UEDATX;
     eac:	21 2f       	mov	r18, r17
     eae:	30 e0       	ldi	r19, 0x00	; 0
				desc_addr = (const uint8_t *)pgm_read_word(list);
				list += 2;
				desc_length = pgm_read_byte(list);
				break;
			}
			len = (wLength < 256) ? wLength : 255;
     eb0:	90 2f       	mov	r25, r16
     eb2:	80 e0       	ldi	r24, 0x00	; 0
     eb4:	28 2b       	or	r18, r24
     eb6:	39 2b       	or	r19, r25
     eb8:	2f 3f       	cpi	r18, 0xFF	; 255
     eba:	31 05       	cpc	r19, r1
     ebc:	19 f0       	breq	.+6      	; 0xec4 <__vector_11+0xca>
     ebe:	10 f0       	brcs	.+4      	; 0xec4 <__vector_11+0xca>
     ec0:	2f ef       	ldi	r18, 0xFF	; 255
     ec2:	30 e0       	ldi	r19, 0x00	; 0
     ec4:	24 17       	cp	r18, r20
     ec6:	58 f4       	brcc	.+22     	; 0xede <__vector_11+0xe4>
     ec8:	42 2f       	mov	r20, r18
     eca:	09 c0       	rjmp	.+18     	; 0xede <__vector_11+0xe4>
     ecc:	29 5f       	subi	r18, 0xF9	; 249
     ece:	3f 4f       	sbci	r19, 0xFF	; 255
     ed0:	49 5f       	subi	r20, 0xF9	; 249
     ed2:	5f 4f       	sbci	r21, 0xFF	; 255
                wLength |= (UEDATX << 8);
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
                if (bRequest == GET_DESCRIPTOR) {
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
     ed4:	f1 e0       	ldi	r31, 0x01	; 1
     ed6:	2b 34       	cpi	r18, 0x4B	; 75
     ed8:	3f 07       	cpc	r19, r31
     eda:	89 f6       	brne	.-94     	; 0xe7e <__vector_11+0x84>
     edc:	e5 c0       	rjmp	.+458    	; 0x10a8 <__vector_11+0x2ae>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     ede:	5e ef       	ldi	r21, 0xFE	; 254
			len = (wLength < 256) ? wLength : 255;
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
     ee0:	80 91 e8 00 	lds	r24, 0x00E8
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
     ee4:	28 2f       	mov	r18, r24
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	c9 01       	movw	r24, r18
     eea:	85 70       	andi	r24, 0x05	; 5
     eec:	90 70       	andi	r25, 0x00	; 0
     eee:	89 2b       	or	r24, r25
     ef0:	b9 f3       	breq	.-18     	; 0xee0 <__vector_11+0xe6>
				if (i & (1<<RXOUTI)) return;	// abort
     ef2:	22 fd       	sbrc	r18, 2
     ef4:	dc c0       	rjmp	.+440    	; 0x10ae <__vector_11+0x2b4>
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
     ef6:	34 2f       	mov	r19, r20
     ef8:	41 31       	cpi	r20, 0x11	; 17
     efa:	08 f0       	brcs	.+2      	; 0xefe <__vector_11+0x104>
     efc:	30 e1       	ldi	r19, 0x10	; 16
     efe:	23 2f       	mov	r18, r19
     f00:	cb 01       	movw	r24, r22
     f02:	06 c0       	rjmp	.+12     	; 0xf10 <__vector_11+0x116>
				for (i = n; i; i--) {
     f04:	fc 01       	movw	r30, r24
					UEDATX = pgm_read_byte(desc_addr++);
     f06:	01 96       	adiw	r24, 0x01	; 1
     f08:	e4 91       	lpm	r30, Z+
     f0a:	e0 93 f1 00 	sts	0x00F1, r30
					i = UEINTX;
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
     f0e:	21 50       	subi	r18, 0x01	; 1
     f10:	22 23       	and	r18, r18
     f12:	c1 f7       	brne	.-16     	; 0xf04 <__vector_11+0x10a>
     f14:	63 0f       	add	r22, r19
     f16:	71 1d       	adc	r23, r1
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
     f18:	43 1b       	sub	r20, r19
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     f1a:	50 93 e8 00 	sts	0x00E8, r21
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
     f1e:	44 23       	and	r20, r20
     f20:	f9 f6       	brne	.-66     	; 0xee0 <__vector_11+0xe6>
     f22:	30 31       	cpi	r19, 0x10	; 16
     f24:	e9 f2       	breq	.-70     	; 0xee0 <__vector_11+0xe6>
     f26:	c3 c0       	rjmp	.+390    	; 0x10ae <__vector_11+0x2b4>
			return;
                }
		if (bRequest == SET_ADDRESS) {
     f28:	35 30       	cpi	r19, 0x05	; 5
     f2a:	61 f4       	brne	.+24     	; 0xf44 <__vector_11+0x14a>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     f2c:	8e ef       	ldi	r24, 0xFE	; 254
     f2e:	80 93 e8 00 	sts	0x00E8, r24


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     f32:	80 91 e8 00 	lds	r24, 0x00E8
     f36:	80 ff       	sbrs	r24, 0
     f38:	fc cf       	rjmp	.-8      	; 0xf32 <__vector_11+0x138>
			return;
                }
		if (bRequest == SET_ADDRESS) {
			usb_send_in();
			usb_wait_in_ready();
			UDADDR = wValue | (1<<ADDEN);
     f3a:	86 2f       	mov	r24, r22
     f3c:	80 68       	ori	r24, 0x80	; 128
     f3e:	80 93 e3 00 	sts	0x00E3, r24
     f42:	b5 c0       	rjmp	.+362    	; 0x10ae <__vector_11+0x2b4>
			return;
		}
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
     f44:	39 30       	cpi	r19, 0x09	; 9
     f46:	51 f5       	brne	.+84     	; 0xf9c <__vector_11+0x1a2>
     f48:	44 23       	and	r20, r20
     f4a:	09 f0       	breq	.+2      	; 0xf4e <__vector_11+0x154>
     f4c:	ad c0       	rjmp	.+346    	; 0x10a8 <__vector_11+0x2ae>
			usb_configuration = wValue;
     f4e:	60 93 25 01 	sts	0x0125, r22
			cdc_line_rtsdtr = 0;
     f52:	10 92 26 01 	sts	0x0126, r1
			transmit_flush_timer = 0;
     f56:	10 92 27 01 	sts	0x0127, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     f5a:	8e ef       	ldi	r24, 0xFE	; 254
     f5c:	80 93 e8 00 	sts	0x00E8, r24
     f60:	84 e4       	ldi	r24, 0x44	; 68
     f62:	91 e0       	ldi	r25, 0x01	; 1
     f64:	21 e0       	ldi	r18, 0x01	; 1
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
     f66:	20 93 e9 00 	sts	0x00E9, r18
				en = pgm_read_byte(cfg++);
     f6a:	fc 01       	movw	r30, r24
     f6c:	01 96       	adiw	r24, 0x01	; 1
     f6e:	e4 91       	lpm	r30, Z+
				UECONX = en;
     f70:	e0 93 eb 00 	sts	0x00EB, r30
				if (en) {
     f74:	ee 23       	and	r30, r30
     f76:	69 f0       	breq	.+26     	; 0xf92 <__vector_11+0x198>
					UECFG0X = pgm_read_byte(cfg++);
     f78:	ac 01       	movw	r20, r24
     f7a:	4f 5f       	subi	r20, 0xFF	; 255
     f7c:	5f 4f       	sbci	r21, 0xFF	; 255
     f7e:	fc 01       	movw	r30, r24
     f80:	84 91       	lpm	r24, Z+
     f82:	80 93 ec 00 	sts	0x00EC, r24
					UECFG1X = pgm_read_byte(cfg++);
     f86:	ca 01       	movw	r24, r20
     f88:	01 96       	adiw	r24, 0x01	; 1
     f8a:	fa 01       	movw	r30, r20
     f8c:	34 91       	lpm	r19, Z+
     f8e:	30 93 ed 00 	sts	0x00ED, r19
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
     f92:	2f 5f       	subi	r18, 0xFF	; 255
     f94:	25 30       	cpi	r18, 0x05	; 5
     f96:	39 f7       	brne	.-50     	; 0xf66 <__vector_11+0x16c>
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
					UECFG1X = pgm_read_byte(cfg++);
				}
			}
        		UERST = 0x1E;
     f98:	8e e1       	ldi	r24, 0x1E	; 30
     f9a:	81 c0       	rjmp	.+258    	; 0x109e <__vector_11+0x2a4>
        		UERST = 0;
			return;
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
     f9c:	38 30       	cpi	r19, 0x08	; 8
     f9e:	61 f4       	brne	.+24     	; 0xfb8 <__vector_11+0x1be>
     fa0:	40 38       	cpi	r20, 0x80	; 128
     fa2:	09 f0       	breq	.+2      	; 0xfa6 <__vector_11+0x1ac>
     fa4:	81 c0       	rjmp	.+258    	; 0x10a8 <__vector_11+0x2ae>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     fa6:	80 91 e8 00 	lds	r24, 0x00E8
     faa:	80 ff       	sbrs	r24, 0
     fac:	fc cf       	rjmp	.-8      	; 0xfa6 <__vector_11+0x1ac>
        		UERST = 0;
			return;
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
			usb_wait_in_ready();
			UEDATX = usb_configuration;
     fae:	80 91 25 01 	lds	r24, 0x0125
     fb2:	80 93 f1 00 	sts	0x00F1, r24
     fb6:	50 c0       	rjmp	.+160    	; 0x1058 <__vector_11+0x25e>
			usb_send_in();
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
     fb8:	31 32       	cpi	r19, 0x21	; 33
     fba:	89 f4       	brne	.+34     	; 0xfde <__vector_11+0x1e4>
     fbc:	41 3a       	cpi	r20, 0xA1	; 161
     fbe:	09 f0       	breq	.+2      	; 0xfc2 <__vector_11+0x1c8>
     fc0:	73 c0       	rjmp	.+230    	; 0x10a8 <__vector_11+0x2ae>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     fc2:	80 91 e8 00 	lds	r24, 0x00E8
     fc6:	80 ff       	sbrs	r24, 0
     fc8:	fc cf       	rjmp	.-8      	; 0xfc2 <__vector_11+0x1c8>
     fca:	e3 e1       	ldi	r30, 0x13	; 19
     fcc:	f1 e0       	ldi	r31, 0x01	; 1
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				UEDATX = *p++;
     fce:	81 91       	ld	r24, Z+
     fd0:	80 93 f1 00 	sts	0x00F1, r24
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	ea 31       	cpi	r30, 0x1A	; 26
     fd8:	f8 07       	cpc	r31, r24
     fda:	c9 f7       	brne	.-14     	; 0xfce <__vector_11+0x1d4>
     fdc:	3d c0       	rjmp	.+122    	; 0x1058 <__vector_11+0x25e>
				UEDATX = *p++;
			}
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
     fde:	30 32       	cpi	r19, 0x20	; 32
     fe0:	a1 f4       	brne	.+40     	; 0x100a <__vector_11+0x210>
     fe2:	41 32       	cpi	r20, 0x21	; 33
     fe4:	09 f0       	breq	.+2      	; 0xfe8 <__vector_11+0x1ee>
     fe6:	60 c0       	rjmp	.+192    	; 0x10a8 <__vector_11+0x2ae>
{
	UEINTX = ~(1<<TXINI);
}
static inline void usb_wait_receive_out(void)
{
	while (!(UEINTX & (1<<RXOUTI))) ;
     fe8:	80 91 e8 00 	lds	r24, 0x00E8
     fec:	82 ff       	sbrs	r24, 2
     fee:	fc cf       	rjmp	.-8      	; 0xfe8 <__vector_11+0x1ee>
     ff0:	e3 e1       	ldi	r30, 0x13	; 19
     ff2:	f1 e0       	ldi	r31, 0x01	; 1
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				*p++ = UEDATX;
     ff4:	80 91 f1 00 	lds	r24, 0x00F1
     ff8:	81 93       	st	Z+, r24
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	ea 31       	cpi	r30, 0x1A	; 26
     ffe:	f8 07       	cpc	r31, r24
    1000:	c9 f7       	brne	.-14     	; 0xff4 <__vector_11+0x1fa>
{
	while (!(UEINTX & (1<<RXOUTI))) ;
}
static inline void usb_ack_out(void)
{
	UEINTX = ~(1<<RXOUTI);
    1002:	8b ef       	ldi	r24, 0xFB	; 251
    1004:	80 93 e8 00 	sts	0x00E8, r24
    1008:	27 c0       	rjmp	.+78     	; 0x1058 <__vector_11+0x25e>
			}
			usb_ack_out();
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_CONTROL_LINE_STATE && bmRequestType == 0x21) {
    100a:	32 32       	cpi	r19, 0x22	; 34
    100c:	51 f4       	brne	.+20     	; 0x1022 <__vector_11+0x228>
    100e:	41 32       	cpi	r20, 0x21	; 33
    1010:	09 f0       	breq	.+2      	; 0x1014 <__vector_11+0x21a>
    1012:	4a c0       	rjmp	.+148    	; 0x10a8 <__vector_11+0x2ae>
			cdc_line_rtsdtr = wValue;
    1014:	60 93 26 01 	sts	0x0126, r22


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
    1018:	80 91 e8 00 	lds	r24, 0x00E8
    101c:	80 ff       	sbrs	r24, 0
    101e:	fc cf       	rjmp	.-8      	; 0x1018 <__vector_11+0x21e>
    1020:	1b c0       	rjmp	.+54     	; 0x1058 <__vector_11+0x25e>
			cdc_line_rtsdtr = wValue;
			usb_wait_in_ready();
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
    1022:	33 23       	and	r19, r19
    1024:	e9 f4       	brne	.+58     	; 0x1060 <__vector_11+0x266>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
    1026:	80 91 e8 00 	lds	r24, 0x00E8
    102a:	80 ff       	sbrs	r24, 0
    102c:	fc cf       	rjmp	.-8      	; 0x1026 <__vector_11+0x22c>
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
			#ifdef SUPPORT_ENDPOINT_HALT
			if (bmRequestType == 0x82) {
    102e:	42 38       	cpi	r20, 0x82	; 130
    1030:	11 f0       	breq	.+4      	; 0x1036 <__vector_11+0x23c>
    1032:	80 e0       	ldi	r24, 0x00	; 0
    1034:	0d c0       	rjmp	.+26     	; 0x1050 <__vector_11+0x256>
				UENUM = wIndex;
    1036:	a0 93 e9 00 	sts	0x00E9, r26
				if (UECONX & (1<<STALLRQ)) i = 1;
    103a:	80 91 eb 00 	lds	r24, 0x00EB
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	25 e0       	ldi	r18, 0x05	; 5
    1042:	96 95       	lsr	r25
    1044:	87 95       	ror	r24
    1046:	2a 95       	dec	r18
    1048:	e1 f7       	brne	.-8      	; 0x1042 <__vector_11+0x248>
    104a:	81 70       	andi	r24, 0x01	; 1
				UENUM = 0;
    104c:	10 92 e9 00 	sts	0x00E9, r1
			}
			#endif
			UEDATX = i;
    1050:	80 93 f1 00 	sts	0x00F1, r24
			UEDATX = 0;
    1054:	10 92 f1 00 	sts	0x00F1, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
    1058:	8e ef       	ldi	r24, 0xFE	; 254
    105a:	80 93 e8 00 	sts	0x00E8, r24
    105e:	27 c0       	rjmp	.+78     	; 0x10ae <__vector_11+0x2b4>
			UEDATX = 0;
			usb_send_in();
			return;
		}
		#ifdef SUPPORT_ENDPOINT_HALT
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
    1060:	31 30       	cpi	r19, 0x01	; 1
    1062:	11 f0       	breq	.+4      	; 0x1068 <__vector_11+0x26e>
    1064:	33 30       	cpi	r19, 0x03	; 3
    1066:	01 f5       	brne	.+64     	; 0x10a8 <__vector_11+0x2ae>
    1068:	42 30       	cpi	r20, 0x02	; 2
    106a:	f1 f4       	brne	.+60     	; 0x10a8 <__vector_11+0x2ae>
    106c:	67 2b       	or	r22, r23
    106e:	e1 f4       	brne	.+56     	; 0x10a8 <__vector_11+0x2ae>
		  && bmRequestType == 0x02 && wValue == 0) {
			i = wIndex & 0x7F;
    1070:	2a 2f       	mov	r18, r26
    1072:	2f 77       	andi	r18, 0x7F	; 127
			if (i >= 1 && i <= MAX_ENDPOINT) {
    1074:	82 2f       	mov	r24, r18
    1076:	81 50       	subi	r24, 0x01	; 1
    1078:	84 30       	cpi	r24, 0x04	; 4
    107a:	b0 f4       	brcc	.+44     	; 0x10a8 <__vector_11+0x2ae>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
    107c:	8e ef       	ldi	r24, 0xFE	; 254
    107e:	80 93 e8 00 	sts	0x00E8, r24
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
		  && bmRequestType == 0x02 && wValue == 0) {
			i = wIndex & 0x7F;
			if (i >= 1 && i <= MAX_ENDPOINT) {
				usb_send_in();
				UENUM = i;
    1082:	20 93 e9 00 	sts	0x00E9, r18
				if (bRequest == SET_FEATURE) {
    1086:	33 30       	cpi	r19, 0x03	; 3
    1088:	79 f0       	breq	.+30     	; 0x10a8 <__vector_11+0x2ae>
					UECONX = (1<<STALLRQ)|(1<<EPEN);
				} else {
					UECONX = (1<<STALLRQC)|(1<<RSTDT)|(1<<EPEN);
    108a:	89 e1       	ldi	r24, 0x19	; 25
    108c:	80 93 eb 00 	sts	0x00EB, r24
					UERST = (1 << i);
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	02 c0       	rjmp	.+4      	; 0x109a <__vector_11+0x2a0>
    1096:	88 0f       	add	r24, r24
    1098:	99 1f       	adc	r25, r25
    109a:	2a 95       	dec	r18
    109c:	e2 f7       	brpl	.-8      	; 0x1096 <__vector_11+0x29c>
    109e:	80 93 ea 00 	sts	0x00EA, r24
					UERST = 0;
    10a2:	10 92 ea 00 	sts	0x00EA, r1
    10a6:	03 c0       	rjmp	.+6      	; 0x10ae <__vector_11+0x2b4>
				return;
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
    10a8:	81 e2       	ldi	r24, 0x21	; 33
    10aa:	80 93 eb 00 	sts	0x00EB, r24
}
    10ae:	ff 91       	pop	r31
    10b0:	ef 91       	pop	r30
    10b2:	bf 91       	pop	r27
    10b4:	af 91       	pop	r26
    10b6:	9f 91       	pop	r25
    10b8:	8f 91       	pop	r24
    10ba:	7f 91       	pop	r23
    10bc:	6f 91       	pop	r22
    10be:	5f 91       	pop	r21
    10c0:	4f 91       	pop	r20
    10c2:	3f 91       	pop	r19
    10c4:	2f 91       	pop	r18
    10c6:	1f 91       	pop	r17
    10c8:	0f 91       	pop	r16
    10ca:	0f 90       	pop	r0
    10cc:	0b be       	out	0x3b, r0	; 59
    10ce:	0f 90       	pop	r0
    10d0:	0f be       	out	0x3f, r0	; 63
    10d2:	0f 90       	pop	r0
    10d4:	1f 90       	pop	r1
    10d6:	18 95       	reti

000010d8 <setupHardware>:
}


void setupHardware(void)     // setup GPIO, Timer and ADC
{
	Timer_Init();
    10d8:	0e 94 36 04 	call	0x86c	; 0x86c <Timer_Init>
	ADC_Init();
    10dc:	0e 94 15 01 	call	0x22a	; 0x22a <ADC_Init>

	#ifdef POWER_PRESSURE_SENSOR_VIA_GPIO
  	  DDRB=  (1<<1)|(1<<4);  // B1 and B2 output
	  PORTB= (1<<1);         // B1 5V to power up the pressure sensor !
	#else
	  PORTC= (1<<3);         // pullup  for internal buttons at C1 
    10e0:	88 e0       	ldi	r24, 0x08	; 8
    10e2:	88 b9       	out	0x08, r24	; 8
	  PORTD= (1<<2)|(1<<3);  // pullups for external buttons at B1 and B2 
    10e4:	8c e0       	ldi	r24, 0x0C	; 12
    10e6:	8b b9       	out	0x0b, r24	; 11
	  DDRE=  (1<<6)|(1<<7);  // indicator leds 
    10e8:	80 ec       	ldi	r24, 0xC0	; 192
    10ea:	8d b9       	out	0x0d, r24	; 13
	  DDRB=  (1<<0);         // indicator leds 
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	84 b9       	out	0x04, r24	; 4
	#endif
}
    10f0:	08 95       	ret

000010f2 <main>:


int main(void)
{
    10f2:	df 92       	push	r13
    10f4:	ef 92       	push	r14
    10f6:	ff 92       	push	r15
    10f8:	0f 93       	push	r16
    10fa:	1f 93       	push	r17
    10fc:	cf 93       	push	r28
    10fe:	df 93       	push	r29

	CPU_PRESCALE (1);
    1100:	90 e8       	ldi	r25, 0x80	; 128
    1102:	90 93 61 00 	sts	0x0061, r25
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	80 93 61 00 	sts	0x0061, r24
	autoreply_num=0x80;
    110c:	90 93 29 01 	sts	0x0129, r25
	// initialize the USB, and then wait for the host
	// to set configuration.  If the Teensy is powered
	// without a PC connected to the USB port, this 
	// will wait forever.
	usb_init();
    1110:	0e 94 78 04 	call	0x8f0	; 0x8f0 <usb_init>
	while (!usb_configured()) /* wait */ ;
    1114:	0e 94 91 04 	call	0x922	; 0x922 <usb_configured>
    1118:	88 23       	and	r24, r24
    111a:	e1 f3       	breq	.-8      	; 0x1114 <main+0x22>
    111c:	80 e1       	ldi	r24, 0x10	; 16
    111e:	97 e2       	ldi	r25, 0x27	; 39
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1120:	28 ec       	ldi	r18, 0xC8	; 200
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	f9 01       	movw	r30, r18
    1126:	31 97       	sbiw	r30, 0x01	; 1
    1128:	f1 f7       	brne	.-4      	; 0x1126 <main+0x34>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    112a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    112c:	d9 f7       	brne	.-10     	; 0x1124 <main+0x32>
	_delay_ms(1000);
	
	setupHardware();   // setup GPIO pins
    112e:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <setupHardware>
	init_CIM_frame();
    1132:	0e 94 40 01 	call	0x280	; 0x280 <init_CIM_frame>

	Init_IR();
    1136:	0e 94 5b 09 	call	0x12b6	; 0x12b6 <Init_IR>

    sei();           // enable global interrupts
    113a:	78 94       	sei
	    {
		    send_ADCFrame_now=0;
		    autoreply_num++; 
		    if (autoreply_num==0) autoreply_num=0x80;

		    CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_ADCREPORT;
    113c:	92 e0       	ldi	r25, 0x02	; 2
    113e:	e9 2e       	mov	r14, r25
    1140:	f1 2c       	mov	r15, r1
		    CIM_frame.serial_number=autoreply_num;
		    CIM_frame.reply_code=CMD_EVENT_REPLY;
    1142:	c0 e2       	ldi	r28, 0x20	; 32
    1144:	d0 e0       	ldi	r29, 0x00	; 0
		    if (update_Buttonval())  // if buttonstate has changed 
			{
			    autoreply_num++; 
			    if (autoreply_num==0) autoreply_num=0x80;

			    CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_BUTTONREPORT;
    1146:	03 e0       	ldi	r16, 0x03	; 3
    1148:	10 e0       	ldi	r17, 0x00	; 0
			reply_DataFrame();

		    if (update_Buttonval())  // if buttonstate has changed 
			{
			    autoreply_num++; 
			    if (autoreply_num==0) autoreply_num=0x80;
    114a:	80 e8       	ldi	r24, 0x80	; 128
    114c:	d8 2e       	mov	r13, r24

    sei();           // enable global interrupts

	while (1)
	{  
		parse_CIM_protocol();
    114e:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <parse_CIM_protocol>

	    if (send_ADCFrame_now)   // this is updated in the timer ISR !!
    1152:	80 91 22 01 	lds	r24, 0x0122
    1156:	88 23       	and	r24, r24
    1158:	c1 f1       	breq	.+112    	; 0x11ca <main+0xd8>
	    {
		    send_ADCFrame_now=0;
    115a:	10 92 22 01 	sts	0x0122, r1
		    autoreply_num++; 
    115e:	80 91 29 01 	lds	r24, 0x0129
    1162:	8f 5f       	subi	r24, 0xFF	; 255
    1164:	80 93 29 01 	sts	0x0129, r24
		    if (autoreply_num==0) autoreply_num=0x80;
    1168:	88 23       	and	r24, r24
    116a:	11 f4       	brne	.+4      	; 0x1170 <main+0x7e>
    116c:	d0 92 29 01 	sts	0x0129, r13

		    CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_ADCREPORT;
    1170:	f0 92 32 01 	sts	0x0132, r15
    1174:	e0 92 31 01 	sts	0x0131, r14
		    CIM_frame.serial_number=autoreply_num;
    1178:	80 91 29 01 	lds	r24, 0x0129
    117c:	80 93 30 01 	sts	0x0130, r24
		    CIM_frame.reply_code=CMD_EVENT_REPLY;
    1180:	d0 93 34 01 	sts	0x0134, r29
    1184:	c0 93 33 01 	sts	0x0133, r28
			generate_ADCFrame();
    1188:	0e 94 6e 01 	call	0x2dc	; 0x2dc <generate_ADCFrame>
			reply_DataFrame();
    118c:	0e 94 aa 01 	call	0x354	; 0x354 <reply_DataFrame>

		    if (update_Buttonval())  // if buttonstate has changed 
    1190:	0e 94 4d 01 	call	0x29a	; 0x29a <update_Buttonval>
    1194:	88 23       	and	r24, r24
    1196:	c9 f0       	breq	.+50     	; 0x11ca <main+0xd8>
			{
			    autoreply_num++; 
    1198:	80 91 29 01 	lds	r24, 0x0129
    119c:	8f 5f       	subi	r24, 0xFF	; 255
    119e:	80 93 29 01 	sts	0x0129, r24
			    if (autoreply_num==0) autoreply_num=0x80;
    11a2:	88 23       	and	r24, r24
    11a4:	11 f4       	brne	.+4      	; 0x11aa <main+0xb8>
    11a6:	d0 92 29 01 	sts	0x0129, r13

			    CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_BUTTONREPORT;
    11aa:	10 93 32 01 	sts	0x0132, r17
    11ae:	00 93 31 01 	sts	0x0131, r16
			    CIM_frame.serial_number=autoreply_num;
    11b2:	80 91 29 01 	lds	r24, 0x0129
    11b6:	80 93 30 01 	sts	0x0130, r24
			    CIM_frame.reply_code=CMD_EVENT_REPLY;
    11ba:	d0 93 34 01 	sts	0x0134, r29
    11be:	c0 93 33 01 	sts	0x0133, r28
				generate_ButtonFrame();  // send new buttonframe
    11c2:	0e 94 61 01 	call	0x2c2	; 0x2c2 <generate_ButtonFrame>
				reply_DataFrame();
    11c6:	0e 94 aa 01 	call	0x354	; 0x354 <reply_DataFrame>
			}

	    }

		switch(set_ir_status)
    11ca:	80 91 3b 03 	lds	r24, 0x033B
    11ce:	81 30       	cpi	r24, 0x01	; 1
    11d0:	31 f0       	breq	.+12     	; 0x11de <main+0xec>
    11d2:	81 30       	cpi	r24, 0x01	; 1
    11d4:	08 f4       	brcc	.+2      	; 0x11d8 <main+0xe6>
    11d6:	bb cf       	rjmp	.-138    	; 0x114e <main+0x5c>
    11d8:	82 30       	cpi	r24, 0x02	; 2
    11da:	79 f4       	brne	.+30     	; 0x11fa <main+0x108>
    11dc:	07 c0       	rjmp	.+14     	; 0x11ec <main+0xfa>
		{
			case 0:				// Idle
				break;
			case 1:				// Sending	

				stop_send_ir();
    11de:	0e 94 1d 0a 	call	0x143a	; 0x143a <stop_send_ir>
				stop_record_ir();
    11e2:	0e 94 ce 09 	call	0x139c	; 0x139c <stop_record_ir>

				start_send_ir();
    11e6:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <start_send_ir>
    11ea:	0b c0       	rjmp	.+22     	; 0x1202 <main+0x110>

				set_ir_status = 0;
				break;
			case 2:				// Recording

				stop_send_ir();
    11ec:	0e 94 1d 0a 	call	0x143a	; 0x143a <stop_send_ir>
				stop_record_ir();
    11f0:	0e 94 ce 09 	call	0x139c	; 0x139c <stop_record_ir>

				start_record_ir();
    11f4:	0e 94 a7 09 	call	0x134e	; 0x134e <start_record_ir>
    11f8:	04 c0       	rjmp	.+8      	; 0x1202 <main+0x110>

				set_ir_status = 0;
				break;
			default:
				stop_send_ir();
    11fa:	0e 94 1d 0a 	call	0x143a	; 0x143a <stop_send_ir>
				stop_record_ir();
    11fe:	0e 94 ce 09 	call	0x139c	; 0x139c <stop_record_ir>

				set_ir_status = 0;
    1202:	10 92 3b 03 	sts	0x033B, r1
    1206:	a3 cf       	rjmp	.-186    	; 0x114e <main+0x5c>

00001208 <send_str>:
extern uint8_t buttonval;     // actual button states (defined in CimProtocol.c)



void send_str(char *s)
{
    1208:	cf 93       	push	r28
    120a:	df 93       	push	r29
    120c:	ec 01       	movw	r28, r24
    120e:	03 c0       	rjmp	.+6      	; 0x1216 <send_str+0xe>
	while (*s) usb_serial_putchar(*s++);
    1210:	21 96       	adiw	r28, 0x01	; 1
    1212:	0e 94 e7 04 	call	0x9ce	; 0x9ce <usb_serial_putchar>
    1216:	88 81       	ld	r24, Y
    1218:	88 23       	and	r24, r24
    121a:	d1 f7       	brne	.-12     	; 0x1210 <send_str+0x8>
}
    121c:	df 91       	pop	r29
    121e:	cf 91       	pop	r28
    1220:	08 95       	ret

00001222 <InitTimer3>:
	Init_ICP1();
}

void InitTimer3(uint8_t onoff)
{
	if(onoff == 0)
    1222:	88 23       	and	r24, r24
    1224:	49 f4       	brne	.+18     	; 0x1238 <InitTimer3+0x16>
	{
		//Timer3
		TIMSK3 &= ~(1<<TOIE3);			//deactivate Timer/Counter3 Interrupt
    1226:	80 91 71 00 	lds	r24, 0x0071
    122a:	8e 7f       	andi	r24, 0xFE	; 254
    122c:	80 93 71 00 	sts	0x0071, r24
		TCCR3B &= ~(1<<CS31);
    1230:	80 91 91 00 	lds	r24, 0x0091
    1234:	8d 7f       	andi	r24, 0xFD	; 253
    1236:	08 c0       	rjmp	.+16     	; 0x1248 <InitTimer3+0x26>
		TCNT3 = 0;
	}
	else
	{
		//Timer3
		TIMSK3 |= (1<<TOIE3);			//activate Timer/Counter3 Interrupt
    1238:	80 91 71 00 	lds	r24, 0x0071
    123c:	81 60       	ori	r24, 0x01	; 1
    123e:	80 93 71 00 	sts	0x0071, r24
		TCCR3B |= (1<<CS31);
    1242:	80 91 91 00 	lds	r24, 0x0091
    1246:	82 60       	ori	r24, 0x02	; 2
    1248:	80 93 91 00 	sts	0x0091, r24
		TCNT3 = 0;
    124c:	10 92 95 00 	sts	0x0095, r1
    1250:	10 92 94 00 	sts	0x0094, r1
    1254:	08 95       	ret

00001256 <ACTIVATE_PWM>:
	
*/

void ACTIVATE_PWM()
{
	TIMSK2 = 0;   // interrupts off
    1256:	e0 e7       	ldi	r30, 0x70	; 112
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	10 82       	st	Z, r1
    TCCR2A= 0;    // normal mode
    125c:	10 92 b0 00 	sts	0x00B0, r1
    TCNT2 = 245;    // 38kHz
    1260:	85 ef       	ldi	r24, 0xF5	; 245
    1262:	80 93 b2 00 	sts	0x00B2, r24
    TCCR2B= (1<<CS21); // Prescaler 8
    1266:	82 e0       	ldi	r24, 0x02	; 2
    1268:	80 93 b1 00 	sts	0x00B1, r24
    TIFR2=0;   	  //clear interrupts
    126c:	17 ba       	out	0x17, r1	; 23
    TIMSK2=(1<<TOIE2);
    126e:	81 e0       	ldi	r24, 0x01	; 1
    1270:	80 83       	st	Z, r24
}
    1272:	08 95       	ret

00001274 <DEACTIVATE_PWM>:

void DEACTIVATE_PWM()
{
	TIMSK2 = 0;   // interrupts off
    1274:	e0 e7       	ldi	r30, 0x70	; 112
    1276:	f0 e0       	ldi	r31, 0x00	; 0
    1278:	10 82       	st	Z, r1
    TCCR2A= 0;    // normal mode
    127a:	10 92 b0 00 	sts	0x00B0, r1
    TCCR2B= 0; // Prescaler 8
    127e:	10 92 b1 00 	sts	0x00B1, r1
    TIFR2=0;   	  //clear interrupts
    1282:	17 ba       	out	0x17, r1	; 23
    TIMSK2=0;
    1284:	10 82       	st	Z, r1
}
    1286:	08 95       	ret

00001288 <TOGGLE_PWM>:

void TOGGLE_PWM()
{
	TCNT2 = 245;
    1288:	85 ef       	ldi	r24, 0xF5	; 245
    128a:	80 93 b2 00 	sts	0x00B2, r24
	TCCR2B ^= (1<<CS21);
    128e:	e1 eb       	ldi	r30, 0xB1	; 177
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	92 e0       	ldi	r25, 0x02	; 2
    1296:	89 27       	eor	r24, r25
    1298:	80 83       	st	Z, r24
	TIMSK2 ^= (1<<TOIE2);
    129a:	e0 e7       	ldi	r30, 0x70	; 112
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	91 e0       	ldi	r25, 0x01	; 1
    12a2:	89 27       	eor	r24, r25
    12a4:	80 83       	st	Z, r24
}
    12a6:	08 95       	ret

000012a8 <Init_IR_LED>:
	
*/

void Init_IR_LED()
{
	DDRD |= (1<<IR_LED1);
    12a8:	55 9a       	sbi	0x0a, 5	; 10
	DDRD |= (1<<IR_LED2);
    12aa:	56 9a       	sbi	0x0a, 6	; 10
	DDRD |= (1<<IR_LED3);
    12ac:	57 9a       	sbi	0x0a, 7	; 10
void Clear_IR_LED()
{
	#ifdef IR_LED_WITH_MOSFET				// For the use of a lipmouse with mosfet amplified IR Leds
		PORTD |= (1<<IR_LED1) | (1<<IR_LED2) | (1<<IR_LED3);     // Low sets the IR Leds
	#else
		PORTD &= ~(1<<IR_LED1) & ~(1<<IR_LED2) & ~(1<<IR_LED3);  // High clears the IR Leds		
    12ae:	8b b1       	in	r24, 0x0b	; 11
    12b0:	8f 71       	andi	r24, 0x1F	; 31
    12b2:	8b b9       	out	0x0b, r24	; 11
	DDRD |= (1<<IR_LED1);
	DDRD |= (1<<IR_LED2);
	DDRD |= (1<<IR_LED3);

	Clear_IR_LED();
}
    12b4:	08 95       	ret

000012b6 <Init_IR>:
}

void DEACTIVATE_ICP1()
{
	// Timer1 deactivation
	TCCR1A = 0;
    12b6:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0;
    12ba:	10 92 81 00 	sts	0x0081, r1
	TIMSK1 = 0;
    12be:	10 92 6f 00 	sts	0x006F, r1
	TIFR1 = 0;
    12c2:	16 ba       	out	0x16, r1	; 22
extern struct CIM_frame_t CIM_frame;

void Init_IR()			// initializes the external interrupt
{
	DEACTIVATE_ICP1();
	Init_IR_LED();
    12c4:	0e 94 54 09 	call	0x12a8	; 0x12a8 <Init_IR_LED>
*/


void Init_ICP1()
{
     DDRD  &= ~(1<<PORTD4);  		// ICP Input
    12c8:	54 98       	cbi	0x0a, 4	; 10
	 PORTD &= ~(1<<PORTD4);         // No Pullup on ICP
    12ca:	5c 98       	cbi	0x0b, 4	; 11
void Init_IR()			// initializes the external interrupt
{
	DEACTIVATE_ICP1();
	Init_IR_LED();
	Init_ICP1();
}
    12cc:	08 95       	ret

000012ce <Set_IR_LED>:
void Set_IR_LED()
{
	#ifdef IR_LED_WITH_MOSFET				// For the use of a lipmouse with mosfet amplified IR Leds
		PORTD &= ~(1<<IR_LED1) & ~(1<<IR_LED2) & ~(1<<IR_LED3);  // High sets the IR Leds
	#else
		PORTD |= (1<<IR_LED1) | (1<<IR_LED2) | (1<<IR_LED3);     // Low clears the IR Leds
    12ce:	8b b1       	in	r24, 0x0b	; 11
    12d0:	80 6e       	ori	r24, 0xE0	; 224
    12d2:	8b b9       	out	0x0b, r24	; 11
	#endif
}
    12d4:	08 95       	ret

000012d6 <Clear_IR_LED>:
void Clear_IR_LED()
{
	#ifdef IR_LED_WITH_MOSFET				// For the use of a lipmouse with mosfet amplified IR Leds
		PORTD |= (1<<IR_LED1) | (1<<IR_LED2) | (1<<IR_LED3);     // Low sets the IR Leds
	#else
		PORTD &= ~(1<<IR_LED1) & ~(1<<IR_LED2) & ~(1<<IR_LED3);  // High clears the IR Leds		
    12d6:	8b b1       	in	r24, 0x0b	; 11
    12d8:	8f 71       	andi	r24, 0x1F	; 31
    12da:	8b b9       	out	0x0b, r24	; 11
	#endif	
}
    12dc:	08 95       	ret

000012de <Toggle_IR_LED>:

void Toggle_IR_LED()
{
	PORTD ^= (1<<IR_LED1) + (1<<IR_LED2) + (1<<IR_LED3);	// Toggle IR Leds
    12de:	8b b1       	in	r24, 0x0b	; 11
    12e0:	90 ee       	ldi	r25, 0xE0	; 224
    12e2:	89 27       	eor	r24, r25
    12e4:	8b b9       	out	0x0b, r24	; 11
}
    12e6:	08 95       	ret

000012e8 <__vector_15>:
	IR PWM Modulation via Timer2 Overflow
	
*/

ISR(TIMER2_OVF_vect)
{
    12e8:	1f 92       	push	r1
    12ea:	0f 92       	push	r0
    12ec:	0f b6       	in	r0, 0x3f	; 63
    12ee:	0f 92       	push	r0
    12f0:	11 24       	eor	r1, r1
    12f2:	8f 93       	push	r24
    12f4:	9f 93       	push	r25
	TCNT2 = 245;
    12f6:	85 ef       	ldi	r24, 0xF5	; 245
    12f8:	80 93 b2 00 	sts	0x00B2, r24
	#endif	
}

void Toggle_IR_LED()
{
	PORTD ^= (1<<IR_LED1) + (1<<IR_LED2) + (1<<IR_LED3);	// Toggle IR Leds
    12fc:	8b b1       	in	r24, 0x0b	; 11
    12fe:	90 ee       	ldi	r25, 0xE0	; 224
    1300:	89 27       	eor	r24, r25
    1302:	8b b9       	out	0x0b, r24	; 11

ISR(TIMER2_OVF_vect)
{
	TCNT2 = 245;
    Toggle_IR_LED();
}
    1304:	9f 91       	pop	r25
    1306:	8f 91       	pop	r24
    1308:	0f 90       	pop	r0
    130a:	0f be       	out	0x3f, r0	; 63
    130c:	0f 90       	pop	r0
    130e:	1f 90       	pop	r1
    1310:	18 95       	reti

00001312 <Init_ICP1>:
*/


void Init_ICP1()
{
     DDRD  &= ~(1<<PORTD4);  		// ICP Input
    1312:	54 98       	cbi	0x0a, 4	; 10
	 PORTD &= ~(1<<PORTD4);         // No Pullup on ICP
    1314:	5c 98       	cbi	0x0b, 4	; 11
}
    1316:	08 95       	ret

00001318 <ACTIVATE_ICP1>:

void ACTIVATE_ICP1()
{
		// Timer1 initialisieren:
	 TCCR1A = 0;                         // normal mode, keine PWM Ausgänge
    1318:	10 92 80 00 	sts	0x0080, r1
	 TCCR1B = (1<< ICNC1) + (1<<CS10)    // start Timer mit Systemtakt
    131c:	81 ec       	ldi	r24, 0xC1	; 193
    131e:	80 93 81 00 	sts	0x0081, r24
	          + (1 << ICES1);            // fallende Flanke auswählen
	 TIMSK1 = (1<<ICIE1);                // overflow und Input-capture aktivieren
    1322:	80 e2       	ldi	r24, 0x20	; 32
    1324:	80 93 6f 00 	sts	0x006F, r24
	 TIFR1 =  (1<<ICIE1);                // Schon aktive Interrupts löschen
    1328:	86 bb       	out	0x16, r24	; 22
}
    132a:	08 95       	ret

0000132c <DEACTIVATE_ICP1>:

void DEACTIVATE_ICP1()
{
	// Timer1 deactivation
	TCCR1A = 0;
    132c:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0;
    1330:	10 92 81 00 	sts	0x0081, r1
	TIMSK1 = 0;
    1334:	10 92 6f 00 	sts	0x006F, r1
	TIFR1 = 0;
    1338:	16 ba       	out	0x16, r1	; 22
}
    133a:	08 95       	ret

0000133c <TOGGLE_ICP1>:

void TOGGLE_ICP1()
{
	cli();
    133c:	f8 94       	cli
	TCCR1B ^= (1 << ICES1);            // toggle detection (rising falling edge)
    133e:	e1 e8       	ldi	r30, 0x81	; 129
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	90 e4       	ldi	r25, 0x40	; 64
    1346:	89 27       	eor	r24, r25
    1348:	80 83       	st	Z, r24
	sei();
    134a:	78 94       	sei
}
    134c:	08 95       	ret

0000134e <start_record_ir>:
*/


void start_record_ir()			   // initiates the recording process
{
	cli();
    134e:	f8 94       	cli
	get_ir_status = 2; 	// Recording
    1350:	82 e0       	ldi	r24, 0x02	; 2
    1352:	80 93 50 05 	sts	0x0550, r24
	irPointer = irBuffer;
    1356:	82 e5       	ldi	r24, 0x52	; 82
    1358:	95 e0       	ldi	r25, 0x05	; 5
    135a:	90 93 4f 05 	sts	0x054F, r25
    135e:	80 93 4e 05 	sts	0x054E, r24
	irBufferCounter = 0; 
    1362:	10 92 4c 05 	sts	0x054C, r1
    1366:	10 92 4b 05 	sts	0x054B, r1
	irBufferOverflow = 0;
    136a:	10 92 4d 05 	sts	0x054D, r1
	InitTimer3(1);
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	0e 94 11 09 	call	0x1222	; 0x1222 <InitTimer3>
    TIMSK2=(1<<TOIE2);
}

void DEACTIVATE_PWM()
{
	TIMSK2 = 0;   // interrupts off
    1374:	e0 e7       	ldi	r30, 0x70	; 112
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	10 82       	st	Z, r1
    TCCR2A= 0;    // normal mode
    137a:	10 92 b0 00 	sts	0x00B0, r1
    TCCR2B= 0; // Prescaler 8
    137e:	10 92 b1 00 	sts	0x00B1, r1
    TIFR2=0;   	  //clear interrupts
    1382:	17 ba       	out	0x17, r1	; 23
    TIMSK2=0;
    1384:	10 82       	st	Z, r1
}

void ACTIVATE_ICP1()
{
		// Timer1 initialisieren:
	 TCCR1A = 0;                         // normal mode, keine PWM Ausgänge
    1386:	10 92 80 00 	sts	0x0080, r1
	 TCCR1B = (1<< ICNC1) + (1<<CS10)    // start Timer mit Systemtakt
    138a:	81 ec       	ldi	r24, 0xC1	; 193
    138c:	80 93 81 00 	sts	0x0081, r24
	          + (1 << ICES1);            // fallende Flanke auswählen
	 TIMSK1 = (1<<ICIE1);                // overflow und Input-capture aktivieren
    1390:	80 e2       	ldi	r24, 0x20	; 32
    1392:	80 93 6f 00 	sts	0x006F, r24
	 TIFR1 =  (1<<ICIE1);                // Schon aktive Interrupts löschen
    1396:	86 bb       	out	0x16, r24	; 22
	irBufferCounter = 0; 
	irBufferOverflow = 0;
	InitTimer3(1);
	DEACTIVATE_PWM();
	ACTIVATE_ICP1();
	sei();	
    1398:	78 94       	sei
}
    139a:	08 95       	ret

0000139c <stop_record_ir>:

void stop_record_ir()			   // stopd the recording process
{
	cli();
    139c:	f8 94       	cli
	get_ir_status = 0; 	// Idle
    139e:	10 92 50 05 	sts	0x0550, r1
	irPointer = irBuffer;
    13a2:	82 e5       	ldi	r24, 0x52	; 82
    13a4:	95 e0       	ldi	r25, 0x05	; 5
    13a6:	90 93 4f 05 	sts	0x054F, r25
    13aa:	80 93 4e 05 	sts	0x054E, r24
	irBufferCounter = 0; 
    13ae:	10 92 4c 05 	sts	0x054C, r1
    13b2:	10 92 4b 05 	sts	0x054B, r1
	irBufferOverflow = 0;
    13b6:	10 92 4d 05 	sts	0x054D, r1
	InitTimer3(0);
    13ba:	80 e0       	ldi	r24, 0x00	; 0
    13bc:	0e 94 11 09 	call	0x1222	; 0x1222 <InitTimer3>
    TIMSK2=(1<<TOIE2);
}

void DEACTIVATE_PWM()
{
	TIMSK2 = 0;   // interrupts off
    13c0:	e0 e7       	ldi	r30, 0x70	; 112
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	10 82       	st	Z, r1
    TCCR2A= 0;    // normal mode
    13c6:	10 92 b0 00 	sts	0x00B0, r1
    TCCR2B= 0; // Prescaler 8
    13ca:	10 92 b1 00 	sts	0x00B1, r1
    TIFR2=0;   	  //clear interrupts
    13ce:	17 ba       	out	0x17, r1	; 23
    TIMSK2=0;
    13d0:	10 82       	st	Z, r1
}

void DEACTIVATE_ICP1()
{
	// Timer1 deactivation
	TCCR1A = 0;
    13d2:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0;
    13d6:	10 92 81 00 	sts	0x0081, r1
	TIMSK1 = 0;
    13da:	10 92 6f 00 	sts	0x006F, r1
	TIFR1 = 0;
    13de:	16 ba       	out	0x16, r1	; 22
	irBufferCounter = 0; 
	irBufferOverflow = 0;
	InitTimer3(0);
	DEACTIVATE_PWM();
	DEACTIVATE_ICP1();
	sei();
    13e0:	78 94       	sei
}
    13e2:	08 95       	ret

000013e4 <start_send_ir>:


void start_send_ir()			   // initiates the sending process
{

	cli();
    13e4:	f8 94       	cli
	get_ir_status = 1;
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	80 93 50 05 	sts	0x0550, r24
	irPointer = irBuffer;
    13ec:	82 e5       	ldi	r24, 0x52	; 82
    13ee:	95 e0       	ldi	r25, 0x05	; 5
    13f0:	90 93 4f 05 	sts	0x054F, r25
    13f4:	80 93 4e 05 	sts	0x054E, r24
	InitTimer3(1);
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	0e 94 11 09 	call	0x1222	; 0x1222 <InitTimer3>
	ACTIVATE_PWM();
    13fe:	0e 94 2b 09 	call	0x1256	; 0x1256 <ACTIVATE_PWM>
	TCNT3 = 65535 - (*(irPointer+1)*256 + *(irPointer+2));
    1402:	e0 91 4e 05 	lds	r30, 0x054E
    1406:	f0 91 4f 05 	lds	r31, 0x054F
    140a:	91 81       	ldd	r25, Z+1	; 0x01
    140c:	80 e0       	ldi	r24, 0x00	; 0
    140e:	22 81       	ldd	r18, Z+2	; 0x02
    1410:	82 0f       	add	r24, r18
    1412:	91 1d       	adc	r25, r1
    1414:	80 95       	com	r24
    1416:	90 95       	com	r25
    1418:	90 93 95 00 	sts	0x0095, r25
    141c:	80 93 94 00 	sts	0x0094, r24
	irPointer += 3;
    1420:	33 96       	adiw	r30, 0x03	; 3
    1422:	f0 93 4f 05 	sts	0x054F, r31
    1426:	e0 93 4e 05 	sts	0x054E, r30
	irBufferCounter = 3;
    142a:	83 e0       	ldi	r24, 0x03	; 3
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	90 93 4c 05 	sts	0x054C, r25
    1432:	80 93 4b 05 	sts	0x054B, r24
	sei();
    1436:	78 94       	sei
}
    1438:	08 95       	ret

0000143a <stop_send_ir>:


void stop_send_ir()			   // initiates the sending process
{
	cli();
    143a:	f8 94       	cli
	get_ir_status = 0;
    143c:	10 92 50 05 	sts	0x0550, r1
	irPointer = irBuffer;
    1440:	82 e5       	ldi	r24, 0x52	; 82
    1442:	95 e0       	ldi	r25, 0x05	; 5
    1444:	90 93 4f 05 	sts	0x054F, r25
    1448:	80 93 4e 05 	sts	0x054E, r24
	irBufferCounter = 0;
    144c:	10 92 4c 05 	sts	0x054C, r1
    1450:	10 92 4b 05 	sts	0x054B, r1
	InitTimer3(0);	
    1454:	80 e0       	ldi	r24, 0x00	; 0
    1456:	0e 94 11 09 	call	0x1222	; 0x1222 <InitTimer3>
    TIMSK2=(1<<TOIE2);
}

void DEACTIVATE_PWM()
{
	TIMSK2 = 0;   // interrupts off
    145a:	e0 e7       	ldi	r30, 0x70	; 112
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	10 82       	st	Z, r1
    TCCR2A= 0;    // normal mode
    1460:	10 92 b0 00 	sts	0x00B0, r1
    TCCR2B= 0; // Prescaler 8
    1464:	10 92 b1 00 	sts	0x00B1, r1
    TIFR2=0;   	  //clear interrupts
    1468:	17 ba       	out	0x17, r1	; 23
    TIMSK2=0;
    146a:	10 82       	st	Z, r1
	get_ir_status = 0;
	irPointer = irBuffer;
	irBufferCounter = 0;
	InitTimer3(0);	
	DEACTIVATE_PWM();	
	TCNT3 = 0;
    146c:	10 92 95 00 	sts	0x0095, r1
    1470:	10 92 94 00 	sts	0x0094, r1
	sei();
    1474:	78 94       	sei
}
    1476:	08 95       	ret

00001478 <__vector_35>:
	IR Sending Interrupt
	
*/

ISR(TIMER3_OVF_vect)
{	
    1478:	1f 92       	push	r1
    147a:	0f 92       	push	r0
    147c:	0f b6       	in	r0, 0x3f	; 63
    147e:	0f 92       	push	r0
    1480:	0b b6       	in	r0, 0x3b	; 59
    1482:	0f 92       	push	r0
    1484:	11 24       	eor	r1, r1
    1486:	2f 93       	push	r18
    1488:	3f 93       	push	r19
    148a:	4f 93       	push	r20
    148c:	5f 93       	push	r21
    148e:	6f 93       	push	r22
    1490:	7f 93       	push	r23
    1492:	8f 93       	push	r24
    1494:	9f 93       	push	r25
    1496:	af 93       	push	r26
    1498:	bf 93       	push	r27
    149a:	ef 93       	push	r30
    149c:	ff 93       	push	r31
	if(get_ir_status == 1)
    149e:	20 91 50 05 	lds	r18, 0x0550
    14a2:	21 30       	cpi	r18, 0x01	; 1
    14a4:	09 f0       	breq	.+2      	; 0x14a8 <__vector_35+0x30>
    14a6:	42 c0       	rjmp	.+132    	; 0x152c <__vector_35+0xb4>
void Clear_IR_LED()
{
	#ifdef IR_LED_WITH_MOSFET				// For the use of a lipmouse with mosfet amplified IR Leds
		PORTD |= (1<<IR_LED1) | (1<<IR_LED2) | (1<<IR_LED3);     // Low sets the IR Leds
	#else
		PORTD &= ~(1<<IR_LED1) & ~(1<<IR_LED2) & ~(1<<IR_LED3);  // High clears the IR Leds		
    14a8:	8b b1       	in	r24, 0x0b	; 11
    14aa:	8f 71       	andi	r24, 0x1F	; 31
    14ac:	8b b9       	out	0x0b, r24	; 11
    TIMSK2=0;
}

void TOGGLE_PWM()
{
	TCNT2 = 245;
    14ae:	85 ef       	ldi	r24, 0xF5	; 245
    14b0:	80 93 b2 00 	sts	0x00B2, r24
	TCCR2B ^= (1<<CS21);
    14b4:	80 91 b1 00 	lds	r24, 0x00B1
    14b8:	92 e0       	ldi	r25, 0x02	; 2
    14ba:	89 27       	eor	r24, r25
    14bc:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 ^= (1<<TOIE2);
    14c0:	80 91 70 00 	lds	r24, 0x0070
    14c4:	82 27       	eor	r24, r18
    14c6:	80 93 70 00 	sts	0x0070, r24
	if(get_ir_status == 1)
	{		
		Clear_IR_LED();
		TOGGLE_PWM();
		
		TCNT3 = 65535 - (*(irPointer+1)*256 + *(irPointer+2));
    14ca:	e0 91 4e 05 	lds	r30, 0x054E
    14ce:	f0 91 4f 05 	lds	r31, 0x054F
    14d2:	91 81       	ldd	r25, Z+1	; 0x01
    14d4:	80 e0       	ldi	r24, 0x00	; 0
    14d6:	22 81       	ldd	r18, Z+2	; 0x02
    14d8:	82 0f       	add	r24, r18
    14da:	91 1d       	adc	r25, r1
    14dc:	80 95       	com	r24
    14de:	90 95       	com	r25
    14e0:	90 93 95 00 	sts	0x0095, r25
    14e4:	80 93 94 00 	sts	0x0094, r24
		if((TCNT3 == 0) || (irBufferCounter>=507))
    14e8:	80 91 94 00 	lds	r24, 0x0094
    14ec:	90 91 95 00 	lds	r25, 0x0095
    14f0:	89 2b       	or	r24, r25
    14f2:	39 f0       	breq	.+14     	; 0x1502 <__vector_35+0x8a>
    14f4:	80 91 4b 05 	lds	r24, 0x054B
    14f8:	90 91 4c 05 	lds	r25, 0x054C
    14fc:	8b 5f       	subi	r24, 0xFB	; 251
    14fe:	91 40       	sbci	r25, 0x01	; 1
    1500:	10 f0       	brcs	.+4      	; 0x1506 <__vector_35+0x8e>
		{
			stop_send_ir();
    1502:	0e 94 1d 0a 	call	0x143a	; 0x143a <stop_send_ir>
		}
		irPointer += 3;	
    1506:	80 91 4e 05 	lds	r24, 0x054E
    150a:	90 91 4f 05 	lds	r25, 0x054F
    150e:	03 96       	adiw	r24, 0x03	; 3
    1510:	90 93 4f 05 	sts	0x054F, r25
    1514:	80 93 4e 05 	sts	0x054E, r24
		irBufferCounter += 3;	
    1518:	80 91 4b 05 	lds	r24, 0x054B
    151c:	90 91 4c 05 	lds	r25, 0x054C
    1520:	03 96       	adiw	r24, 0x03	; 3
    1522:	90 93 4c 05 	sts	0x054C, r25
    1526:	80 93 4b 05 	sts	0x054B, r24
    152a:	35 c0       	rjmp	.+106    	; 0x1596 <__vector_35+0x11e>
		
	}
	else if(get_ir_status == 2)
    152c:	22 30       	cpi	r18, 0x02	; 2
    152e:	99 f5       	brne	.+102    	; 0x1596 <__vector_35+0x11e>
	{	
		if(irBufferOverflow==76)
    1530:	80 91 4d 05 	lds	r24, 0x054D
    1534:	8c 34       	cpi	r24, 0x4C	; 76
    1536:	51 f5       	brne	.+84     	; 0x158c <__vector_35+0x114>
		{
			irBufferOverflow = 0;
    1538:	10 92 4d 05 	sts	0x054D, r1
			get_ir_status = 0;						// Idle	
    153c:	10 92 50 05 	sts	0x0550, r1
		CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_SET_IR_MODE;
    1540:	88 e0       	ldi	r24, 0x08	; 8
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	90 93 32 01 	sts	0x0132, r25
    1548:	80 93 31 01 	sts	0x0131, r24
		CIM_frame.reply_code=CMD_REQUEST_WRITE_FEATURE;
    154c:	80 e1       	ldi	r24, 0x10	; 16
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	90 93 34 01 	sts	0x0134, r25
    1554:	80 93 33 01 	sts	0x0133, r24
		autoreply_num++; 
    1558:	80 91 29 01 	lds	r24, 0x0129
    155c:	8f 5f       	subi	r24, 0xFF	; 255
    155e:	80 93 29 01 	sts	0x0129, r24
		    if (autoreply_num==0) autoreply_num=0x80;
    1562:	88 23       	and	r24, r24
    1564:	19 f4       	brne	.+6      	; 0x156c <__vector_35+0xf4>
    1566:	80 e8       	ldi	r24, 0x80	; 128
    1568:	80 93 29 01 	sts	0x0129, r24
		CIM_frame.serial_number=autoreply_num;
    156c:	80 91 29 01 	lds	r24, 0x0129
    1570:	80 93 30 01 	sts	0x0130, r24
		CIM_frame.data[0]=get_ir_status;
    1574:	10 92 35 01 	sts	0x0135, r1
		CIM_frame.data_size = 1;
    1578:	81 e0       	ldi	r24, 0x01	; 1
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	90 93 2f 01 	sts	0x012F, r25
    1580:	80 93 2e 01 	sts	0x012E, r24
		reply_DataFrame();		
    1584:	0e 94 aa 01 	call	0x354	; 0x354 <reply_DataFrame>
			stop_record_ir();
    1588:	0e 94 ce 09 	call	0x139c	; 0x139c <stop_record_ir>
		}
		irBufferOverflow++;
    158c:	80 91 4d 05 	lds	r24, 0x054D
    1590:	8f 5f       	subi	r24, 0xFF	; 255
    1592:	80 93 4d 05 	sts	0x054D, r24
	}
}
    1596:	ff 91       	pop	r31
    1598:	ef 91       	pop	r30
    159a:	bf 91       	pop	r27
    159c:	af 91       	pop	r26
    159e:	9f 91       	pop	r25
    15a0:	8f 91       	pop	r24
    15a2:	7f 91       	pop	r23
    15a4:	6f 91       	pop	r22
    15a6:	5f 91       	pop	r21
    15a8:	4f 91       	pop	r20
    15aa:	3f 91       	pop	r19
    15ac:	2f 91       	pop	r18
    15ae:	0f 90       	pop	r0
    15b0:	0b be       	out	0x3b, r0	; 59
    15b2:	0f 90       	pop	r0
    15b4:	0f be       	out	0x3f, r0	; 63
    15b6:	0f 90       	pop	r0
    15b8:	1f 90       	pop	r1
    15ba:	18 95       	reti

000015bc <Record_IR_Code>:
	
*/

void Record_IR_Code()
{
	if((TCCR3B &(1<<CS31))== 0x00)			// Timer 3 activated?
    15bc:	80 91 91 00 	lds	r24, 0x0091
    15c0:	81 fd       	sbrc	r24, 1
    15c2:	03 c0       	rjmp	.+6      	; 0x15ca <Record_IR_Code+0xe>
	{
		InitTimer3(1);
    15c4:	81 e0       	ldi	r24, 0x01	; 1
    15c6:	0e 94 11 09 	call	0x1222	; 0x1222 <InitTimer3>
	}
	if(irBufferCounter>=507)
    15ca:	80 91 4b 05 	lds	r24, 0x054B
    15ce:	90 91 4c 05 	lds	r25, 0x054C
    15d2:	e0 91 4e 05 	lds	r30, 0x054E
    15d6:	f0 91 4f 05 	lds	r31, 0x054F
    15da:	8b 5f       	subi	r24, 0xFB	; 251
    15dc:	91 40       	sbci	r25, 0x01	; 1
    15de:	f0 f1       	brcs	.+124    	; 0x165c <Record_IR_Code+0xa0>
}

void DEACTIVATE_ICP1()
{
	// Timer1 deactivation
	TCCR1A = 0;
    15e0:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0;
    15e4:	10 92 81 00 	sts	0x0081, r1
	TIMSK1 = 0;
    15e8:	10 92 6f 00 	sts	0x006F, r1
	TIFR1 = 0;
    15ec:	16 ba       	out	0x16, r1	; 22
	}
	if(irBufferCounter>=507)
	{
		DEACTIVATE_ICP1();

		*irPointer 	   = 0xFF;		// End of IR Code
    15ee:	8f ef       	ldi	r24, 0xFF	; 255
    15f0:	80 83       	st	Z, r24
		*(irPointer+1) = 0xFF;		// End of IR Code
    15f2:	e0 91 4e 05 	lds	r30, 0x054E
    15f6:	f0 91 4f 05 	lds	r31, 0x054F
    15fa:	81 83       	std	Z+1, r24	; 0x01
		*(irPointer+2) = 0xFF;		// End of IR Code
    15fc:	e0 91 4e 05 	lds	r30, 0x054E
    1600:	f0 91 4f 05 	lds	r31, 0x054F
    1604:	82 83       	std	Z+2, r24	; 0x02
		InitTimer3(0);
    1606:	80 e0       	ldi	r24, 0x00	; 0
    1608:	0e 94 11 09 	call	0x1222	; 0x1222 <InitTimer3>

		CIM_frame.cim_feature=LIPMOUSE_CIM_FEATURE_SET_IR_MODE;
    160c:	88 e0       	ldi	r24, 0x08	; 8
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	90 93 32 01 	sts	0x0132, r25
    1614:	80 93 31 01 	sts	0x0131, r24
		CIM_frame.reply_code=CMD_REQUEST_WRITE_FEATURE;
    1618:	80 e1       	ldi	r24, 0x10	; 16
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	90 93 34 01 	sts	0x0134, r25
    1620:	80 93 33 01 	sts	0x0133, r24
		autoreply_num++; 
    1624:	80 91 29 01 	lds	r24, 0x0129
    1628:	8f 5f       	subi	r24, 0xFF	; 255
    162a:	80 93 29 01 	sts	0x0129, r24
		    if (autoreply_num==0) autoreply_num=0x80;
    162e:	88 23       	and	r24, r24
    1630:	19 f4       	brne	.+6      	; 0x1638 <Record_IR_Code+0x7c>
    1632:	80 e8       	ldi	r24, 0x80	; 128
    1634:	80 93 29 01 	sts	0x0129, r24
		CIM_frame.serial_number=autoreply_num;
    1638:	80 91 29 01 	lds	r24, 0x0129
    163c:	80 93 30 01 	sts	0x0130, r24
		get_ir_status = 3;						// Record available	
    1640:	83 e0       	ldi	r24, 0x03	; 3
    1642:	80 93 50 05 	sts	0x0550, r24
		CIM_frame.data[0]=get_ir_status;
    1646:	80 93 35 01 	sts	0x0135, r24
		CIM_frame.data_size = 1;
    164a:	81 e0       	ldi	r24, 0x01	; 1
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	90 93 2f 01 	sts	0x012F, r25
    1652:	80 93 2e 01 	sts	0x012E, r24
		reply_DataFrame();				
    1656:	0e 94 aa 01 	call	0x354	; 0x354 <reply_DataFrame>
    165a:	08 95       	ret

	}
	else
	{
		*irPointer = irBufferOverflow;
    165c:	80 91 4d 05 	lds	r24, 0x054D
    1660:	80 83       	st	Z, r24
		*(irPointer+1) = ((TCNT3>>8)&0xFF);
    1662:	80 91 94 00 	lds	r24, 0x0094
    1666:	90 91 95 00 	lds	r25, 0x0095
    166a:	e0 91 4e 05 	lds	r30, 0x054E
    166e:	f0 91 4f 05 	lds	r31, 0x054F
    1672:	91 83       	std	Z+1, r25	; 0x01
		*(irPointer+2) = ((TCNT3)&0xFF);
    1674:	80 91 94 00 	lds	r24, 0x0094
    1678:	90 91 95 00 	lds	r25, 0x0095
    167c:	e0 91 4e 05 	lds	r30, 0x054E
    1680:	f0 91 4f 05 	lds	r31, 0x054F
    1684:	82 83       	std	Z+2, r24	; 0x02
		irPointer+=3;
    1686:	80 91 4e 05 	lds	r24, 0x054E
    168a:	90 91 4f 05 	lds	r25, 0x054F
    168e:	03 96       	adiw	r24, 0x03	; 3
    1690:	90 93 4f 05 	sts	0x054F, r25
    1694:	80 93 4e 05 	sts	0x054E, r24
		irBufferOverflow = 0;
    1698:	10 92 4d 05 	sts	0x054D, r1
		irBufferCounter+=3;
    169c:	80 91 4b 05 	lds	r24, 0x054B
    16a0:	90 91 4c 05 	lds	r25, 0x054C
    16a4:	03 96       	adiw	r24, 0x03	; 3
    16a6:	90 93 4c 05 	sts	0x054C, r25
    16aa:	80 93 4b 05 	sts	0x054B, r24
		TCNT3 = 0;
    16ae:	10 92 95 00 	sts	0x0095, r1
    16b2:	10 92 94 00 	sts	0x0094, r1
    16b6:	08 95       	ret

000016b8 <__vector_16>:
	IR Detection via Input Capture
	
*/

ISR (TIMER1_CAPT_vect)					//  Interrupt at logic change
{
    16b8:	1f 92       	push	r1
    16ba:	0f 92       	push	r0
    16bc:	0f b6       	in	r0, 0x3f	; 63
    16be:	0f 92       	push	r0
    16c0:	0b b6       	in	r0, 0x3b	; 59
    16c2:	0f 92       	push	r0
    16c4:	11 24       	eor	r1, r1
    16c6:	2f 93       	push	r18
    16c8:	3f 93       	push	r19
    16ca:	4f 93       	push	r20
    16cc:	5f 93       	push	r21
    16ce:	6f 93       	push	r22
    16d0:	7f 93       	push	r23
    16d2:	8f 93       	push	r24
    16d4:	9f 93       	push	r25
    16d6:	af 93       	push	r26
    16d8:	bf 93       	push	r27
    16da:	ef 93       	push	r30
    16dc:	ff 93       	push	r31
	Record_IR_Code();	
    16de:	0e 94 de 0a 	call	0x15bc	; 0x15bc <Record_IR_Code>
	TIFR1 = 0;
}

void TOGGLE_ICP1()
{
	cli();
    16e2:	f8 94       	cli
	TCCR1B ^= (1 << ICES1);            // toggle detection (rising falling edge)
    16e4:	e1 e8       	ldi	r30, 0x81	; 129
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	90 e4       	ldi	r25, 0x40	; 64
    16ec:	89 27       	eor	r24, r25
    16ee:	80 83       	st	Z, r24
	sei();
    16f0:	78 94       	sei

ISR (TIMER1_CAPT_vect)					//  Interrupt at logic change
{
	Record_IR_Code();	
	TOGGLE_ICP1();
}
    16f2:	ff 91       	pop	r31
    16f4:	ef 91       	pop	r30
    16f6:	bf 91       	pop	r27
    16f8:	af 91       	pop	r26
    16fa:	9f 91       	pop	r25
    16fc:	8f 91       	pop	r24
    16fe:	7f 91       	pop	r23
    1700:	6f 91       	pop	r22
    1702:	5f 91       	pop	r21
    1704:	4f 91       	pop	r20
    1706:	3f 91       	pop	r19
    1708:	2f 91       	pop	r18
    170a:	0f 90       	pop	r0
    170c:	0b be       	out	0x3b, r0	; 59
    170e:	0f 90       	pop	r0
    1710:	0f be       	out	0x3f, r0	; 63
    1712:	0f 90       	pop	r0
    1714:	1f 90       	pop	r1
    1716:	18 95       	reti

00001718 <_exit>:
    1718:	f8 94       	cli

0000171a <__stop_program>:
    171a:	ff cf       	rjmp	.-2      	; 0x171a <__stop_program>
