;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28-Oct-15 04:36:00 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x03710000  	881
0x0008	0x03550000  	853
0x000C	0x03550000  	853
0x0010	0x03550000  	853
0x0014	0x03550000  	853
0x0018	0x03550000  	853
0x001C	0x03550000  	853
0x0020	0x03550000  	853
0x0024	0x03550000  	853
0x0028	0x03550000  	853
0x002C	0x03550000  	853
0x0030	0x03550000  	853
0x0034	0x03550000  	853
0x0038	0x03550000  	853
0x003C	0x03550000  	853
0x0040	0x03550000  	853
0x0044	0x03550000  	853
0x0048	0x03550000  	853
0x004C	0x03550000  	853
0x0050	0x03550000  	853
0x0054	0x03550000  	853
0x0058	0x03550000  	853
0x005C	0x03550000  	853
0x0060	0x03550000  	853
0x0064	0x03550000  	853
0x0068	0x03550000  	853
0x006C	0x03550000  	853
0x0070	0x03550000  	853
0x0074	0x03550000  	853
0x0078	0x03550000  	853
0x007C	0x03550000  	853
0x0080	0x03550000  	853
0x0084	0x03550000  	853
0x0088	0x03550000  	853
0x008C	0x03550000  	853
0x0090	0x03550000  	853
0x0094	0x03550000  	853
0x0098	0x03550000  	853
0x009C	0x03550000  	853
0x00A0	0x03550000  	853
0x00A4	0x03550000  	853
0x00A8	0x03550000  	853
0x00AC	0x03550000  	853
0x00B0	0x03550000  	853
0x00B4	0x03550000  	853
0x00B8	0x03550000  	853
0x00BC	0x03550000  	853
0x00C0	0x03550000  	853
0x00C4	0x03550000  	853
0x00C8	0x03550000  	853
0x00CC	0x03550000  	853
0x00D0	0x03550000  	853
0x00D4	0x03550000  	853
0x00D8	0x03550000  	853
0x00DC	0x03550000  	853
0x00E0	0x03550000  	853
0x00E4	0x03550000  	853
0x00E8	0x03550000  	853
0x00EC	0x03550000  	853
0x00F0	0x03550000  	853
0x00F4	0x03550000  	853
0x00F8	0x03550000  	853
0x00FC	0x03550000  	853
0x0100	0x03550000  	853
0x0104	0x03550000  	853
0x0108	0x03550000  	853
0x010C	0x03550000  	853
0x0110	0x03550000  	853
0x0114	0x03550000  	853
0x0118	0x03550000  	853
0x011C	0x03550000  	853
0x0120	0x03550000  	853
0x0124	0x03550000  	853
0x0128	0x03550000  	853
0x012C	0x03550000  	853
; end of ____SysVT
_main:
;Ex_9.c, 12 :: 		void main()
0x0370	0xF000F808  BL	900
0x0374	0xF000F87E  BL	1140
0x0378	0xF7FFFFF0  BL	860
;Ex_9.c, 14 :: 		setup();
0x037C	0xF7FFFFC0  BL	_setup+0
;Ex_9.c, 16 :: 		while(1)
L_main0:
;Ex_9.c, 18 :: 		};
0x0380	0xE7FE    B	L_main0
;Ex_9.c, 19 :: 		}
L_end_main:
L__main_end_loop:
0x0382	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0318	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x031A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x031E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0322	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0326	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0328	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x032C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x032E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0330	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0332	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0336	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x033A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x033C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0340	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0342	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0344	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0348	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x034C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x034E	0xB001    ADD	SP, SP, #4
0x0350	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_9.c, 22 :: 		void setup()
0x0300	0xB081    SUB	SP, SP, #4
0x0302	0xF8CDE000  STR	LR, [SP, #0]
;Ex_9.c, 24 :: 		setup_IO();
0x0306	0xF7FFFF13  BL	_setup_IO+0
;Ex_9.c, 25 :: 		setup_TIM2();
0x030A	0xF7FFFF45  BL	_setup_TIM2+0
;Ex_9.c, 26 :: 		}
L_end_setup:
0x030E	0xF8DDE000  LDR	LR, [SP, #0]
0x0312	0xB001    ADD	SP, SP, #4
0x0314	0x4770    BX	LR
; end of _setup
_setup_IO:
;Ex_9.c, 29 :: 		void setup_IO()
;Ex_9.c, 31 :: 		AFIO_enable(true);
0x0130	0x2201    MOVS	R2, #1
0x0132	0x4814    LDR	R0, [PC, #80]
0x0134	0x6002    STR	R2, [R0, #0]
;Ex_9.c, 32 :: 		AFIO_remap(TIM2_not_remapped);
0x0136	0x4814    LDR	R0, [PC, #80]
0x0138	0x6801    LDR	R1, [R0, #0]
0x013A	0x4813    LDR	R0, [PC, #76]
0x013C	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 34 :: 		enable_GPIOA(true);
0x013E	0x4813    LDR	R0, [PC, #76]
0x0140	0x6002    STR	R2, [R0, #0]
;Ex_9.c, 35 :: 		setup_GPIOA(0, digital_input);
0x0142	0x4813    LDR	R0, [PC, #76]
0x0144	0x6801    LDR	R1, [R0, #0]
0x0146	0xF06F000F  MVN	R0, #15
0x014A	0x4001    ANDS	R1, R0
0x014C	0x4810    LDR	R0, [PC, #64]
0x014E	0x6001    STR	R1, [R0, #0]
0x0150	0x480F    LDR	R0, [PC, #60]
0x0152	0x6800    LDR	R0, [R0, #0]
0x0154	0xF0400108  ORR	R1, R0, #8
0x0158	0x480D    LDR	R0, [PC, #52]
0x015A	0x6001    STR	R1, [R0, #0]
L_setup_IO11:
;Ex_9.c, 36 :: 		enable_pull_down_GPIOA(0);
0x015C	0x480D    LDR	R0, [PC, #52]
0x015E	0x6800    LDR	R0, [R0, #0]
0x0160	0xF00001FE  AND	R1, R0, #254
0x0164	0x480B    LDR	R0, [PC, #44]
0x0166	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 37 :: 		setup_GPIOA(1, (AFIO_PP_output | output_mode_high_speed));
0x0168	0x4809    LDR	R0, [PC, #36]
0x016A	0x6800    LDR	R0, [R0, #0]
0x016C	0xF000010F  AND	R1, R0, #15
0x0170	0x4807    LDR	R0, [PC, #28]
0x0172	0x6001    STR	R1, [R0, #0]
0x0174	0x4806    LDR	R0, [PC, #24]
0x0176	0x6800    LDR	R0, [R0, #0]
0x0178	0xF04001B0  ORR	R1, R0, #176
0x017C	0x4804    LDR	R0, [PC, #16]
0x017E	0x6001    STR	R1, [R0, #0]
L_setup_IO24:
;Ex_9.c, 38 :: 		}
L_end_setup_IO:
0x0180	0x4770    BX	LR
0x0182	0xBF00    NOP
0x0184	0x03004242  	RCC_APB2ENRbits+0
0x0188	0x00044001  	AFIO_MAPR+0
0x018C	0x03084242  	RCC_APB2ENRbits+0
0x0190	0x08004001  	GPIOA_CRL+0
0x0194	0x080C4001  	GPIOA_ODR+0
; end of _setup_IO
_setup_TIM2:
;Ex_9.c, 41 :: 		void setup_TIM2()
;Ex_9.c, 43 :: 		enable_TIM2(true);
0x0198	0x2301    MOVS	R3, #1
0x019A	0x4833    LDR	R0, [PC, #204]
0x019C	0x6003    STR	R3, [R0, #0]
;Ex_9.c, 44 :: 		enable_TIM2_counter(false);
0x019E	0x2200    MOVS	R2, #0
0x01A0	0xB252    SXTB	R2, R2
0x01A2	0x4832    LDR	R0, [PC, #200]
0x01A4	0x6002    STR	R2, [R0, #0]
;Ex_9.c, 45 :: 		set_TIM2_counting_direction(up_counting);
0x01A6	0x4832    LDR	R0, [PC, #200]
0x01A8	0x6002    STR	R2, [R0, #0]
;Ex_9.c, 46 :: 		set_TIM2_clock_division(clock_division_tCK_INT);
0x01AA	0x4832    LDR	R0, [PC, #200]
0x01AC	0x6801    LDR	R1, [R0, #0]
0x01AE	0xF46F7040  MVN	R0, #768
0x01B2	0x4001    ANDS	R1, R0
0x01B4	0x482F    LDR	R0, [PC, #188]
0x01B6	0x6001    STR	R1, [R0, #0]
0x01B8	0x482E    LDR	R0, [PC, #184]
0x01BA	0x6801    LDR	R1, [R0, #0]
0x01BC	0x482D    LDR	R0, [PC, #180]
0x01BE	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 47 :: 		set_TIM2_CC1_selection(CC1_input_IC1_on_TI1);
0x01C0	0x482D    LDR	R0, [PC, #180]
0x01C2	0x6801    LDR	R1, [R0, #0]
0x01C4	0xF06F0003  MVN	R0, #3
0x01C8	0x4001    ANDS	R1, R0
0x01CA	0x482B    LDR	R0, [PC, #172]
0x01CC	0x6001    STR	R1, [R0, #0]
0x01CE	0x482A    LDR	R0, [PC, #168]
0x01D0	0x6800    LDR	R0, [R0, #0]
0x01D2	0xF0400101  ORR	R1, R0, #1
0x01D6	0x4828    LDR	R0, [PC, #160]
0x01D8	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 48 :: 		set_TIM2_CC1_state_and_polarity(enable, rising_edge);
0x01DA	0x4828    LDR	R0, [PC, #160]
0x01DC	0x6003    STR	R3, [R0, #0]
0x01DE	0x4828    LDR	R0, [PC, #160]
0x01E0	0x6002    STR	R2, [R0, #0]
;Ex_9.c, 49 :: 		set_TIM2_CC2_selection(CC2_output);
0x01E2	0x4825    LDR	R0, [PC, #148]
0x01E4	0x6801    LDR	R1, [R0, #0]
0x01E6	0xF46F7040  MVN	R0, #768
0x01EA	0x4001    ANDS	R1, R0
0x01EC	0x4822    LDR	R0, [PC, #136]
0x01EE	0x6001    STR	R1, [R0, #0]
0x01F0	0x4821    LDR	R0, [PC, #132]
0x01F2	0x6801    LDR	R1, [R0, #0]
0x01F4	0x4820    LDR	R0, [PC, #128]
0x01F6	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 50 :: 		set_TIM2_CC2_state_and_polarity(enable, active_high);
0x01F8	0x4822    LDR	R0, [PC, #136]
0x01FA	0x6003    STR	R3, [R0, #0]
0x01FC	0x4822    LDR	R0, [PC, #136]
0x01FE	0x6002    STR	R2, [R0, #0]
;Ex_9.c, 51 :: 		set_TIM2_OC2_compare_mode(PWM_mode_2);
0x0200	0x481D    LDR	R0, [PC, #116]
0x0202	0x6801    LDR	R1, [R0, #0]
0x0204	0xF46F40E0  MVN	R0, #28672
0x0208	0x4001    ANDS	R1, R0
0x020A	0x481B    LDR	R0, [PC, #108]
0x020C	0x6001    STR	R1, [R0, #0]
0x020E	0x481A    LDR	R0, [PC, #104]
0x0210	0x6800    LDR	R0, [R0, #0]
0x0212	0xF44041E0  ORR	R1, R0, #28672
0x0216	0x4818    LDR	R0, [PC, #96]
0x0218	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 52 :: 		set_TIM2_trigger_source(Filtered_Timer_Input_1);
0x021A	0x481C    LDR	R0, [PC, #112]
0x021C	0x6801    LDR	R1, [R0, #0]
0x021E	0xF06F0070  MVN	R0, #112
0x0222	0x4001    ANDS	R1, R0
0x0224	0x4819    LDR	R0, [PC, #100]
0x0226	0x6001    STR	R1, [R0, #0]
0x0228	0x4818    LDR	R0, [PC, #96]
0x022A	0x6800    LDR	R0, [R0, #0]
0x022C	0xF0400150  ORR	R1, R0, #80
0x0230	0x4816    LDR	R0, [PC, #88]
0x0232	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 53 :: 		set_TIM2_slave_selection(trigger_mode);
0x0234	0x4815    LDR	R0, [PC, #84]
0x0236	0x6801    LDR	R1, [R0, #0]
0x0238	0xF06F0007  MVN	R0, #7
0x023C	0x4001    ANDS	R1, R0
0x023E	0x4813    LDR	R0, [PC, #76]
0x0240	0x6001    STR	R1, [R0, #0]
0x0242	0x4812    LDR	R0, [PC, #72]
0x0244	0x6800    LDR	R0, [R0, #0]
0x0246	0xF0400106  ORR	R1, R0, #6
0x024A	0x4810    LDR	R0, [PC, #64]
0x024C	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 54 :: 		TIM2_ARR = 60000;
0x024E	0xF64E2160  MOVW	R1, #60000
0x0252	0x480F    LDR	R0, [PC, #60]
0x0254	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 55 :: 		TIM2_PSC = 0x0000;
0x0256	0x2100    MOVS	R1, #0
0x0258	0x480E    LDR	R0, [PC, #56]
0x025A	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 56 :: 		TIM2_CCR2 = 20;
0x025C	0x2114    MOVS	R1, #20
0x025E	0x480E    LDR	R0, [PC, #56]
0x0260	0x6001    STR	R1, [R0, #0]
;Ex_9.c, 57 :: 		enable_TIM2_counter(true);
0x0262	0x4802    LDR	R0, [PC, #8]
0x0264	0x6003    STR	R3, [R0, #0]
;Ex_9.c, 58 :: 		}
L_end_setup_TIM2:
0x0266	0x4770    BX	LR
0x0268	0x03804242  	RCC_APB1ENRbits+0
0x026C	0x00004200  	TIM2_CR1bits+0
0x0270	0x00104200  	TIM2_CR1bits+0
0x0274	0x00004000  	TIM2_CR1+0
0x0278	0x00184000  	TIM2_CCMR1_Output+0
0x027C	0x04004200  	TIM2_CCERbits+0
0x0280	0x04044200  	TIM2_CCERbits+0
0x0284	0x04104200  	TIM2_CCERbits+0
0x0288	0x04144200  	TIM2_CCERbits+0
0x028C	0x00084000  	TIM2_SMCR+0
0x0290	0x002C4000  	TIM2_ARR+0
0x0294	0x00284000  	TIM2_PSC+0
0x0298	0x00384000  	TIM2_CCR2+0
; end of _setup_TIM2
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x029C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x029E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x02A2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x02A6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x02AA	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x02AC	0xB001    ADD	SP, SP, #4
0x02AE	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0384	0xB082    SUB	SP, SP, #8
0x0386	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x038A	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x038C	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x038E	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0390	0xF64B3080  MOVW	R0, #48000
0x0394	0x4281    CMP	R1, R0
0x0396	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0398	0x4832    LDR	R0, [PC, #200]
0x039A	0x6800    LDR	R0, [R0, #0]
0x039C	0xF0400102  ORR	R1, R0, #2
0x03A0	0x4830    LDR	R0, [PC, #192]
0x03A2	0x6001    STR	R1, [R0, #0]
0x03A4	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03A6	0xF64550C0  MOVW	R0, #24000
0x03AA	0x4281    CMP	R1, R0
0x03AC	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x03AE	0x482D    LDR	R0, [PC, #180]
0x03B0	0x6800    LDR	R0, [R0, #0]
0x03B2	0xF0400101  ORR	R1, R0, #1
0x03B6	0x482B    LDR	R0, [PC, #172]
0x03B8	0x6001    STR	R1, [R0, #0]
0x03BA	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x03BC	0x4829    LDR	R0, [PC, #164]
0x03BE	0x6801    LDR	R1, [R0, #0]
0x03C0	0xF06F0007  MVN	R0, #7
0x03C4	0x4001    ANDS	R1, R0
0x03C6	0x4827    LDR	R0, [PC, #156]
0x03C8	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x03CA	0xF7FFFF71  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x03CE	0x4826    LDR	R0, [PC, #152]
0x03D0	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x03D2	0x4826    LDR	R0, [PC, #152]
0x03D4	0xEA020100  AND	R1, R2, R0, LSL #0
0x03D8	0x4825    LDR	R0, [PC, #148]
0x03DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x03DC	0xF0020001  AND	R0, R2, #1
0x03E0	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03E2	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03E4	0x4822    LDR	R0, [PC, #136]
0x03E6	0x6800    LDR	R0, [R0, #0]
0x03E8	0xF0000002  AND	R0, R0, #2
0x03EC	0x2800    CMP	R0, #0
0x03EE	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x03F0	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x03F2	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x03F4	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03F6	0xF4023080  AND	R0, R2, #65536
0x03FA	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x03FC	0x481C    LDR	R0, [PC, #112]
0x03FE	0x6800    LDR	R0, [R0, #0]
0x0400	0xF4003000  AND	R0, R0, #131072
0x0404	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0406	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0408	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x040A	0x460A    MOV	R2, R1
0x040C	0x9901    LDR	R1, [SP, #4]
0x040E	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0410	0x9101    STR	R1, [SP, #4]
0x0412	0x4611    MOV	R1, R2
0x0414	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0416	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x041A	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x041C	0x4814    LDR	R0, [PC, #80]
0x041E	0x6800    LDR	R0, [R0, #0]
0x0420	0xF0407180  ORR	R1, R0, #16777216
0x0424	0x4812    LDR	R0, [PC, #72]
0x0426	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0428	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x042A	0x4811    LDR	R0, [PC, #68]
0x042C	0x6800    LDR	R0, [R0, #0]
0x042E	0xF0007000  AND	R0, R0, #33554432
0x0432	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0434	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0436	0x460A    MOV	R2, R1
0x0438	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x043A	0x480B    LDR	R0, [PC, #44]
0x043C	0x6800    LDR	R0, [R0, #0]
0x043E	0xF000010C  AND	R1, R0, #12
0x0442	0x0090    LSLS	R0, R2, #2
0x0444	0xF000000C  AND	R0, R0, #12
0x0448	0x4281    CMP	R1, R0
0x044A	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x044C	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x044E	0xF8DDE000  LDR	LR, [SP, #0]
0x0452	0xB002    ADD	SP, SP, #8
0x0454	0x4770    BX	LR
0x0456	0xBF00    NOP
0x0458	0x00810109  	#17367169
0x045C	0xC402001D  	#1950722
0x0460	0x19400001  	#72000
0x0464	0x20004002  	FLASH_ACR+0
0x0468	0x10044002  	RCC_CFGR+0
0x046C	0xFFFF000F  	#1048575
0x0470	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x02B0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x02B2	0x480F    LDR	R0, [PC, #60]
0x02B4	0x6800    LDR	R0, [R0, #0]
0x02B6	0xF0400101  ORR	R1, R0, #1
0x02BA	0x480D    LDR	R0, [PC, #52]
0x02BC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x02BE	0x490D    LDR	R1, [PC, #52]
0x02C0	0x480D    LDR	R0, [PC, #52]
0x02C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x02C4	0x480A    LDR	R0, [PC, #40]
0x02C6	0x6801    LDR	R1, [R0, #0]
0x02C8	0x480C    LDR	R0, [PC, #48]
0x02CA	0x4001    ANDS	R1, R0
0x02CC	0x4808    LDR	R0, [PC, #32]
0x02CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x02D0	0x4807    LDR	R0, [PC, #28]
0x02D2	0x6801    LDR	R1, [R0, #0]
0x02D4	0xF46F2080  MVN	R0, #262144
0x02D8	0x4001    ANDS	R1, R0
0x02DA	0x4805    LDR	R0, [PC, #20]
0x02DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x02DE	0x4806    LDR	R0, [PC, #24]
0x02E0	0x6801    LDR	R1, [R0, #0]
0x02E2	0xF46F00FE  MVN	R0, #8323072
0x02E6	0x4001    ANDS	R1, R0
0x02E8	0x4803    LDR	R0, [PC, #12]
0x02EA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x02EC	0xB001    ADD	SP, SP, #4
0x02EE	0x4770    BX	LR
0x02F0	0x10004002  	RCC_CR+0
0x02F4	0x0000F8FF  	#-117506048
0x02F8	0x10044002  	RCC_CFGR+0
0x02FC	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x035C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x035E	0x4902    LDR	R1, [PC, #8]
0x0360	0x4802    LDR	R0, [PC, #8]
0x0362	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0364	0xB001    ADD	SP, SP, #4
0x0366	0x4770    BX	LR
0x0368	0x19400001  	#72000
0x036C	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0354	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0356	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0358	0xB001    ADD	SP, SP, #4
0x035A	0x4770    BX	LR
; end of ___GenExcept
0x0474	0xB500    PUSH	(R14)
0x0476	0xF8DFB010  LDR	R11, [PC, #16]
0x047A	0xF8DFA010  LDR	R10, [PC, #16]
0x047E	0xF7FFFF4B  BL	792
0x0482	0xBD00    POP	(R15)
0x0484	0x4770    BX	LR
0x0486	0xBF00    NOP
0x0488	0x00002000  	#536870912
0x048C	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [104]    _setup_IO
0x0198     [260]    _setup_TIM2
0x029C      [20]    ___CC2DW
0x02B0      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0300      [22]    _setup
0x0318      [58]    ___FillZeros
0x0354       [8]    ___GenExcept
0x035C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0370      [20]    _main
0x0384     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
