Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Feb 20 21:32:40 2021
| Host         : pop-os running 64-bit Pop!_OS 20.10
| Command      : report_timing_summary -max_paths 10 -file gamecat_timing_summary_routed.rpt -pb gamecat_timing_summary_routed.pb -rpx gamecat_timing_summary_routed.rpx -warn_on_violation
| Design       : gamecat
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.606        0.000                      0                   19        0.260        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.606        0.000                      0                   19        0.260        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.116ns  (logic 0.707ns (22.692%)  route 2.409ns (77.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 19.883 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.415    13.298    address_active[15]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  address_active_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.511    19.883    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  address_active_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.142    
                         clock uncertainty           -0.035    20.106    
    SLICE_X0Y19          FDRE (Setup_fdre_C_CE)      -0.202    19.904    address_active_reg[3]
  -------------------------------------------------------------------
                         required time                         19.904    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.973ns  (logic 0.707ns (23.784%)  route 2.266ns (76.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 19.882 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.272    13.155    address_active[15]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  address_active_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.510    19.882    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  address_active_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.141    
                         clock uncertainty           -0.035    20.105    
    SLICE_X0Y21          FDRE (Setup_fdre_C_CE)      -0.202    19.903    address_active_reg[1]
  -------------------------------------------------------------------
                         required time                         19.903    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.973ns  (logic 0.707ns (23.784%)  route 2.266ns (76.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 19.882 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.272    13.155    address_active[15]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  address_active_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.510    19.882    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  address_active_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.141    
                         clock uncertainty           -0.035    20.105    
    SLICE_X0Y21          FDRE (Setup_fdre_C_CE)      -0.202    19.903    address_active_reg[6]
  -------------------------------------------------------------------
                         required time                         19.903    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.973ns  (logic 0.707ns (23.784%)  route 2.266ns (76.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 19.882 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.272    13.155    address_active[15]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  address_active_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.510    19.882    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  address_active_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.141    
                         clock uncertainty           -0.035    20.105    
    SLICE_X0Y21          FDRE (Setup_fdre_C_CE)      -0.202    19.903    address_active_reg[7]
  -------------------------------------------------------------------
                         required time                         19.903    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.819ns  (logic 0.707ns (25.076%)  route 2.112ns (74.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 19.879 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.119    13.002    address_active[15]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  address_active_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    19.879    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  address_active_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.138    
                         clock uncertainty           -0.035    20.102    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.202    19.900    address_active_reg[8]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.683ns  (logic 0.707ns (26.348%)  route 1.976ns (73.652%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 19.889 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.983    12.866    address_active[15]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  address_active_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    19.889    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  address_active_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.162    
                         clock uncertainty           -0.035    20.126    
    SLICE_X0Y36          FDRE (Setup_fdre_C_CE)      -0.202    19.924    address_active_reg[13]
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.543ns  (logic 0.707ns (27.807%)  route 1.836ns (72.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 19.889 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.842    12.725    address_active[15]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  address_active_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    19.889    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  address_active_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.162    
                         clock uncertainty           -0.035    20.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_CE)      -0.202    19.924    address_active_reg[10]
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.543ns  (logic 0.707ns (27.807%)  route 1.836ns (72.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 19.889 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.842    12.725    address_active[15]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  address_active_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    19.889    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  address_active_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.162    
                         clock uncertainty           -0.035    20.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_CE)      -0.202    19.924    address_active_reg[12]
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.543ns  (logic 0.707ns (27.807%)  route 1.836ns (72.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 19.889 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.842    12.725    address_active[15]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  address_active_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    19.889    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  address_active_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.162    
                         clock uncertainty           -0.035    20.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_CE)      -0.202    19.924    address_active_reg[15]
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 readLow_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.492ns  (logic 0.707ns (28.376%)  route 1.785ns (71.624%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 19.880 - 15.000 ) 
    Source Clock Delay      (SCD):    5.183ns = ( 10.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631    10.183    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.459    10.642 f  readLow_reg/Q
                         net (fo=2, routed)           0.695    11.337    readLow_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124    11.461 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.298    11.759    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124    11.883 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.791    12.674    address_active[15]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  address_active_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    19.880    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  address_active_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.153    
                         clock uncertainty           -0.035    20.117    
    SLICE_X0Y27          FDRE (Setup_fdre_C_CE)      -0.202    19.915    address_active_reg[9]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  7.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readHigh_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.352%)  route 0.167ns (46.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 7.018 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 r  readHigh_reg/Q
                         net (fo=2, routed)           0.167     6.817    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.045     6.862 r  readHigh_i_1/O
                         net (fo=1, routed)           0.000     6.862    readHigh_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     7.018    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.098     6.602    readHigh_reg
  -------------------------------------------------------------------
                         required time                         -6.602    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 step_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readLow_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.420ns  (logic 0.191ns (45.451%)  route 0.229ns (54.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 7.018 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  step_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 r  step_reg/Q
                         net (fo=4, routed)           0.229     6.880    step
    SLICE_X1Y32          LUT6 (Prop_lut6_I2_O)        0.045     6.925 r  readLow_i_1/O
                         net (fo=1, routed)           0.000     6.925    readLow_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  readLow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     7.018    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readLow_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.099     6.603    readLow_reg
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.925    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 step_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.422ns  (logic 0.191ns (45.260%)  route 0.231ns (54.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 7.018 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  step_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 r  step_reg/Q
                         net (fo=4, routed)           0.231     6.881    step
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.045     6.926 r  step_i_1/O
                         net (fo=1, routed)           0.000     6.926    step_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     7.018    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  step_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.099     6.603    step_reg
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.926    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.236ns (36.967%)  route 0.402ns (63.033%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 7.016 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.178     7.143    address_active[15]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  address_active_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     7.016    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  address_active_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.516    
    SLICE_X0Y30          FDRE (Hold_fdre_C_CE)       -0.032     6.484    address_active_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.640ns  (logic 0.236ns (36.873%)  route 0.404ns (63.127%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 7.017 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.180     7.144    address_active[15]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  address_active_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     7.017    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  address_active_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.517    
    SLICE_X0Y31          FDRE (Hold_fdre_C_CE)       -0.032     6.485    address_active_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.640ns  (logic 0.236ns (36.873%)  route 0.404ns (63.127%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 7.017 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.180     7.144    address_active[15]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  address_active_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     7.017    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  address_active_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.517    
    SLICE_X0Y31          FDRE (Hold_fdre_C_CE)       -0.032     6.485    address_active_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.719ns  (logic 0.236ns (32.813%)  route 0.483ns (67.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.019 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.259     7.224    address_active[15]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  address_active_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     7.019    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  address_active_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.519    
    SLICE_X0Y33          FDRE (Hold_fdre_C_CE)       -0.032     6.487    address_active_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.487    
                         arrival time                           7.224    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.719ns  (logic 0.236ns (32.813%)  route 0.483ns (67.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.019 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.259     7.224    address_active[15]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  address_active_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     7.019    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  address_active_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.519    
    SLICE_X0Y33          FDRE (Hold_fdre_C_CE)       -0.032     6.487    address_active_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.487    
                         arrival time                           7.224    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.569%)  route 0.489ns (67.431%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 7.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.264     7.229    address_active[15]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  address_active_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.862     7.020    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  address_active_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.520    
    SLICE_X0Y34          FDRE (Hold_fdre_C_CE)       -0.032     6.488    address_active_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.488    
                         arrival time                           7.229    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 readHigh_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.762ns  (logic 0.236ns (30.991%)  route 0.526ns (69.009%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 7.013 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     6.504    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  readHigh_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.146     6.650 f  readHigh_reg/Q
                         net (fo=2, routed)           0.123     6.774    readHigh_reg_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     6.819 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.101     6.920    address_active[15]_i_3_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     6.965 r  address_active[15]_i_1/O
                         net (fo=16, routed)          0.301     7.266    address_active[15]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  address_active_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     7.013    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  address_active_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.513    
    SLICE_X0Y27          FDRE (Hold_fdre_C_CE)       -0.032     6.481    address_active_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.481    
                         arrival time                           7.266    
  -------------------------------------------------------------------
                         slack                                  0.785    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30     address_active_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     address_active_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     address_active_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     address_active_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     address_active_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     address_active_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     address_active_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     address_active_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     address_active_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     address_active_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     address_active_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34     address_active_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     address_active_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     address_active_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     address_active_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     address_active_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     readHigh_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     readLow_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     step_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     address_active_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     address_active_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     address_active_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     address_active_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     readHigh_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     readLow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     step_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30     address_active_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     address_active_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     address_active_reg[14]/C



