{"files":[{"patch":"@@ -245,1 +245,1 @@\n-reg_def V1    ( SOC, SOC, Op_VecA, 1,  v1->as_VMReg() \t        );\n+reg_def V1    ( SOC, SOC, Op_VecA, 1,  v1->as_VMReg()           );\n@@ -265,1 +265,1 @@\n-reg_def V5    ( SOC, SOC, Op_VecA, 5,  v5->as_VMReg() \t        );\n+reg_def V5    ( SOC, SOC, Op_VecA, 5,  v5->as_VMReg()           );\n@@ -275,1 +275,1 @@\n-reg_def V7    ( SOC, SOC, Op_VecA, 7,  v7->as_VMReg() \t        );\n+reg_def V7    ( SOC, SOC, Op_VecA, 7,  v7->as_VMReg()           );\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"}]}