---
title: Very-Large-Scale Integration with Cadence
date: 2019-08-05 01:32:50
tags:
cover_index: https://www.dropbox.com/s/zi77v27doiwdc43/thumb-vlsi.jpg?raw=1"
---
<p>
In the Very-Large-Scale Integration unit, I have had the chance to use the Cadence design environment and the Virtuoso tool set for full-custom IC design based on the Cadence tool set and the 0.35 um CMOS process from AMS. 
</p>

<h1 style="color:#7ecaf6;" class="fas fa-briefcase"> Circuit Design using Schematic Entry </h1>
<li>
Create circuit-level schematics using transistors and passives and carry out transient simulations
</li>
<li>
Observing the difference between simulated and calculated values for high-to-low and low-to-high transcient delay, which can be accounted for as the calculation did not consider the internal node capacitance.
</li>

<br>
<br>
<br>
<br>
<h1 style="color:#7ecaf6;" class="fas fa-briefcase"> Layout </h1>
<li>
Construct the layout for a inverter cell(as shown in the fig) and  a two-input NOR(NOR2) gate.
</li>
<li>
Use of Cadence Layout XL tool.
</li>
<li>
Minimize NOR2 layout with diffusion sharing techniques. (e.g. Share diffusion regions for PMOS FETs and Share diffusion regions for NMOS FETs)
</li>
<br>
<img src="https://www.dropbox.com/s/xazm93c32fog7jq/vlsi-invlayout.png?raw=1" width="240" height="375">
<img src="https://www.dropbox.com/s/d0gc270i7umlc35/vlsi-layout.png?raw=1" width="540" height="375">

<br>
<br>
<br>
<br>
<h1 style="color:#7ecaf6;" class="fas fa-briefcase"> Advanced Simulation and Verification Techniques </h1>
<li>
Build a parameterised cell and simulate it
</li>
<li>
Run parametric analyses and sweeps
</li>
<li>
Quantify effect of parametric variations through corner analyses and Monte Carlo simulations(as shown in the figure)
</li>
<br>
<img src="https://www.dropbox.com/s/pnk7ru8jo3bfpvl/vlsi-MonteCarlo.png?raw=1" width="600" height="350">

<br>
<br>
<br>
<br>
<h1 style="color:#7ecaf6;" class="fas fa-briefcase"> Tasks in Chip Assembly </h1>
<li>Design of input and output pads, guard rings, and input/output circuits</li>

<br>
<br>
<br>
<h3>Key Skills developed:<h3>
<button>#Cadence Virtuoso</button>  <button>#ARMS</button> <button>#IC Design</button>  
<br>
<br>
<button>#Design and Verification</button> <button>#Chips Layout</button> <button>#VLSI</button> 
<br>
<br>
<button>#Hardware</button> <button>Digital Electronics</button>