#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x55558db350 .scope module, "Mux21" "Mux21" 2 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /INPUT 1 "sel";
o0x7ff7b1a168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55558da760 .functor NOT 1, o0x7ff7b1a168, C4<0>, C4<0>, C4<0>;
L_0x55558da920 .functor AND 1, L_0x55558da760, L_0x55558ff320, C4<1>, C4<1>;
L_0x55558daae0 .functor AND 1, o0x7ff7b1a168, L_0x55558ff490, C4<1>, C4<1>;
L_0x55558daf10 .functor OR 1, L_0x55558da920, L_0x55558daae0, C4<0>, C4<0>;
v0x55558da880_0 .net *"_ivl_1", 0 0, L_0x55558ff320;  1 drivers
v0x55558daa40_0 .net *"_ivl_3", 0 0, L_0x55558ff490;  1 drivers
v0x55558dac00_0 .net "a0", 0 0, L_0x55558da920;  1 drivers
v0x55558db0b0_0 .net "a1", 0 0, L_0x55558daae0;  1 drivers
o0x7ff7b1a0d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55558db270_0 .net "in", 1 0, o0x7ff7b1a0d8;  0 drivers
v0x55558d9450_0 .net "out", 0 0, L_0x55558daf10;  1 drivers
v0x55558d4790_0 .net "s_inv", 0 0, L_0x55558da760;  1 drivers
v0x55558f77e0_0 .net "sel", 0 0, o0x7ff7b1a168;  0 drivers
L_0x55558ff320 .part o0x7ff7b1a0d8, 0, 1;
L_0x55558ff490 .part o0x7ff7b1a0d8, 1, 1;
S_0x555587cfd0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 3 7;
 .timescale -9 -12;
v0x55558fed10_0 .var "CLK", 0 0;
v0x55558fedd0_0 .net "MemtoRegOut", 63 0, L_0x5555910930;  1 drivers
v0x55558feee0_0 .var "Reset_L", 0 0;
v0x55558fef80_0 .net "currentPC", 63 0, v0x55558fda00_0;  1 drivers
v0x55558ff020_0 .var "passed", 7 0;
v0x55558ff130_0 .var "startPC", 63 0;
v0x55558ff1f0_0 .var "watchdog", 15 0;
E_0x5555842890 .event edge, v0x55558ff1f0_0;
S_0x55558f7940 .scope task, "allPassed" "allPassed" 3 26, 3 26 0, S_0x555587cfd0;
 .timescale -9 -12;
v0x55558f7b40_0 .var "numTests", 7 0;
v0x55558f7c40_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x55558f7c40_0;
    %load/vec4 v0x55558f7b40_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 3 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 3 31 "$display", "Some tests failed: %d of %d passed", v0x55558f7c40_0, v0x55558f7b40_0 {0 0 0};
T_0.1 ;
    %end;
S_0x55558f7d20 .scope task, "passTest" "passTest" 3 17, 3 17 0, S_0x555587cfd0;
 .timescale -9 -12;
v0x55558f7f20_0 .var "actualOut", 63 0;
v0x55558f8000_0 .var "expectedOut", 63 0;
v0x55558f80e0_0 .var "passed", 7 0;
v0x55558f81a0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x55558f7f20_0;
    %load/vec4 v0x55558f8000_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 3 22 "$display", "%s passed", v0x55558f81a0_0 {0 0 0};
    %load/vec4 v0x55558f80e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55558f80e0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 23 "$display", "%s failed: 0x%x should be 0x%x", v0x55558f81a0_0, v0x55558f7f20_0, v0x55558f8000_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55558f8280 .scope module, "uut" "singlecycle" 3 46, 4 1 0, S_0x555587cfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x55558fd2a0_0 .net "CLK", 0 0, v0x55558fed10_0;  1 drivers
v0x55558fd390_0 .net "MemtoRegOut", 63 0, L_0x5555910930;  alias, 1 drivers
v0x55558fd450_0 .net *"_ivl_5", 4 0, L_0x55558ff8d0;  1 drivers
v0x55558fd520_0 .net *"_ivl_7", 4 0, L_0x55558ff970;  1 drivers
v0x55558fd600_0 .net "aluctrl", 3 0, v0x55558f8fb0_0;  1 drivers
v0x55558fd760_0 .net "aluout", 63 0, v0x55558f8a20_0;  1 drivers
v0x55558fd870_0 .net "alusrc", 0 0, v0x55558f9090_0;  1 drivers
v0x55558fd910_0 .net "branch", 0 0, v0x55558f9130_0;  1 drivers
v0x55558fda00_0 .var "currentpc", 63 0;
v0x55558fdaa0_0 .net "extimm", 63 0, v0x55558fcf70_0;  1 drivers
v0x55558fdbb0_0 .net "instruction", 31 0, v0x55558fab80_0;  1 drivers
v0x55558fdc70_0 .net "mem2reg", 0 0, v0x55558f9200_0;  1 drivers
v0x55558fdd10_0 .net "memread", 0 0, v0x55558f92c0_0;  1 drivers
v0x55558fde00_0 .net "memwrite", 0 0, v0x55558f93d0_0;  1 drivers
v0x55558fdef0_0 .net "nextpc", 63 0, L_0x55558db150;  1 drivers
v0x55558fdf90_0 .net "opcode", 10 0, L_0x55558ffbd0;  1 drivers
v0x55558fe030_0 .net "rb", 63 0, L_0x55558ffda0;  1 drivers
v0x55558fe1e0_0 .net "rd", 4 0, L_0x55558ff6a0;  1 drivers
v0x55558fe280_0 .net "readOut", 63 0, v0x55558fa400_0;  1 drivers
v0x55558fe320_0 .net "reg2loc", 0 0, v0x55558f9570_0;  1 drivers
v0x55558fe3f0_0 .net "regoutA", 63 0, L_0x5555910210;  1 drivers
v0x55558fe4e0_0 .net "regoutB", 63 0, L_0x55559106b0;  1 drivers
v0x55558fe5d0_0 .net "regwrite", 0 0, v0x55558f9630_0;  1 drivers
v0x55558fe6c0_0 .net "resetl", 0 0, v0x55558feee0_0;  1 drivers
v0x55558fe760_0 .net "rm", 4 0, L_0x55558ff7e0;  1 drivers
v0x55558fe820_0 .net "rn", 4 0, L_0x55558ffa40;  1 drivers
v0x55558fe8c0_0 .net "signop", 2 0, v0x55558f96f0_0;  1 drivers
v0x55558fe9b0_0 .net "startpc", 63 0, v0x55558ff130_0;  1 drivers
v0x55558fea90_0 .net "uncond_branch", 0 0, v0x55558f97d0_0;  1 drivers
v0x55558feb80_0 .net "zero", 0 0, L_0x5555910840;  1 drivers
L_0x55558ff6a0 .part v0x55558fab80_0, 0, 5;
L_0x55558ff7e0 .part v0x55558fab80_0, 5, 5;
L_0x55558ff8d0 .part v0x55558fab80_0, 0, 5;
L_0x55558ff970 .part v0x55558fab80_0, 16, 5;
L_0x55558ffa40 .functor MUXZ 5, L_0x55558ff970, L_0x55558ff8d0, v0x55558f9570_0, C4<>;
L_0x55558ffbd0 .part v0x55558fab80_0, 21, 11;
L_0x55558ffd00 .part v0x55558fab80_0, 0, 26;
L_0x55558ffda0 .functor MUXZ 64, L_0x55559106b0, v0x55558fcf70_0, v0x55558f9090_0, C4<>;
L_0x5555910930 .functor MUXZ 64, v0x55558f8a20_0, v0x55558fa400_0, v0x55558f9200_0, C4<>;
S_0x55558f84e0 .scope module, "alu" "ALU" 4 114, 5 10 0, S_0x55558f8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x55558f8780_0 .net "ALUCtrl", 3 0, v0x55558f8fb0_0;  alias, 1 drivers
v0x55558f8880_0 .net "BusA", 63 0, L_0x5555910210;  alias, 1 drivers
v0x55558f8960_0 .net "BusB", 63 0, L_0x55558ffda0;  alias, 1 drivers
v0x55558f8a20_0 .var "BusW", 63 0;
v0x55558f8b00_0 .net "Zero", 0 0, L_0x5555910840;  alias, 1 drivers
L_0x7ff7ad11c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55558f8c10_0 .net/2u *"_ivl_0", 63 0, L_0x7ff7ad11c8;  1 drivers
E_0x555587a0f0 .event edge, v0x55558f8960_0, v0x55558f8880_0, v0x55558f8780_0;
L_0x5555910840 .cmp/eq 64, v0x55558f8a20_0, L_0x7ff7ad11c8;
S_0x55558f8d90 .scope module, "control" "control" 4 68, 6 17 0, S_0x55558f8280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x55558f8fb0_0 .var "aluop", 3 0;
v0x55558f9090_0 .var "alusrc", 0 0;
v0x55558f9130_0 .var "branch", 0 0;
v0x55558f9200_0 .var "mem2reg", 0 0;
v0x55558f92c0_0 .var "memread", 0 0;
v0x55558f93d0_0 .var "memwrite", 0 0;
v0x55558f9490_0 .net "opcode", 10 0, L_0x55558ffbd0;  alias, 1 drivers
v0x55558f9570_0 .var "reg2loc", 0 0;
v0x55558f9630_0 .var "regwrite", 0 0;
v0x55558f96f0_0 .var "signop", 2 0;
v0x55558f97d0_0 .var "uncond_branch", 0 0;
E_0x55558426a0 .event edge, v0x55558f9490_0;
S_0x55558f9a50 .scope module, "dm" "DataMemory" 4 122, 7 5 0, S_0x55558f8280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x55558fa080_0 .net "Address", 63 0, v0x55558f8a20_0;  alias, 1 drivers
v0x55558fa190_0 .net "Clock", 0 0, v0x55558fed10_0;  alias, 1 drivers
v0x55558fa230_0 .net "MemoryRead", 0 0, v0x55558f92c0_0;  alias, 1 drivers
v0x55558fa330_0 .net "MemoryWrite", 0 0, v0x55558f93d0_0;  alias, 1 drivers
v0x55558fa400_0 .var "ReadData", 63 0;
v0x55558fa4f0_0 .net "WriteData", 63 0, L_0x55559106b0;  alias, 1 drivers
v0x55558fa5b0 .array "memBank", 0 1023, 7 0;
E_0x5555865080 .event posedge, v0x55558fa190_0;
S_0x55558f9ca0 .scope task, "initset" "initset" 7 16, 7 16 0, S_0x55558f9a50;
 .timescale -9 -12;
v0x55558f9ea0_0 .var "addr", 63 0;
v0x55558f9fa0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dm.initset ;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x55558f9ea0_0;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %load/vec4 v0x55558f9fa0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55558f9ea0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55558fa5b0, 4, 0;
    %end;
S_0x55558fa730 .scope module, "imem" "InstructionMemory" 4 63, 8 11 0, S_0x55558f8280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x55558da230 .param/l "MemSize" 0 8 13, +C4<00000000000000000000000000101000>;
P_0x55558da270 .param/l "T_rd" 0 8 12, +C4<00000000000000000000000000010100>;
v0x55558faa80_0 .net "Address", 63 0, v0x55558fda00_0;  alias, 1 drivers
v0x55558fab80_0 .var "Data", 31 0;
E_0x55558faa00 .event edge, v0x55558faa80_0;
S_0x55558facc0 .scope module, "mrf" "MiniRegisterFile" 4 102, 9 1 0, S_0x55558f8280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x55558fb070_0 .net "BusA", 63 0, L_0x5555910210;  alias, 1 drivers
v0x55558fb150_0 .net "BusB", 63 0, L_0x55559106b0;  alias, 1 drivers
v0x55558fb220_0 .net "BusW", 63 0, L_0x5555910930;  alias, 1 drivers
v0x55558fb2f0_0 .net "Clk", 0 0, v0x55558fed10_0;  alias, 1 drivers
v0x55558fb3c0_0 .net "RA", 4 0, L_0x55558ff7e0;  alias, 1 drivers
v0x55558fb4d0_0 .net "RB", 4 0, L_0x55558ffa40;  alias, 1 drivers
v0x55558fb5b0_0 .net "RW", 4 0, L_0x55558ff6a0;  alias, 1 drivers
v0x55558fb690_0 .net "RegWr", 0 0, v0x55558f9630_0;  alias, 1 drivers
L_0x7ff7ad1018 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55558fb730_0 .net/2u *"_ivl_0", 4 0, L_0x7ff7ad1018;  1 drivers
L_0x7ff7ad10a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55558fb7f0_0 .net/2u *"_ivl_10", 63 0, L_0x7ff7ad10a8;  1 drivers
L_0x7ff7ad10f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55558fb8d0_0 .net/2u *"_ivl_14", 4 0, L_0x7ff7ad10f0;  1 drivers
v0x55558fb9b0_0 .net *"_ivl_16", 0 0, L_0x55559103a0;  1 drivers
v0x55558fba70_0 .net *"_ivl_18", 63 0, L_0x5555910490;  1 drivers
v0x55558fbb50_0 .net *"_ivl_2", 0 0, L_0x55558fff30;  1 drivers
v0x55558fbc10_0 .net *"_ivl_20", 6 0, L_0x5555910570;  1 drivers
L_0x7ff7ad1138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55558fbcf0_0 .net *"_ivl_23", 1 0, L_0x7ff7ad1138;  1 drivers
L_0x7ff7ad1180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55558fbdd0_0 .net/2u *"_ivl_24", 63 0, L_0x7ff7ad1180;  1 drivers
v0x55558fbeb0_0 .net *"_ivl_4", 63 0, L_0x5555900020;  1 drivers
v0x55558fbf90_0 .net *"_ivl_6", 6 0, L_0x55559000c0;  1 drivers
L_0x7ff7ad1060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55558fc070_0 .net *"_ivl_9", 1 0, L_0x7ff7ad1060;  1 drivers
v0x55558fc150 .array "registers", 0 31, 63 0;
E_0x55558fb010 .event negedge, v0x55558fa190_0;
L_0x55558fff30 .cmp/ne 5, L_0x55558ff7e0, L_0x7ff7ad1018;
L_0x5555900020 .array/port v0x55558fc150, L_0x55559000c0;
L_0x55559000c0 .concat [ 5 2 0 0], L_0x55558ff7e0, L_0x7ff7ad1060;
L_0x5555910210 .functor MUXZ 64, L_0x7ff7ad10a8, L_0x5555900020, L_0x55558fff30, C4<>;
L_0x55559103a0 .cmp/ne 5, L_0x55558ffa40, L_0x7ff7ad10f0;
L_0x5555910490 .array/port v0x55558fc150, L_0x5555910570;
L_0x5555910570 .concat [ 5 2 0 0], L_0x55558ffa40, L_0x7ff7ad1138;
L_0x55559106b0 .functor MUXZ 64, L_0x7ff7ad1180, L_0x5555910490, L_0x55559103a0, C4<>;
S_0x55558fc310 .scope module, "npl" "NextPClogic" 4 134, 10 1 0, S_0x55558f8280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x55558db150 .functor BUFZ 64, v0x55558fcb20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55558fc610_0 .net "ALUZero", 0 0, L_0x5555910840;  alias, 1 drivers
v0x55558fc700_0 .net "Branch", 0 0, v0x55558f9130_0;  alias, 1 drivers
v0x55558fc7d0_0 .net "CurrentPC", 63 0, v0x55558fda00_0;  alias, 1 drivers
v0x55558fc8d0_0 .net "NextPC", 63 0, L_0x55558db150;  alias, 1 drivers
v0x55558fc970_0 .net "SignExtImm64", 63 0, v0x55558fcf70_0;  alias, 1 drivers
v0x55558fca80_0 .net "Uncondbranch", 0 0, v0x55558f97d0_0;  alias, 1 drivers
v0x55558fcb20_0 .var "temp", 63 0;
E_0x55558fc580/0 .event edge, v0x55558faa80_0, v0x55558f97d0_0, v0x55558fc970_0, v0x55558f9130_0;
E_0x55558fc580/1 .event edge, v0x55558f8b00_0;
E_0x55558fc580 .event/or E_0x55558fc580/0, E_0x55558fc580/1;
S_0x55558fcce0 .scope module, "see" "SignExtender_Example" 4 87, 11 6 0, S_0x55558f8280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm16";
    .port_info 2 /INPUT 3 "Ctrl";
v0x55558fcf70_0 .var "BusImm", 63 0;
v0x55558fd080_0 .net "Ctrl", 2 0, v0x55558f96f0_0;  alias, 1 drivers
v0x55558fd150_0 .net "Imm16", 25 0, L_0x55558ffd00;  1 drivers
E_0x55558fc4a0 .event edge, v0x55558f96f0_0, v0x55558fd150_0;
    .scope S_0x55558fa730;
T_3 ;
    %wait E_0x55558faa00;
    %load/vec4 v0x55558faa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55558fab80_0, 0, 32;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v0x55558fab80_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55558f8d90;
T_4 ;
    %wait E_0x55558426a0;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.13, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.14, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.15, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.16, 4;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.18, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.19, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.20, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.21, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.26, 4;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.27;
T_4.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.28, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.29, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.30, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.31, 4;
    %jmp T_4.32;
T_4.28 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.32;
T_4.29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.32;
T_4.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.32;
T_4.32 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.33, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.34, 4;
    %jmp T_4.35;
T_4.33 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %load/vec4 v0x55558f9490_0;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.36, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.37, 4;
    %jmp T_4.38;
T_4.36 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %jmp T_4.38;
T_4.38 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55558f9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558f9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558f97d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55558f8fb0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55558f96f0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55558fcce0;
T_5 ;
    %wait E_0x55558fc4a0;
    %load/vec4 v0x55558fd080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x55558fd150_0;
    %parti/s 1, 21, 6;
    %replicate 52;
    %load/vec4 v0x55558fd150_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55558fcf70_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x55558fd150_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x55558fd150_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55558fcf70_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55558fd150_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x55558fd150_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55558fcf70_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55558fd150_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x55558fd150_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55558fcf70_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55558fd150_0;
    %parti/s 16, 5, 4;
    %pad/u 64;
    %load/vec4 v0x55558fd150_0;
    %parti/s 2, 21, 6;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55558fcf70_0, 0, 64;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55558facc0;
T_6 ;
    %vpi_call 9 17 "$monitor", "X9 = 0x%0h", &A<v0x55558fc150, 9> {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55558facc0;
T_7 ;
    %wait E_0x55558fb010;
    %load/vec4 v0x55558fb690_0;
    %load/vec4 v0x55558fb5b0_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55558fb220_0;
    %load/vec4 v0x55558fb5b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55558fc150, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55558f84e0;
T_8 ;
    %wait E_0x555587a0f0;
    %load/vec4 v0x55558f8780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x55558f8880_0;
    %load/vec4 v0x55558f8960_0;
    %and;
    %store/vec4 v0x55558f8a20_0, 0, 64;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x55558f8880_0;
    %load/vec4 v0x55558f8960_0;
    %or;
    %store/vec4 v0x55558f8a20_0, 0, 64;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x55558f8880_0;
    %load/vec4 v0x55558f8960_0;
    %add;
    %store/vec4 v0x55558f8a20_0, 0, 64;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x55558f8880_0;
    %load/vec4 v0x55558f8960_0;
    %sub;
    %store/vec4 v0x55558f8a20_0, 0, 64;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55558f8960_0;
    %store/vec4 v0x55558f8a20_0, 0, 64;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55558f9a50;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55558f9ea0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55558f9fa0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dm.initset, S_0x55558f9ca0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55558f9ea0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55558f9fa0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dm.initset, S_0x55558f9ca0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x55558f9ea0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55558f9fa0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dm.initset, S_0x55558f9ca0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x55558f9ea0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x55558f9fa0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dm.initset, S_0x55558f9ca0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x55558f9ea0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55558f9fa0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dm.initset, S_0x55558f9ca0;
    %join;
    %end;
    .thread T_9;
    .scope S_0x55558f9a50;
T_10 ;
    %wait E_0x5555865080;
    %load/vec4 v0x55558fa230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x55558fa080_0;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55558fa5b0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55558fa400_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55558f9a50;
T_11 ;
    %wait E_0x5555865080;
    %load/vec4 v0x55558fa330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x55558fa080_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
    %load/vec4 v0x55558fa4f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55558fa080_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55558fa5b0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55558fc310;
T_12 ;
    %wait E_0x55558fc580;
    %load/vec4 v0x55558fc7d0_0;
    %store/vec4 v0x55558fcb20_0, 0, 64;
    %load/vec4 v0x55558fca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55558fc7d0_0;
    %load/vec4 v0x55558fc970_0;
    %add;
    %store/vec4 v0x55558fcb20_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55558fc700_0;
    %load/vec4 v0x55558fc610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55558fc7d0_0;
    %load/vec4 v0x55558fc970_0;
    %add;
    %store/vec4 v0x55558fcb20_0, 0, 64;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55558fc7d0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55558fcb20_0, 0, 64;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55558f8280;
T_13 ;
    %wait E_0x55558fb010;
    %load/vec4 v0x55558fe6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55558fdef0_0;
    %assign/vec4 v0x55558fda00_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55558fe9b0_0;
    %assign/vec4 v0x55558fda00_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555587cfd0;
T_14 ;
    %vpi_call 3 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 3 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x555587cfd0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558feee0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55558ff130_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55558ff020_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55558ff1f0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558feee0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55558ff130_0, 0, 64;
    %wait E_0x5555865080;
    %wait E_0x55558fb010;
    %wait E_0x5555865080;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558feee0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x55558fef80_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x5555865080;
    %wait E_0x55558fb010;
    %vpi_call 3 86 "$display", "CurrentPC:%h", v0x55558fef80_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x55558fedd0_0;
    %store/vec4 v0x55558f7f20_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x55558f8000_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x55558f81a0_0, 0, 257;
    %load/vec4 v0x55558ff020_0;
    %store/vec4 v0x55558f80e0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x55558f7d20;
    %join;
    %load/vec4 v0x55558f80e0_0;
    %store/vec4 v0x55558ff020_0, 0, 8;
    %load/vec4 v0x55558ff020_0;
    %store/vec4 v0x55558f7c40_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55558f7b40_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55558f7940;
    %join;
    %vpi_call 3 97 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x555587cfd0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558fed10_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x555587cfd0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x55558fed10_0;
    %inv;
    %store/vec4 v0x55558fed10_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55558fed10_0;
    %inv;
    %store/vec4 v0x55558fed10_0, 0, 1;
    %load/vec4 v0x55558ff1f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55558ff1f0_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555587cfd0;
T_18 ;
    %wait E_0x5555842890;
    %load/vec4 v0x55558ff1f0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 3 116 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 3 117 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Mux21.v";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "MiniRegisterFile.v";
    "NextPClogic.v";
    "SignExtender_Example.v";
