

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Oct 20 21:35:31 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8921091|  8921091|  8921091|  8921091|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                 |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop  |  8921089|  8921089|         6|          4|          1|  2230272|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_sum_3 = alloca float"   --->   Operation 9 'alloca' 'w_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7744 x float]* %conv_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_2_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %w_sum_3" [conv_2/conv_2.cpp:9]   --->   Operation 13 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [conv_2/conv_2.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 22.9>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten195 = phi i22 [ 0, %0 ], [ %add_ln9, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:9]   --->   Operation 15 'phi' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln39_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:39]   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten126 = phi i19 [ 0, %0 ], [ %select_ln12, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:12]   --->   Operation 17 'phi' 'indvar_flatten126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln39_5, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:39]   --->   Operation 18 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten68 = phi i16 [ 0, %0 ], [ %select_ln15, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:15]   --->   Operation 19 'phi' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %select_ln31_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:31]   --->   Operation 20 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i9 [ 0, %0 ], [ %select_ln19_5, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:19]   --->   Operation 21 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %select_ln19_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:19]   --->   Operation 22 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln22_4, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:22]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %0 ], [ %select_ln22_1, %Filter1_Loop_end ]" [conv_2/conv_2.cpp:22]   --->   Operation 24 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %0 ], [ %ch, %Filter1_Loop_end ]"   --->   Operation 25 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %f_0 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 26 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln31" [conv_2/conv_2.cpp:35]   --->   Operation 27 'getelementptr' 'conv_2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 28 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i4" [conv_2/conv_2.cpp:19]   --->   Operation 29 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %zext_ln19, %r_0" [conv_2/conv_2.cpp:31]   --->   Operation 30 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0 to i4" [conv_2/conv_2.cpp:22]   --->   Operation 31 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i4 %zext_ln22, %c_0" [conv_2/conv_2.cpp:31]   --->   Operation 32 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.44ns)   --->   "%icmp_ln9 = icmp eq i22 %indvar_flatten195, -1964032" [conv_2/conv_2.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%r = add i4 1, %r_0" [conv_2/conv_2.cpp:9]   --->   Operation 34 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%icmp_ln12 = icmp eq i19 %indvar_flatten126, 202752" [conv_2/conv_2.cpp:12]   --->   Operation 35 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln39 = select i1 %icmp_ln12, i4 0, i4 %c_0" [conv_2/conv_2.cpp:39]   --->   Operation 36 'select' 'select_ln39' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln39_1 = select i1 %icmp_ln12, i4 %r, i4 %r_0" [conv_2/conv_2.cpp:39]   --->   Operation 37 'select' 'select_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%select_ln39_2 = select i1 %icmp_ln12, i4 %r, i4 %add_ln31" [conv_2/conv_2.cpp:39]   --->   Operation 38 'select' 'select_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln39 = xor i1 %icmp_ln12, true" [conv_2/conv_2.cpp:39]   --->   Operation 39 'xor' 'xor_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln33 = icmp eq i2 %wr_0, -2" [conv_2/conv_2.cpp:33]   --->   Operation 40 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln39 = and i1 %icmp_ln33, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 41 'and' 'and_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_4)   --->   "%select_ln39_3 = select i1 %icmp_ln12, i4 0, i4 %add_ln31_1" [conv_2/conv_2.cpp:39]   --->   Operation 42 'select' 'select_ln39_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln33_1 = icmp eq i2 %wc_0, -2" [conv_2/conv_2.cpp:33]   --->   Operation 43 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln39_1 = and i1 %icmp_ln33_1, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 44 'and' 'and_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp eq i6 %ch_0, -32" [conv_2/conv_2.cpp:25]   --->   Operation 45 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln39_2 = and i1 %icmp_ln25, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 46 'and' 'and_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln22 = icmp eq i8 %indvar_flatten, 96" [conv_2/conv_2.cpp:22]   --->   Operation 47 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_9)   --->   "%and_ln39_3 = and i1 %icmp_ln22, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 48 'and' 'and_ln39_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp eq i9 %indvar_flatten23, -224" [conv_2/conv_2.cpp:19]   --->   Operation 49 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%and_ln39_4 = and i1 %icmp_ln19, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 50 'and' 'and_ln39_4' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln15 = icmp eq i16 %indvar_flatten68, 18432" [conv_2/conv_2.cpp:15]   --->   Operation 51 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln39_5 = and i1 %icmp_ln15, %xor_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 52 'and' 'and_ln39_5' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln39" [conv_2/conv_2.cpp:12]   --->   Operation 53 'add' 'c' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln39 = or i1 %and_ln39_5, %icmp_ln12" [conv_2/conv_2.cpp:39]   --->   Operation 54 'or' 'or_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln39_4 = select i1 %or_ln39, i7 0, i7 %f_0" [conv_2/conv_2.cpp:39]   --->   Operation 55 'select' 'select_ln39_4' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln39_5 = select i1 %and_ln39_5, i4 %c, i4 %select_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 56 'select' 'select_ln39_5' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln39_7 = select i1 %and_ln39_5, i4 %select_ln39_1, i4 %select_ln39_2" [conv_2/conv_2.cpp:39]   --->   Operation 57 'select' 'select_ln39_7' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%xor_ln39_1 = xor i1 %icmp_ln15, true" [conv_2/conv_2.cpp:39]   --->   Operation 58 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %icmp_ln12, %xor_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 59 'or' 'or_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln39_6 = and i1 %and_ln39, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 60 'and' 'and_ln39_6' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_4)   --->   "%select_ln39_8 = select i1 %and_ln39_5, i4 %c, i4 %select_ln39_3" [conv_2/conv_2.cpp:39]   --->   Operation 61 'select' 'select_ln39_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln39_7 = and i1 %and_ln39_1, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 62 'and' 'and_ln39_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln39_8 = and i1 %and_ln39_2, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 63 'and' 'and_ln39_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln39_9 = and i1 %and_ln39_3, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 64 'and' 'and_ln39_9' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln39_10 = and i1 %and_ln39_4, %or_ln39_1" [conv_2/conv_2.cpp:39]   --->   Operation 65 'and' 'and_ln39_10' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%f = add i7 1, %select_ln39_4" [conv_2/conv_2.cpp:15]   --->   Operation 66 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%or_ln31 = or i1 %and_ln39_10, %and_ln39_5" [conv_2/conv_2.cpp:31]   --->   Operation 67 'or' 'or_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln31_1 = or i1 %or_ln31, %icmp_ln12" [conv_2/conv_2.cpp:31]   --->   Operation 68 'or' 'or_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.99ns)   --->   "%select_ln31 = select i1 %or_ln31_1, i2 0, i2 %wr_0" [conv_2/conv_2.cpp:31]   --->   Operation 69 'select' 'select_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.99ns)   --->   "%select_ln31_1 = select i1 %and_ln39_10, i7 %f, i7 %select_ln39_4" [conv_2/conv_2.cpp:31]   --->   Operation 70 'select' 'select_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %select_ln31_1 to i16" [conv_2/conv_2.cpp:31]   --->   Operation 71 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_2)   --->   "%select_ln31_3 = select i1 %and_ln39_10, i4 %select_ln39_1, i4 %select_ln39_7" [conv_2/conv_2.cpp:31]   --->   Operation 72 'select' 'select_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln31 = xor i1 %and_ln39_10, true" [conv_2/conv_2.cpp:31]   --->   Operation 73 'xor' 'xor_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln31 = and i1 %and_ln39_6, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 74 'and' 'and_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln31_4 = select i1 %and_ln39_10, i4 %select_ln39_5, i4 %select_ln39_8" [conv_2/conv_2.cpp:31]   --->   Operation 75 'select' 'select_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln31_1 = and i1 %and_ln39_7, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 76 'and' 'and_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln31_2 = and i1 %and_ln39_8, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 77 'and' 'and_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln31_3 = and i1 %and_ln39_9, %xor_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 78 'and' 'and_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.56ns)   --->   "%wr = add i2 1, %select_ln31" [conv_2/conv_2.cpp:19]   --->   Operation 79 'add' 'wr' <Predicate = (!icmp_ln9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln19 = or i1 %and_ln31_3, %and_ln39_10" [conv_2/conv_2.cpp:19]   --->   Operation 80 'or' 'or_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %or_ln19, %or_ln39" [conv_2/conv_2.cpp:19]   --->   Operation 81 'or' 'or_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %or_ln19_1, i2 0, i2 %wc_0" [conv_2/conv_2.cpp:19]   --->   Operation 82 'select' 'select_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i2 %wr to i4" [conv_2/conv_2.cpp:19]   --->   Operation 83 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln19_1 = select i1 %and_ln31_3, i2 %wr, i2 %select_ln31" [conv_2/conv_2.cpp:19]   --->   Operation 84 'select' 'select_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i2 %select_ln19_1 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln19_1, i2 0)" [conv_2/conv_2.cpp:31]   --->   Operation 86 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i4 %tmp_1 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 87 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln31 = sub i10 %zext_ln31_6, %zext_ln31_4" [conv_2/conv_2.cpp:31]   --->   Operation 88 'sub' 'sub_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln31_2 = add i4 %select_ln39_1, %zext_ln19_1" [conv_2/conv_2.cpp:31]   --->   Operation 89 'add' 'add_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln19_2 = select i1 %and_ln31_3, i4 %add_ln31_2, i4 %select_ln31_3" [conv_2/conv_2.cpp:19]   --->   Operation 90 'select' 'select_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i4 %select_ln19_2 to i8" [conv_2/conv_2.cpp:31]   --->   Operation 91 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.36ns) (grouped into DSP with root node add_ln31_5)   --->   "%mul_ln31 = mul i8 13, %zext_ln31_7" [conv_2/conv_2.cpp:31]   --->   Operation 92 'mul' 'mul_ln31' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.95ns)   --->   "%icmp_ln33_3 = icmp eq i2 %wr, -2" [conv_2/conv_2.cpp:33]   --->   Operation 93 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln31_3, i1 %icmp_ln33_3, i1 %and_ln31" [conv_2/conv_2.cpp:19]   --->   Operation 94 'select' 'select_ln19_3' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%select_ln19_4 = select i1 %and_ln31_3, i4 %select_ln39_5, i4 %select_ln31_4" [conv_2/conv_2.cpp:19]   --->   Operation 95 'select' 'select_ln19_4' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%xor_ln19 = xor i1 %and_ln39_9, true" [conv_2/conv_2.cpp:19]   --->   Operation 96 'xor' 'xor_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %and_ln39_10, %xor_ln19" [conv_2/conv_2.cpp:19]   --->   Operation 97 'or' 'or_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %and_ln31_1, %or_ln19_2" [conv_2/conv_2.cpp:19]   --->   Operation 98 'and' 'and_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %and_ln31_2, %or_ln19_2" [conv_2/conv_2.cpp:19]   --->   Operation 99 'and' 'and_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln19" [conv_2/conv_2.cpp:22]   --->   Operation 100 'add' 'wc' <Predicate = (!icmp_ln9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln19_1, %and_ln31_3" [conv_2/conv_2.cpp:22]   --->   Operation 101 'or' 'or_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22_1 = or i1 %or_ln22, %or_ln31" [conv_2/conv_2.cpp:22]   --->   Operation 102 'or' 'or_ln22_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22_2 = or i1 %or_ln22_1, %icmp_ln12" [conv_2/conv_2.cpp:22]   --->   Operation 103 'or' 'or_ln22_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22_2, i6 0, i6 %ch_0" [conv_2/conv_2.cpp:22]   --->   Operation 104 'select' 'select_ln22' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i2 %wc to i4" [conv_2/conv_2.cpp:22]   --->   Operation 105 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.99ns)   --->   "%select_ln22_1 = select i1 %and_ln19_1, i2 %wc, i2 %select_ln19" [conv_2/conv_2.cpp:22]   --->   Operation 106 'select' 'select_ln22_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i2 %select_ln22_1 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 107 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln31_3 = add i10 %zext_ln31_8, %sub_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 108 'add' 'add_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_6)   --->   "%shl_ln31 = shl i10 %add_ln31_3, 5" [conv_2/conv_2.cpp:31]   --->   Operation 109 'shl' 'shl_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln31_4 = add i4 %select_ln39_5, %zext_ln22_1" [conv_2/conv_2.cpp:31]   --->   Operation 110 'add' 'add_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %and_ln19_1, i4 %add_ln31_4, i4 %select_ln19_4" [conv_2/conv_2.cpp:22]   --->   Operation 111 'select' 'select_ln22_2' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %select_ln22_2 to i8" [conv_2/conv_2.cpp:22]   --->   Operation 112 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln31_5 = add i8 %zext_ln22_2, %mul_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 113 'add' 'add_ln31_5' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln31_5, i5 0)" [conv_2/conv_2.cpp:33]   --->   Operation 114 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_2 to i14" [conv_2/conv_2.cpp:33]   --->   Operation 115 'zext' 'zext_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.95ns)   --->   "%icmp_ln33_4 = icmp eq i2 %wc, -2" [conv_2/conv_2.cpp:33]   --->   Operation 116 'icmp' 'icmp_ln33_4' <Predicate = (!icmp_ln9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%select_ln22_3 = select i1 %and_ln19_1, i1 %icmp_ln33_4, i1 %and_ln19" [conv_2/conv_2.cpp:22]   --->   Operation 117 'select' 'select_ln22_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%trunc_ln27 = trunc i6 %select_ln22 to i2" [conv_2/conv_2.cpp:27]   --->   Operation 118 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %trunc_ln27, %select_ln19_1" [conv_2/conv_2.cpp:27]   --->   Operation 119 'or' 'or_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %select_ln22, i32 2, i32 4)" [conv_2/conv_2.cpp:27]   --->   Operation 120 'partselect' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_2 = or i2 %or_ln27, %select_ln22_1" [conv_2/conv_2.cpp:27]   --->   Operation 121 'or' 'or_ln27_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_3, i2 %or_ln27_2)" [conv_2/conv_2.cpp:27]   --->   Operation 122 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i5 %or_ln27_1, 0" [conv_2/conv_2.cpp:27]   --->   Operation 123 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_6)   --->   "%zext_ln31_5 = zext i6 %select_ln22 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 124 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i6 %select_ln22 to i14" [conv_2/conv_2.cpp:31]   --->   Operation 125 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln31_6 = add i10 %zext_ln31_5, %shl_ln31" [conv_2/conv_2.cpp:31]   --->   Operation 126 'add' 'add_ln31_6' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln31_6, i6 0)" [conv_2/conv_2.cpp:31]   --->   Operation 127 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.07ns)   --->   "%add_ln31_7 = add i16 %zext_ln31_2, %tmp_13_cast" [conv_2/conv_2.cpp:31]   --->   Operation 128 'add' 'add_ln31_7' <Predicate = (!icmp_ln9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i16 %add_ln31_7 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 129 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln31_10" [conv_2/conv_2.cpp:31]   --->   Operation 130 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln31_8 = add i14 %zext_ln31_9, %zext_ln33" [conv_2/conv_2.cpp:31]   --->   Operation 131 'add' 'add_ln31_8' <Predicate = (!icmp_ln9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i14 %add_ln31_8 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 132 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln31_11" [conv_2/conv_2.cpp:31]   --->   Operation 133 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 134 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_2 : Operation 135 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 135 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_2 : Operation 136 [1/1] (1.42ns)   --->   "%icmp_ln33_2 = icmp eq i6 %select_ln22, 31" [conv_2/conv_2.cpp:33]   --->   Operation 136 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%and_ln33 = and i1 %select_ln22_3, %icmp_ln33_2" [conv_2/conv_2.cpp:33]   --->   Operation 137 'and' 'and_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln33_1 = and i1 %and_ln33, %select_ln19_3" [conv_2/conv_2.cpp:33]   --->   Operation 138 'and' 'and_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %and_ln33_1, label %2, label %Filter1_Loop_begin.Filter1_Loop_end_crit_edge" [conv_2/conv_2.cpp:33]   --->   Operation 139 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln22 = add i8 %indvar_flatten, 1" [conv_2/conv_2.cpp:22]   --->   Operation 140 'add' 'add_ln22' <Predicate = (!icmp_ln9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln22_4 = select i1 %or_ln19_1, i8 1, i8 %add_ln22" [conv_2/conv_2.cpp:22]   --->   Operation 141 'select' 'select_ln22_4' <Predicate = (!icmp_ln9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln19_1 = add i9 %indvar_flatten23, 1" [conv_2/conv_2.cpp:19]   --->   Operation 142 'add' 'add_ln19_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (2.07ns)   --->   "%add_ln15_1 = add i16 %indvar_flatten68, 1" [conv_2/conv_2.cpp:15]   --->   Operation 143 'add' 'add_ln15_1' <Predicate = (!icmp_ln9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (2.16ns)   --->   "%add_ln12_1 = add i19 %indvar_flatten126, 1" [conv_2/conv_2.cpp:12]   --->   Operation 144 'add' 'add_ln12_1' <Predicate = (!icmp_ln9)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 145 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 145 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_3 : Operation 146 [1/1] (2.25ns)   --->   "%add_ln9 = add i22 %indvar_flatten195, 1" [conv_2/conv_2.cpp:9]   --->   Operation 146 'add' 'add_ln9' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %Filter1_Loop_begin" [conv_2/conv_2.cpp:9]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %select_ln39_1 to i8" [conv_2/conv_2.cpp:39]   --->   Operation 148 'zext' 'zext_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (3.36ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i8 11, %zext_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 149 'mul' 'mul_ln39' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i4 %select_ln39_5 to i8" [conv_2/conv_2.cpp:39]   --->   Operation 150 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39 = add i8 %zext_ln39_1, %mul_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 151 'add' 'add_ln39' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %f to i64" [conv_2/conv_2.cpp:31]   --->   Operation 152 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%conv_2_bias_addr_1 = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln31_1" [conv_2/conv_2.cpp:35]   --->   Operation 153 'getelementptr' 'conv_2_bias_addr_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%conv_2_bias_load_1 = load float* %conv_2_bias_addr_1, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 154 'load' 'conv_2_bias_load_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 155 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_3 : Operation 156 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 156 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_3 : Operation 157 [2/2] (12.3ns)   --->   "%tmp = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:31]   --->   Operation 157 'fmul' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%w_sum_3_load = load float* %w_sum_3" [conv_2/conv_2.cpp:27]   --->   Operation 158 'load' 'w_sum_3_load' <Predicate = (!icmp_ln9 & !icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%select_ln39_6 = select i1 %or_ln39, float 0xBFA2C84980000000, float %conv_2_bias_load" [conv_2/conv_2.cpp:39]   --->   Operation 159 'select' 'select_ln39_6' <Predicate = (!icmp_ln9 & !and_ln39_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/2] (3.25ns)   --->   "%conv_2_bias_load_1 = load float* %conv_2_bias_addr_1, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 160 'load' 'conv_2_bias_load_1' <Predicate = (!icmp_ln9 & and_ln39_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_4 : Operation 161 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln31_2 = select i1 %and_ln39_10, float %conv_2_bias_load_1, float %select_ln39_6" [conv_2/conv_2.cpp:31]   --->   Operation 161 'select' 'select_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_3_load" [conv_2/conv_2.cpp:27]   --->   Operation 162 'select' 'select_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/2] (12.3ns)   --->   "%tmp = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:31]   --->   Operation 163 'fmul' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [2/2] (22.5ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [conv_2/conv_2.cpp:31]   --->   Operation 164 'fadd' 'w_sum' <Predicate = (!icmp_ln9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.80ns)   --->   "%select_ln15 = select i1 %or_ln39, i16 1, i16 %add_ln15_1" [conv_2/conv_2.cpp:15]   --->   Operation 165 'select' 'select_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 24.3>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:26]   --->   Operation 166 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [conv_2/conv_2.cpp:31]   --->   Operation 167 'fadd' 'w_sum' <Predicate = (!icmp_ln9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.81ns)   --->   "store float %w_sum, float* %w_sum_3" [conv_2/conv_2.cpp:33]   --->   Operation 168 'store' <Predicate = (!icmp_ln9 & !and_ln33_1)> <Delay = 1.81>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv_2/conv_2.cpp:33]   --->   Operation 169 'br' <Predicate = (!icmp_ln9 & !and_ln33_1)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv_2/conv_2.cpp:44]   --->   Operation 170 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.82ns)   --->   "%ch = add i6 %select_ln22, 1" [conv_2/conv_2.cpp:25]   --->   Operation 171 'add' 'ch' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.96ns)   --->   "%select_ln19_5 = select i1 %or_ln31_1, i9 1, i9 %add_ln19_1" [conv_2/conv_2.cpp:19]   --->   Operation 172 'select' 'select_ln19_5' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.73ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i19 1, i19 %add_ln12_1" [conv_2/conv_2.cpp:12]   --->   Operation 173 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 174 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln39, i6 0)" [conv_2/conv_2.cpp:39]   --->   Operation 175 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i7 %select_ln31_1 to i14" [conv_2/conv_2.cpp:31]   --->   Operation 176 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.81ns)   --->   "%add_ln39_1 = add i14 %zext_ln31_3, %tmp_2_cast" [conv_2/conv_2.cpp:39]   --->   Operation 177 'add' 'add_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i14 %add_ln39_1 to i64" [conv_2/conv_2.cpp:39]   --->   Operation 178 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln39_2" [conv_2/conv_2.cpp:39]   --->   Operation 179 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum, %select_ln31_2" [conv_2/conv_2.cpp:35]   --->   Operation 180 'fadd' 'w_sum_1' <Predicate = (and_ln33_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 33.5>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @Row_Loop_Filter2_Loo)"   --->   Operation 181 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2230272, i64 2230272, i64 2230272) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @Col_Loop_W_Row_Loop_s)"   --->   Operation 183 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @Filter2_Loop_W_Col_L)"   --->   Operation 184 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 186 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:26]   --->   Operation 187 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv_2/conv_2.cpp:27]   --->   Operation 188 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 189 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum, %select_ln31_2" [conv_2/conv_2.cpp:35]   --->   Operation 189 'fadd' 'w_sum_1' <Predicate = (and_ln33_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_1 to i32" [conv_2/conv_2.cpp:38]   --->   Operation 190 'bitcast' 'bitcast_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [conv_2/conv_2.cpp:38]   --->   Operation 191 'partselect' 'tmp_8' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [conv_2/conv_2.cpp:38]   --->   Operation 192 'trunc' 'trunc_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_8, -1" [conv_2/conv_2.cpp:38]   --->   Operation 193 'icmp' 'icmp_ln38' <Predicate = (and_ln33_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (2.44ns)   --->   "%icmp_ln38_1 = icmp eq i23 %trunc_ln38, 0" [conv_2/conv_2.cpp:38]   --->   Operation 194 'icmp' 'icmp_ln38_1' <Predicate = (and_ln33_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln38 = or i1 %icmp_ln38_1, %icmp_ln38" [conv_2/conv_2.cpp:38]   --->   Operation 195 'or' 'or_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv_2/conv_2.cpp:38]   --->   Operation 196 'fcmp' 'tmp_9' <Predicate = (and_ln33_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_9" [conv_2/conv_2.cpp:38]   --->   Operation 197 'and' 'and_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln38, float %w_sum_1, float 0.000000e+00" [conv_2/conv_2.cpp:38]   --->   Operation 198 'select' 'w_sum_4' <Predicate = (and_ln33_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [conv_2/conv_2.cpp:39]   --->   Operation 199 'store' <Predicate = (and_ln33_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_7 : Operation 200 [1/1] (1.81ns)   --->   "store float %w_sum_1, float* %w_sum_3" [conv_2/conv_2.cpp:43]   --->   Operation 200 'store' <Predicate = (and_ln33_1)> <Delay = 1.81>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv_2/conv_2.cpp:43]   --->   Operation 201 'br' <Predicate = (and_ln33_1)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [conv_2/conv_2.cpp:50]   --->   Operation 202 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('w_sum') [5]  (0 ns)
	'store' operation ('store_ln9', conv_2/conv_2.cpp:9) of constant 0 on local variable 'w_sum' [9]  (1.81 ns)

 <State 2>: 23ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten126', conv_2/conv_2.cpp:12) with incoming values : ('select_ln12', conv_2/conv_2.cpp:12) [14]  (0 ns)
	'icmp' operation ('icmp_ln12', conv_2/conv_2.cpp:12) [38]  (2.44 ns)
	'xor' operation ('xor_ln39', conv_2/conv_2.cpp:39) [44]  (0.978 ns)
	'and' operation ('and_ln39_5', conv_2/conv_2.cpp:39) [57]  (0.978 ns)
	'or' operation ('or_ln31', conv_2/conv_2.cpp:31) [78]  (0.978 ns)
	'or' operation ('or_ln31_1', conv_2/conv_2.cpp:31) [79]  (0.978 ns)
	'select' operation ('select_ln31', conv_2/conv_2.cpp:31) [80]  (0.993 ns)
	'add' operation ('wr', conv_2/conv_2.cpp:19) [98]  (1.56 ns)
	'add' operation ('add_ln31_2', conv_2/conv_2.cpp:31) [109]  (1.74 ns)
	'select' operation ('select_ln19_2', conv_2/conv_2.cpp:19) [110]  (1.02 ns)
	'mul' operation of DSP[134] ('mul_ln31', conv_2/conv_2.cpp:31) [112]  (3.36 ns)
	'add' operation of DSP[134] ('add_ln31_5', conv_2/conv_2.cpp:31) [134]  (3.02 ns)
	'add' operation ('add_ln31_8', conv_2/conv_2.cpp:31) [156]  (1.68 ns)
	'getelementptr' operation ('max_pool_1_out_addr', conv_2/conv_2.cpp:31) [158]  (0 ns)
	'load' operation ('max_pool_1_out_load', conv_2/conv_2.cpp:31) on array 'max_pool_1_out' [160]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_2_weights_load', conv_2/conv_2.cpp:31) on array 'conv_2_weights' [159]  (3.25 ns)
	'fmul' operation ('tmp', conv_2/conv_2.cpp:31) [161]  (12.4 ns)

 <State 4>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp', conv_2/conv_2.cpp:31) [161]  (12.4 ns)
	'fadd' operation ('w_sum', conv_2/conv_2.cpp:31) [162]  (22.6 ns)

 <State 5>: 24.4ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_2/conv_2.cpp:31) [162]  (22.6 ns)
	'store' operation ('store_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum', conv_2/conv_2.cpp:31 on local variable 'w_sum' [168]  (1.81 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_2/conv_2.cpp:35) [171]  (22.6 ns)

 <State 7>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_2/conv_2.cpp:35) [171]  (22.6 ns)
	'fcmp' operation ('tmp_9', conv_2/conv_2.cpp:38) [178]  (6.79 ns)
	'and' operation ('and_ln38', conv_2/conv_2.cpp:38) [179]  (0 ns)
	'select' operation ('w_sum', conv_2/conv_2.cpp:38) [180]  (0.978 ns)
	'store' operation ('store_ln39', conv_2/conv_2.cpp:39) of variable 'w_sum', conv_2/conv_2.cpp:38 on array 'conv_out' [181]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
