INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Mem_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/MEMWB_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IFID_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/IDEX_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/EXMEM_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol OverFlow, assumed default net type wire [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/CPU.v:323]
INFO: [VRFC 10-2458] undeclared symbol ALU_weLO, assumed default net type wire [E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sources_1/new/CPU.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sim_1/imports/testBenches/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sim_1/imports/testBenches/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Education/DOAN/BaoCao/MIPS_Processor2/MIPS_Processor2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
