INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/TCSS600/uart_receive/uart_receive.srcs/sources_1/new/uart_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/TCSS600/uart_receive/uart_receive.srcs/sim_1/new/receive_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_tb
