Fitter report for CtrlBox
Thu Jun 23 16:48:56 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------+--------------------------------------------------+
; Fitter Status             ; Successful - Thu Jun 23 16:48:56 2016            ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name             ; CtrlBox                                          ;
; Top-level Entity Name     ; CtrlBox                                          ;
; Family                    ; Cyclone                                          ;
; Device                    ; EP1C3T100C8                                      ;
; Timing Models             ; Final                                            ;
; Total logic elements      ; 1,587 / 2,910 ( 55 % )                           ;
; Total pins                ; 8 / 65 ( 12 % )                                  ;
; Total virtual pins        ; 0                                                ;
; Total memory bits         ; 0 / 59,904 ( 0 % )                               ;
; Total PLLs                ; 0 / 1 ( 0 % )                                    ;
+---------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP1C3T100C8                    ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  42.9%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1598 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1598 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1596    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 2       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/shiha/Desktop/New FPGA ctrl/output_files/CtrlBox.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,587 / 2,910 ( 55 % ) ;
;     -- Combinational with no register       ; 1294                   ;
;     -- Register only                        ; 102                    ;
;     -- Combinational with a register        ; 191                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 376                    ;
;     -- 3 input functions                    ; 806                    ;
;     -- 2 input functions                    ; 179                    ;
;     -- 1 input functions                    ; 123                    ;
;     -- 0 input functions                    ; 1                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 851                    ;
;     -- arithmetic mode                      ; 736                    ;
;     -- qfbk mode                            ; 24                     ;
;     -- register cascade mode                ; 0                      ;
;     -- synchronous clear/load mode          ; 169                    ;
;     -- asynchronous clear/load mode         ; 257                    ;
;                                             ;                        ;
; Total registers                             ; 293 / 3,099 ( 9 % )    ;
; Total LABs                                  ; 186 / 291 ( 64 % )     ;
; Logic elements in carry chains              ; 815                    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 8 / 65 ( 12 % )        ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )         ;
;                                             ;                        ;
; Global signals                              ; 5                      ;
; M4Ks                                        ; 0 / 13 ( 0 % )         ;
; Total memory bits                           ; 0 / 59,904 ( 0 % )     ;
; Total RAM block bits                        ; 0 / 59,904 ( 0 % )     ;
; PLLs                                        ; 0 / 1 ( 0 % )          ;
; Global clocks                               ; 5 / 8 ( 63 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 18% / 16% / 19%        ;
; Peak interconnect usage (total/H/V)         ; 24% / 21% / 26%        ;
; Maximum fan-out                             ; 245                    ;
; Highest non-global fan-out                  ; 51                     ;
; Total fan-out                               ; 5816                   ;
; Average fan-out                             ; 3.64                   ;
+---------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 1587                ; 0                              ;
;     -- Combinational with no register       ; 1294                ; 0                              ;
;     -- Register only                        ; 102                 ; 0                              ;
;     -- Combinational with a register        ; 191                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 0                   ; 0                              ;
;     -- 3 input functions                    ; 0                   ; 0                              ;
;     -- 2 input functions                    ; 0                   ; 0                              ;
;     -- 1 input functions                    ; 0                   ; 0                              ;
;     -- 0 input functions                    ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 0                   ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 0                              ;
;     -- qfbk mode                            ; 0                   ; 0                              ;
;     -- register cascade mode                ; 0                   ; 0                              ;
;     -- synchronous clear/load mode          ; 0                   ; 0                              ;
;     -- asynchronous clear/load mode         ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 293 / 1455 ( 20 % ) ; 0 / 1455 ( 0 % )               ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 8                   ; 0                              ;
; DSP block 9-bit elements                    ; 0                   ; 0                              ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 6421                ; 0                              ;
;     -- Registered Connections               ; 1833                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 0                              ;
;     -- Output Ports                         ; 4                   ; 0                              ;
;     -- Bidir Ports                          ; 1                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                          ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; SCL           ; 100   ; 2        ; 2            ; 14           ; 1           ; 39                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; Switch_singal ; 2     ; 1        ; 0            ; 13           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; clk           ; 10    ; 1        ; 0            ; 8            ; 2           ; 229                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; EN_trigger ; 79    ; 2        ; 22           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; Pulse[0]   ; 37    ; 4        ; 12           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; Pulse[1]   ; 36    ; 4        ; 10           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; latch      ; 92    ; 2        ; 8            ; 14           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+-----------------------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ; Output Enable Source              ; Output Enable Group ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+-----------------------------------+---------------------+
; SDA  ; 1     ; 1        ; 0            ; 13           ; 0           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; i2c_slave:U2|SDA_low~1 (inverted) ; -                   ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+-----------------------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 17 ( 18 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 17 ( 0 % )  ; 3.3V          ; --           ;
; 4        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; SDA                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; Switch_singal                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 5        ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 6        ; 9          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 10         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 10       ; 12         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 14         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 15         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 16         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 17         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 18         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 18       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 22       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 23       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 24       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 29         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 30         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 28       ; 33         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 29       ; 34         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 30       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 34       ; 35         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 36         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 36       ; 39         ; 4        ; Pulse[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 37       ; 40         ; 4        ; Pulse[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 38       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 39       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 40       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 42       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 44       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 45       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 51         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 57         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 52       ; 58         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 53       ; 59         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 60         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 61         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 62         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 63         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 58       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 59       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 60       ; 68         ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 61       ; 69         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ; 70         ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 71         ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 72         ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 73         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 66       ; 75         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 67       ; 77         ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 78         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 69       ; 79         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 70       ; 80         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 71       ; 81         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 72       ; 82         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 74       ; 87         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 88         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 89         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 90         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 93         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 79       ; 94         ; 2        ; EN_trigger                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 80       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 95         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ; 96         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 86       ; 99         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 100        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 101        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 89       ; 105        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 106        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 91       ; 109        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 110        ; 2        ; latch                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 93       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 94       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 111        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ; 112        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 99       ; 115        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ; 116        ; 2        ; SCL                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                         ; Library Name ;
+--------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CtrlBox                                   ; 1587 (1)    ; 293          ; 0           ; 0    ; 8    ; 0            ; 1294 (1)     ; 102 (0)           ; 191 (0)          ; 815 (0)         ; 24 (1)     ; |CtrlBox                                                                                                                                                    ; work         ;
;    |RTC:time_1MHz|                         ; 11 (11)     ; 7            ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; 6 (6)           ; 0 (0)      ; |CtrlBox|RTC:time_1MHz                                                                                                                                      ; work         ;
;    |emc:U1|                                ; 24 (24)     ; 11           ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (11)          ; 10 (10)         ; 0 (0)      ; |CtrlBox|emc:U1                                                                                                                                             ; work         ;
;    |i2c_data:U3|                           ; 138 (138)   ; 119          ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 99 (99)           ; 20 (20)          ; 1 (1)           ; 0 (0)      ; |CtrlBox|i2c_data:U3                                                                                                                                        ; work         ;
;    |i2c_slave:U2|                          ; 59 (59)     ; 37           ; 0           ; 0    ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 37 (37)          ; 0 (0)           ; 2 (2)      ; |CtrlBox|i2c_slave:U2                                                                                                                                       ; work         ;
;    |pulse_generation:U6|                   ; 206 (206)   ; 36           ; 0           ; 0    ; 0    ; 0            ; 170 (170)    ; 0 (0)             ; 36 (36)          ; 183 (183)       ; 2 (2)      ; |CtrlBox|pulse_generation:U6                                                                                                                                ; work         ;
;    |switch_jitter:U4|                      ; 48 (48)     ; 30           ; 0           ; 0    ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 30 (30)          ; 25 (25)         ; 0 (0)      ; |CtrlBox|switch_jitter:U4                                                                                                                                   ; work         ;
;    |trigger_singal_generator:U5|           ; 1100 (139)  ; 53           ; 0           ; 0    ; 0    ; 0            ; 1047 (86)    ; 3 (3)             ; 50 (50)          ; 590 (62)        ; 19 (4)     ; |CtrlBox|trigger_singal_generator:U5                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                    ; 318 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 318 (0)      ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 5 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_h8m:auto_generated|   ; 318 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 318 (0)      ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 5 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_dnh:divider|  ; 318 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 318 (0)      ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 5 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider                                              ; work         ;
;                |alt_u_div_aue:divider|     ; 318 (138)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 318 (138)    ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 5 (5)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider                        ; work         ;
;                   |add_sub_5dc:add_sub_2|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2  ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3  ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4  ; work         ;
;                   |add_sub_8dc:add_sub_5|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5  ; work         ;
;                   |add_sub_9dc:add_sub_6|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6  ; work         ;
;                   |add_sub_adc:add_sub_7|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7  ; work         ;
;                   |add_sub_bdc:add_sub_8|  ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8  ; work         ;
;                   |add_sub_jec:add_sub_9|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9  ; work         ;
;                   |add_sub_kec:add_sub_10| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_lec:add_sub_11| ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11 ; work         ;
;                   |add_sub_mec:add_sub_12| ; 16 (16)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12 ; work         ;
;                   |add_sub_nec:add_sub_13| ; 17 (17)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13 ; work         ;
;                   |add_sub_oec:add_sub_14| ; 18 (18)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14 ; work         ;
;                   |add_sub_pec:add_sub_15| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15 ; work         ;
;                   |add_sub_pec:add_sub_16| ; 17 (17)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_16 ; work         ;
;       |lpm_divide:Div1|                    ; 643 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 643 (0)      ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 10 (0)     ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_i8m:auto_generated|   ; 643 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 643 (0)      ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 10 (0)     ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_enh:divider|  ; 643 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 643 (0)      ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 10 (0)     ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider                                              ; work         ;
;                |alt_u_div_cue:divider|     ; 643 (295)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 643 (295)    ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 10 (9)     ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider                        ; work         ;
;                   |add_sub_5dc:add_sub_2|  ; 3 (3)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_5dc:add_sub_2  ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 4 (4)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_6dc:add_sub_3  ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_7dc:add_sub_4  ; work         ;
;                   |add_sub_8dc:add_sub_5|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_8dc:add_sub_5  ; work         ;
;                   |add_sub_9dc:add_sub_6|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_9dc:add_sub_6  ; work         ;
;                   |add_sub_adc:add_sub_7|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_adc:add_sub_7  ; work         ;
;                   |add_sub_bdc:add_sub_8|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_bdc:add_sub_8  ; work         ;
;                   |add_sub_jec:add_sub_9|  ; 13 (13)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9  ; work         ;
;                   |add_sub_kec:add_sub_10| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_lec:add_sub_11| ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_lec:add_sub_11 ; work         ;
;                   |add_sub_mec:add_sub_12| ; 13 (13)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_mec:add_sub_12 ; work         ;
;                   |add_sub_nec:add_sub_13| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13 ; work         ;
;                   |add_sub_oec:add_sub_14| ; 18 (18)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14 ; work         ;
;                   |add_sub_pec:add_sub_15| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15 ; work         ;
;                   |add_sub_pec:add_sub_16| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16 ; work         ;
;                   |add_sub_pec:add_sub_17| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17 ; work         ;
;                   |add_sub_pec:add_sub_18| ; 16 (16)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18 ; work         ;
;                   |add_sub_pec:add_sub_19| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19 ; work         ;
;                   |add_sub_pec:add_sub_20| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20 ; work         ;
;                   |add_sub_pec:add_sub_21| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21 ; work         ;
;                   |add_sub_pec:add_sub_22| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22 ; work         ;
;                   |add_sub_pec:add_sub_23| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23 ; work         ;
;                   |add_sub_pec:add_sub_24| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24 ; work         ;
;                   |add_sub_pec:add_sub_25| ; 19 (19)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25 ; work         ;
;                   |add_sub_pec:add_sub_26| ; 17 (17)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 1 (1)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_26 ; work         ;
+--------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; SDA           ; Bidir    ; ON            ; OFF           ; --                    ; --  ;
; Pulse[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; Pulse[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; EN_trigger    ; Output   ; --            ; --            ; --                    ; --  ;
; latch         ; Output   ; --            ; --            ; --                    ; --  ;
; clk           ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; SCL           ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; Switch_singal ; Input    ; ON            ; ON            ; --                    ; --  ;
+---------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                    ;
+-------------------------------------+-------------------+---------+
; Source Pin / Fanout                 ; Pad To Core Index ; Setting ;
+-------------------------------------+-------------------+---------+
; SDA                                 ;                   ;         ;
;      - i2c_slave:U2|incycle         ; 0                 ; ON      ;
;      - i2c_slave:U2|start_or_stop~0 ; 0                 ; ON      ;
;      - i2c_slave:U2|SDA_shadow~0    ; 1                 ; OFF     ;
;      - i2c_slave:U2|SDA_shadow      ; 0                 ; ON      ;
;      - i2c_slave:U2|SDAr            ; 0                 ; ON      ;
; clk                                 ;                   ;         ;
; SCL                                 ;                   ;         ;
;      - i2c_slave:U2|mem_2[0]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[1]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[2]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[3]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[4]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[5]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[0]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[1]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[2]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[3]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[4]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[5]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[6]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_1[7]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|op_read         ; 1                 ; OFF     ;
;      - i2c_slave:U2|adr_match       ; 1                 ; OFF     ;
;      - i2c_slave:U2|incycle         ; 1                 ; OFF     ;
;      - i2c_slave:U2|order[0]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|order[1]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|order[2]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|data_phase      ; 1                 ; OFF     ;
;      - i2c_slave:U2|bitcnt[0]       ; 1                 ; OFF     ;
;      - i2c_slave:U2|bitcnt[1]       ; 1                 ; OFF     ;
;      - i2c_slave:U2|bitcnt[2]       ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[7]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_2[6]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[7]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[4]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[3]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[1]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[5]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[6]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[2]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|mem_3[0]        ; 1                 ; OFF     ;
;      - i2c_slave:U2|got_ACK         ; 1                 ; OFF     ;
;      - i2c_slave:U2|start_or_stop~0 ; 0                 ; OFF     ;
;      - i2c_slave:U2|SDA_shadow~0    ; 0                 ; OFF     ;
;      - i2c_slave:U2|bitcnt[3]       ; 1                 ; OFF     ;
;      - i2c_slave:U2|SDAr            ; 1                 ; OFF     ;
; Switch_singal                       ;                   ;         ;
;      - switch_jitter:U4|state.IDEL  ; 1                 ; ON      ;
;      - switch_jitter:U4|Selector3~0 ; 1                 ; ON      ;
+-------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                   ;
+------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; Name                                     ; Location      ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; RTC:time_1MHz|counter~13                 ; LC_X10_Y5_N8  ; 6       ; Sync. clear               ; no     ; --                   ; --               ;
; RTC:time_1MHz|stime_r                    ; LC_X10_Y6_N8  ; 28      ; Clock                     ; yes    ; Global Clock         ; GCLK7            ;
; SCL                                      ; PIN_100       ; 39      ; Clock                     ; yes    ; Global Clock         ; GCLK2            ;
; clk                                      ; PIN_10        ; 229     ; Clock                     ; yes    ; Global Clock         ; GCLK0            ;
; emc:U1|r                                 ; LC_X8_Y6_N6   ; 245     ; Async. clear, Async. load ; yes    ; Global Clock         ; GCLK1            ;
; i2c_data:U3|Decoder0~10                  ; LC_X6_Y12_N9  ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~11                  ; LC_X5_Y9_N8   ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~3                   ; LC_X6_Y13_N2  ; 6       ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~5                   ; LC_X6_Y9_N2   ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~6                   ; LC_X10_Y10_N2 ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~7                   ; LC_X5_Y9_N5   ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~8                   ; LC_X5_Y9_N9   ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_data:U3|Decoder0~9                   ; LC_X6_Y9_N8   ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_slave:U2|SDA_shadow~0                ; LC_X1_Y13_N6  ; 1       ; Latch enable              ; no     ; --                   ; --               ;
; i2c_slave:U2|bitcnt[3]                   ; LC_X5_Y9_N2   ; 19      ; Clock enable              ; no     ; --                   ; --               ;
; i2c_slave:U2|incycle                     ; LC_X8_Y6_N1   ; 18      ; Async. clear              ; yes    ; Global Clock         ; GCLK3            ;
; i2c_slave:U2|start_or_stop~0             ; LC_X1_Y13_N4  ; 1       ; Async. clear              ; no     ; --                   ; --               ;
; pulse_generation:U6|cnt[2]~68            ; LC_X11_Y10_N6 ; 33      ; Sync. load                ; no     ; --                   ; --               ;
; pulse_generation:U6|cnt~36               ; LC_X11_Y13_N9 ; 33      ; Sync. clear               ; no     ; --                   ; --               ;
; switch_jitter:U4|counter[24]~54          ; LC_X6_Y2_N2   ; 25      ; Clock enable              ; no     ; --                   ; --               ;
; switch_jitter:U4|state.DONE              ; LC_X7_Y2_N4   ; 29      ; Sync. clear               ; no     ; --                   ; --               ;
; trigger_singal_generator:U5|LessThan2~0  ; LC_X18_Y8_N8  ; 27      ; Sync. clear               ; no     ; --                   ; --               ;
; trigger_singal_generator:U5|Rload~4      ; LC_X9_Y13_N6  ; 11      ; Clock enable              ; no     ; --                   ; --               ;
; trigger_singal_generator:U5|counter[4]~2 ; LC_X7_Y4_N5   ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; trigger_singal_generator:U5|latch_r      ; LC_X8_Y4_N2   ; 29      ; Clock enable              ; no     ; --                   ; --               ;
+------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+


+------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                              ;
+-----------------------+--------------+---------+----------------------+------------------+
; Name                  ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-----------------------+--------------+---------+----------------------+------------------+
; RTC:time_1MHz|stime_r ; LC_X10_Y6_N8 ; 28      ; Global Clock         ; GCLK7            ;
; SCL                   ; PIN_100      ; 39      ; Global Clock         ; GCLK2            ;
; clk                   ; PIN_10       ; 229     ; Global Clock         ; GCLK0            ;
; emc:U1|r              ; LC_X8_Y6_N6  ; 245     ; Global Clock         ; GCLK1            ;
; i2c_slave:U2|incycle  ; LC_X8_Y6_N1  ; 18      ; Global Clock         ; GCLK3            ;
+-----------------------+--------------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_data:U3|frequency_r[14]                                                                                                                                                       ; 51      ;
; i2c_data:U3|frequency_r[0]                                                                                                                                                        ; 48      ;
; i2c_data:U3|frequency_r[1]                                                                                                                                                        ; 44      ;
; i2c_data:U3|frequency_r[3]                                                                                                                                                        ; 42      ;
; i2c_data:U3|frequency_r[4]                                                                                                                                                        ; 41      ;
; i2c_data:U3|frequency_r[2]                                                                                                                                                        ; 41      ;
; i2c_data:U3|frequency_r[7]                                                                                                                                                        ; 35      ;
; i2c_data:U3|frequency_r[6]                                                                                                                                                        ; 34      ;
; i2c_data:U3|frequency_r[5]                                                                                                                                                        ; 34      ;
; pulse_generation:U6|cnt[2]~68                                                                                                                                                     ; 33      ;
; pulse_generation:U6|cnt~36                                                                                                                                                        ; 33      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|sel[9]~0                                              ; 30      ;
; i2c_data:U3|frequency_r[10]                                                                                                                                                       ; 29      ;
; switch_jitter:U4|state.DONE                                                                                                                                                       ; 29      ;
; trigger_singal_generator:U5|latch_r                                                                                                                                               ; 29      ;
; i2c_data:U3|frequency_r[9]                                                                                                                                                        ; 28      ;
; i2c_data:U3|frequency_r[8]                                                                                                                                                        ; 28      ;
; trigger_singal_generator:U5|LessThan2~0                                                                                                                                           ; 27      ;
; i2c_data:U3|frequency_r[15]                                                                                                                                                       ; 26      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[198]~4                                        ; 26      ;
; switch_jitter:U4|counter[24]~54                                                                                                                                                   ; 25      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[126]~0                                        ; 24      ;
; i2c_data:U3|frequency_r[13]                                                                                                                                                       ; 23      ;
; i2c_data:U3|frequency_r[11]                                                                                                                                                       ; 22      ;
; i2c_data:U3|frequency_r[12]                                                                                                                                                       ; 21      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|sel[9]                                                ; 20      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[144]~3                                        ; 19      ;
; i2c_slave:U2|bitcnt[3]                                                                                                                                                            ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~0             ; 19      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[72]~1                                         ; 18      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[1]~0             ; 17      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~0             ; 17      ;
; i2c_data:U3|Decoder0~11                                                                                                                                                           ; 16      ;
; i2c_data:U3|Decoder0~10                                                                                                                                                           ; 16      ;
; i2c_data:U3|Decoder0~9                                                                                                                                                            ; 16      ;
; i2c_data:U3|Decoder0~8                                                                                                                                                            ; 16      ;
; i2c_data:U3|Decoder0~7                                                                                                                                                            ; 16      ;
; i2c_data:U3|Decoder0~6                                                                                                                                                            ; 16      ;
; i2c_data:U3|Decoder0~5                                                                                                                                                            ; 16      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~0             ; 16      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|selnose[336]                                          ; 14      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|sel[5]~2                                              ; 14      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~0             ; 14      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~0             ; 14      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[216]~5                                        ; 13      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|sel[5]                                                ; 13      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[1]~0             ; 13      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_lec:add_sub_11|add_sub_cella[1]~0             ; 13      ;
; trigger_singal_generator:U5|state.CHG                                                                                                                                             ; 12      ;
; i2c_slave:U2|bitcnt[0]                                                                                                                                                            ; 12      ;
; emc:U1|cnt[1]                                                                                                                                                                     ; 12      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[1]~0             ; 12      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_kec:add_sub_10|add_sub_cella[1]~0             ; 12      ;
; trigger_singal_generator:U5|Rload~4                                                                                                                                               ; 11      ;
; trigger_singal_generator:U5|LessThan0~1                                                                                                                                           ; 11      ;
; trigger_singal_generator:U5|state.RTN                                                                                                                                             ; 11      ;
; i2c_slave:U2|bitcnt[1]                                                                                                                                                            ; 11      ;
; emc:U1|Equal2~2                                                                                                                                                                   ; 11      ;
; emc:U1|cnt[0]                                                                                                                                                                     ; 11      ;
; i2c_slave:U2|mem_2[1]                                                                                                                                                             ; 11      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[1]~0              ; 11      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9|add_sub_cella[1]~0              ; 11      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[54]~2                                         ; 10      ;
; i2c_slave:U2|bitcnt[2]                                                                                                                                                            ; 10      ;
; i2c_slave:U2|mem_2[0]                                                                                                                                                             ; 10      ;
; i2c_slave:U2|mem_2[2]                                                                                                                                                             ; 10      ;
; i2c_slave:U2|mem_2[3]                                                                                                                                                             ; 10      ;
; i2c_slave:U2|mem_2[4]                                                                                                                                                             ; 10      ;
; i2c_slave:U2|mem_1[1]                                                                                                                                                             ; 10      ;
; i2c_slave:U2|mem_1[4]                                                                                                                                                             ; 10      ;
; i2c_slave:U2|mem_2[5]                                                                                                                                                             ; 10      ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[1]~0              ; 10      ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_bdc:add_sub_8|add_sub_cella[1]~0              ; 10      ;
; i2c_slave:U2|mem_3[0]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[2]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[6]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[5]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[1]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[3]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[4]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_3[7]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_2[6]                                                                                                                                                             ; 9       ;
; i2c_slave:U2|mem_2[7]                                                                                                                                                             ; 9       ;
; switch_jitter:U4|switch_trigger_r                                                                                                                                                 ; 9       ;
; i2c_slave:U2|order[0]                                                                                                                                                             ; 9       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[1]~0              ; 9       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_adc:add_sub_7|add_sub_cella[1]~0              ; 9       ;
; i2c_slave:U2|mem_3[7]~1                                                                                                                                                           ; 8       ;
; i2c_slave:U2|mem_3[7]~0                                                                                                                                                           ; 8       ;
; trigger_singal_generator:U5|counter[4]~2                                                                                                                                          ; 8       ;
; i2c_slave:U2|mem_1[7]~1                                                                                                                                                           ; 8       ;
; i2c_slave:U2|mem_1[7]~0                                                                                                                                                           ; 8       ;
; i2c_slave:U2|mem_2[5]~1                                                                                                                                                           ; 8       ;
; i2c_slave:U2|mem_2[5]~0                                                                                                                                                           ; 8       ;
; i2c_data:U3|multi_pulse_r                                                                                                                                                         ; 8       ;
; i2c_slave:U2|mem_1[0]                                                                                                                                                             ; 8       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~0              ; 8       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~0              ; 8       ;
; pulse_generation:U6|cnt[14]                                                                                                                                                       ; 8       ;
; pulse_generation:U6|cnt[13]                                                                                                                                                       ; 8       ;
; pulse_generation:U6|cnt[12]                                                                                                                                                       ; 8       ;
; pulse_generation:U6|cnt[11]                                                                                                                                                       ; 8       ;
; pulse_generation:U6|cnt[10]                                                                                                                                                       ; 8       ;
; pulse_generation:U6|cnt[9]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[8]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[7]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[6]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[5]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[4]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[3]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[2]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[1]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[0]                                                                                                                                                        ; 8       ;
; pulse_generation:U6|cnt[15]                                                                                                                                                       ; 8       ;
; pulse_generation:U6|cnt[16]                                                                                                                                                       ; 8       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~0              ; 7       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~0              ; 7       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|sel[1]~1                                              ; 6       ;
; RTC:time_1MHz|counter~13                                                                                                                                                          ; 6       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|sel[1]                                                ; 6       ;
; i2c_data:U3|Decoder0~4                                                                                                                                                            ; 6       ;
; trigger_singal_generator:U5|counter[7]                                                                                                                                            ; 6       ;
; i2c_data:U3|Decoder0~3                                                                                                                                                            ; 6       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~0              ; 6       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~0              ; 6       ;
; SDA~0                                                                                                                                                                             ; 5       ;
; i2c_slave:U2|always3~3                                                                                                                                                            ; 5       ;
; i2c_slave:U2|SDAr                                                                                                                                                                 ; 5       ;
; i2c_data:U3|enable_trigger_r[1]                                                                                                                                                   ; 5       ;
; i2c_data:U3|enable_trigger_r[0]                                                                                                                                                   ; 5       ;
; trigger_singal_generator:U5|Selector4~0                                                                                                                                           ; 5       ;
; i2c_slave:U2|data_phase                                                                                                                                                           ; 5       ;
; i2c_slave:U2|order[1]                                                                                                                                                             ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_26|add_sub_cella[1]~73            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~67            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~67            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_26|add_sub_cella[1]~48            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~62            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~42            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[1]~57            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~42            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[1]~57            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18|add_sub_cella[1]~67            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~37            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~72            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[1]~32            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~67            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[1]~32            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18|add_sub_cella[1]~42            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~62            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[1]~27             ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~47            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~62            ; 5       ;
; trigger_singal_generator:U5|LessThan2~122                                                                                                                                         ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[1]~27             ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~42            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_lec:add_sub_11|add_sub_cella[1]~57            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~37            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~37            ; 5       ;
; trigger_singal_generator:U5|LessThan2~97                                                                                                                                          ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_lec:add_sub_11|add_sub_cella[1]~32            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_kec:add_sub_10|add_sub_cella[1]~32            ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9|add_sub_cella[1]~32             ; 5       ;
; trigger_singal_generator:U5|LessThan2~72                                                                                                                                          ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~0              ; 5       ;
; pulse_generation:U6|Add5~72                                                                                                                                                       ; 5       ;
; pulse_generation:U6|Add3~72                                                                                                                                                       ; 5       ;
; pulse_generation:U6|Add1~72                                                                                                                                                       ; 5       ;
; pulse_generation:U6|LessThan6~72                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan4~72                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan2~72                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan5~67                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan3~67                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan1~67                                                                                                                                                  ; 5       ;
; trigger_singal_generator:U5|LessThan2~47                                                                                                                                          ; 5       ;
; pulse_generation:U6|Add5~47                                                                                                                                                       ; 5       ;
; pulse_generation:U6|Add3~47                                                                                                                                                       ; 5       ;
; pulse_generation:U6|Add1~47                                                                                                                                                       ; 5       ;
; pulse_generation:U6|LessThan6~47                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan4~47                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan2~47                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan5~42                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan3~42                                                                                                                                                  ; 5       ;
; pulse_generation:U6|LessThan1~42                                                                                                                                                  ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~0              ; 5       ;
; switch_jitter:U4|counter[1]~56                                                                                                                                                    ; 5       ;
; emc:U1|Add0~37                                                                                                                                                                    ; 5       ;
; trigger_singal_generator:U5|tock[17]~35                                                                                                                                           ; 5       ;
; trigger_singal_generator:U5|tock[12]~25                                                                                                                                           ; 5       ;
; trigger_singal_generator:U5|tock[7]~15                                                                                                                                            ; 5       ;
; trigger_singal_generator:U5|tock[2]~5                                                                                                                                             ; 5       ;
; switch_jitter:U4|counter[6]~25                                                                                                                                                    ; 5       ;
; switch_jitter:U4|counter[16]~15                                                                                                                                                   ; 5       ;
; switch_jitter:U4|counter[11]~5                                                                                                                                                    ; 5       ;
; pulse_generation:U6|cnt[10]~59                                                                                                                                                    ; 5       ;
; pulse_generation:U6|cnt[5]~49                                                                                                                                                     ; 5       ;
; pulse_generation:U6|cnt[0]~39                                                                                                                                                     ; 5       ;
; pulse_generation:U6|cnt[15]~35                                                                                                                                                    ; 5       ;
; pulse_generation:U6|cnt[25]~19                                                                                                                                                    ; 5       ;
; pulse_generation:U6|cnt[20]~9                                                                                                                                                     ; 5       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|selnose[364]                                          ; 4       ;
; switch_jitter:U4|counter[24]~53                                                                                                                                                   ; 4       ;
; switch_jitter:U4|state.IDEL                                                                                                                                                       ; 4       ;
; switch_jitter:U4|state.WAIT                                                                                                                                                       ; 4       ;
; trigger_singal_generator:U5|dcnt[0]                                                                                                                                               ; 4       ;
; i2c_slave:U2|always3~1                                                                                                                                                            ; 4       ;
; i2c_slave:U2|op_read                                                                                                                                                              ; 4       ;
; trigger_singal_generator:U5|counter[6]                                                                                                                                            ; 4       ;
; trigger_singal_generator:U5|state.WAIT                                                                                                                                            ; 4       ;
; trigger_singal_generator:U5|state.00                                                                                                                                              ; 4       ;
; i2c_data:U3|enable_trigger_r[2]                                                                                                                                                   ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_26|add_sub_cella[1]~23            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~22            ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[1]~0              ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_bdc:add_sub_8|add_sub_cella[1]~22             ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_adc:add_sub_7|add_sub_cella[1]~22             ; 4       ;
; trigger_singal_generator:U5|LessThan2~22                                                                                                                                          ; 4       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_5dc:add_sub_2|add_sub_cella[1]~0              ; 4       ;
; pulse_generation:U6|Add5~22                                                                                                                                                       ; 4       ;
; pulse_generation:U6|Add3~22                                                                                                                                                       ; 4       ;
; pulse_generation:U6|Add1~22                                                                                                                                                       ; 4       ;
; pulse_generation:U6|LessThan6~22                                                                                                                                                  ; 4       ;
; pulse_generation:U6|LessThan4~22                                                                                                                                                  ; 4       ;
; pulse_generation:U6|LessThan2~22                                                                                                                                                  ; 4       ;
; trigger_singal_generator:U5|tock[22]~45                                                                                                                                           ; 4       ;
; switch_jitter:U4|counter[24]                                                                                                                                                      ; 4       ;
; i2c_slave:U2|SDA_shadow                                                                                                                                                           ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[220]~308                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[380]~197                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[220]~58                                      ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[364]~183                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[348]~171                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[204]~45                                      ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[332]~159                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[316]~148                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[300]~137                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[284]~127                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[268]~117                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[252]~107                                     ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[236]~98                                      ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[204]~74                                      ; 3       ;
; switch_jitter:U4|state.RUN                                                                                                                                                        ; 3       ;
; trigger_singal_generator:U5|dcnt[1]                                                                                                                                               ; 3       ;
; i2c_slave:U2|Decoder0~6                                                                                                                                                           ; 3       ;
; i2c_slave:U2|Decoder0~5                                                                                                                                                           ; 3       ;
; i2c_slave:U2|Decoder0~4                                                                                                                                                           ; 3       ;
; i2c_slave:U2|Decoder0~3                                                                                                                                                           ; 3       ;
; i2c_slave:U2|Decoder0~2                                                                                                                                                           ; 3       ;
; i2c_slave:U2|Decoder0~1                                                                                                                                                           ; 3       ;
; i2c_slave:U2|Decoder0~0                                                                                                                                                           ; 3       ;
; i2c_slave:U2|adr_match                                                                                                                                                            ; 3       ;
; trigger_singal_generator:U5|LessThan1~1                                                                                                                                           ; 3       ;
; trigger_singal_generator:U5|counter[2]                                                                                                                                            ; 3       ;
; trigger_singal_generator:U5|counter[3]                                                                                                                                            ; 3       ;
; trigger_singal_generator:U5|counter[4]                                                                                                                                            ; 3       ;
; trigger_singal_generator:U5|counter[5]                                                                                                                                            ; 3       ;
; i2c_data:U3|Decoder0~2                                                                                                                                                            ; 3       ;
; i2c_slave:U2|mem_1[6]                                                                                                                                                             ; 3       ;
; i2c_slave:U2|mem_1[5]                                                                                                                                                             ; 3       ;
; i2c_slave:U2|order[2]                                                                                                                                                             ; 3       ;
; pulse_generation:U6|Pulse_2~4                                                                                                                                                     ; 3       ;
; WideOr0~0                                                                                                                                                                         ; 3       ;
; i2c_data:U3|enable_trigger_r[3]                                                                                                                                                   ; 3       ;
; i2c_data:U3|enable_trigger_r[4]                                                                                                                                                   ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~17            ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~17            ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18|add_sub_cella[1]~17            ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[1]~17             ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~17             ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~17             ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~17            ; 3       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~17             ; 3       ;
; RTC:time_1MHz|counter[5]                                                                                                                                                          ; 3       ;
; RTC:time_1MHz|counter[4]                                                                                                                                                          ; 3       ;
; RTC:time_1MHz|counter[3]                                                                                                                                                          ; 3       ;
; RTC:time_1MHz|counter[2]                                                                                                                                                          ; 3       ;
; RTC:time_1MHz|counter[1]                                                                                                                                                          ; 3       ;
; pulse_generation:U6|LessThan5~17                                                                                                                                                  ; 3       ;
; pulse_generation:U6|LessThan3~17                                                                                                                                                  ; 3       ;
; pulse_generation:U6|LessThan1~17                                                                                                                                                  ; 3       ;
; trigger_singal_generator:U5|tock[26]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[25]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[24]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[23]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[22]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[21]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[20]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[19]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[18]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[17]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[16]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[15]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[14]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[13]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[12]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[11]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[10]                                                                                                                                              ; 3       ;
; trigger_singal_generator:U5|tock[9]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[8]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[7]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[6]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[5]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[4]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[3]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[2]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[1]                                                                                                                                               ; 3       ;
; trigger_singal_generator:U5|tock[0]                                                                                                                                               ; 3       ;
; switch_jitter:U4|counter[23]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[22]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[21]~39                                                                                                                                                   ; 3       ;
; switch_jitter:U4|counter[21]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[20]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[19]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[18]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[17]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[8]                                                                                                                                                       ; 3       ;
; switch_jitter:U4|counter[7]                                                                                                                                                       ; 3       ;
; switch_jitter:U4|counter[6]                                                                                                                                                       ; 3       ;
; switch_jitter:U4|counter[16]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[15]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[14]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[13]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[12]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[11]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[10]                                                                                                                                                      ; 3       ;
; switch_jitter:U4|counter[9]                                                                                                                                                       ; 3       ;
; trigger_singal_generator:U5|Add0~18                                                                                                                                               ; 3       ;
; pulse_generation:U6|cnt[32]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[31]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[30]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[29]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[28]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[27]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[26]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[25]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[24]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[23]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[22]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[21]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[20]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[19]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[18]                                                                                                                                                       ; 3       ;
; pulse_generation:U6|cnt[17]                                                                                                                                                       ; 3       ;
; Switch_singal                                                                                                                                                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[210]~319                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[211]~318                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[212]~317                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[213]~316                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[214]~315                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[215]~314                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[216]~313                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[217]~312                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[218]~311                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[219]~310                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[165]~309                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[166]~307                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[167]~305                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[168]~304                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[169]~303                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[170]~302                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[385]~297                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[225]~126                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[386]~294                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[226]~124                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[369]~293                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[387]~290                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[227]~121                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[370]~289                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[209]~120                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[353]~288                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[388]~285                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[228]~118                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[371]~284                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[210]~117                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[192]~116                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[354]~283                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[337]~282                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[389]~279                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[229]~114                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[372]~278                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[211]~113                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[193]~112                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[355]~277                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[338]~276                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[321]~275                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[390]~272                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[230]~110                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[373]~271                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[212]~109                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[194]~108                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[356]~270                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[339]~269                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[176]                                         ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[322]~268                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[305]~267                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[391]~265                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[231]~106                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[374]~264                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[213]~105                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[195]~104                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[357]~263                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[340]~262                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[177]~103                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[323]~261                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[306]~260                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[289]~259                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[392]~256                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[232]~101                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[375]~255                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[214]~100                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[196]~99                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[358]~254                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[341]~253                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[178]~98                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[324]~252                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[160]~97                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[307]~251                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[290]~250                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[273]~249                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[393]~246                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[233]~95                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[376]~245                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[215]~94                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[197]~93                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[359]~244                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[342]~243                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[179]~92                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[325]~242                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[161]~91                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[308]~241                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[291]~240                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[274]~239                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[257]~238                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[394]~235                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[234]~89                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[377]~234                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[216]~88                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[198]~87                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[360]~233                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[343]~232                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[180]~86                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[326]~231                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[162]~85                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[309]~230                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[144]                                         ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[292]~229                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[275]~228                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[258]~227                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[241]~226                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[395]~223                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[235]~83                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[378]~222                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[217]~82                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[199]~81                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[361]~221                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[344]~220                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[181]~80                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[327]~219                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[163]~79                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[310]~218                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[145]~78                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[293]~217                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[276]~216                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[259]~215                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[242]~214                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[225]~213                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]               ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[396]~211                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[236]~76                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[379]~210                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[218]~75                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[200]~74                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[362]~209                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[345]~208                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[182]~73                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[328]~207                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[164]~72                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[311]~206                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[146]~71                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[128]~70                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[294]~205                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[277]~204                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[260]~203                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[243]~202                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[226]~201                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[219]~66                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[201]~65                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[363]~196                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[346]~195                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[183]~64                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[329]~194                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[165]~63                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[312]~193                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[147]~62                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[129]~61                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[295]~192                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[278]~191                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[261]~190                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[244]~189                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[227]~188                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[209]~187                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[234]                                          ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[202]~57                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[347]~182                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[184]~56                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[330]~181                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[166]~55                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[313]~180                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[148]~54                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[130]~53                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[296]~179                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[279]~178                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[112]                                         ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[262]~177                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[245]~176                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[228]~175                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[203]~51                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[185]~50                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[331]~170                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[167]~49                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[314]~169                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[149]~48                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[131]~47                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[297]~168                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[280]~167                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[113]~46                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[263]~166                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[246]~165                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[229]~164                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[193]~163                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[186]~44                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[168]~43                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[315]~158                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[150]~42                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[132]~41                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[298]~157                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[281]~156                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[114]~40                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[264]~155                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[96]                                          ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[247]~154                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[230]~153                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[194]~152                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[176]                                         ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[187]~39                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[169]~38                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[151]~37                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[133]~36                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[299]~147                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[282]~146                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[115]~35                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[265]~145                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[97]~34                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[248]~144                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[231]~143                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[195]~142                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[177]~141                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[170]~33                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[152]~32                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[134]~31                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[283]~136                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[116]~30                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[266]~135                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[98]~29                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[249]~134                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[80]~28                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[232]~133                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[196]~132                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[178]~131                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[160]                                         ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[153]~27                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[135]~26                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[117]~25                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[267]~126                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[99]~24                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[250]~125                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[81]~23                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[233]~124                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[197]~123                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[179]~122                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[161]~121                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[136]~22                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[118]~21                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[100]~20                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[251]~116                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[82]~19                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[64]~18                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[234]~115                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[198]~114                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[180]~113                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[162]~112                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[144]~111                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[119]~17                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[101]~16                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[83]~15                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[65]~14                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[235]~106                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[199]~105                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[181]~104                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[163]~103                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[145]~102                                     ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[102]~13                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[84]~12                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[66]~11                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[48]~10                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[200]~97                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[182]~96                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[164]~95                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[146]~94                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[128]                                         ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[85]~9                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[67]~8                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[49]~7                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[201]~90                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[183]~89                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[147]~88                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[129]~87                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[68]~6                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[50]~5                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[32]~4                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[202]~84                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[184]~83                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[148]~82                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[130]~81                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[112]~80                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[51]~3                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[33]~2                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[203]~79                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[185]~78                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[149]~77                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[131]~76                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[113]~75                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[34]~1                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[16]                                          ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[186]~73                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[150]~72                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[132]~71                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[114]~70                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[96]                                          ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[17]~0                                        ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[187]~69                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[151]~68                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[133]~67                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[115]~66                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[97]~65                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[152]~64                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[134]~63                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[116]~62                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[98]~61                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[80]                                          ; 2       ;
; i2c_data:U3|pulse_delay_2_r[0]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[0]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[153]~60                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[135]~59                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[117]~58                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[99]~57                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[81]~56                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[0]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[1]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[1]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[136]~55                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[118]~54                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[100]~53                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[82]~52                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[64]                                          ; 2       ;
; i2c_data:U3|pulse_delay_0_r[1]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[2]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[2]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[119]~51                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[101]~50                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[83]~49                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[65]~48                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[2]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[3]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[3]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[102]~47                                      ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[84]~46                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[66]~45                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[48]                                          ; 2       ;
; i2c_data:U3|pulse_delay_0_r[3]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[4]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[4]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[85]~44                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[67]~43                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[49]~42                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[4]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[5]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[5]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[68]~41                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[50]~40                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[32]                                          ; 2       ;
; i2c_data:U3|pulse_delay_0_r[5]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[6]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[6]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[51]~39                                       ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[33]~38                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[6]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[7]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[7]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[34]~37                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[7]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[8]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[8]                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[17]~36                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[8]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[9]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_1_r[9]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_0_r[9]                                                                                                                                                    ; 2       ;
; i2c_data:U3|pulse_delay_2_r[10]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_1_r[10]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_0_r[10]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_2_r[11]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_1_r[11]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_0_r[11]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_2_r[12]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_1_r[12]                                                                                                                                                   ; 2       ;
; RTC:time_1MHz|counter~12                                                                                                                                                          ; 2       ;
; i2c_data:U3|pulse_delay_0_r[12]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_2_r[13]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_1_r[13]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_0_r[13]                                                                                                                                                   ; 2       ;
; switch_jitter:U4|Selector3~0                                                                                                                                                      ; 2       ;
; switch_jitter:U4|counter[24]~52                                                                                                                                                   ; 2       ;
; switch_jitter:U4|counter[24]~51                                                                                                                                                   ; 2       ;
; trigger_singal_generator:U5|Selector3~0                                                                                                                                           ; 2       ;
; trigger_singal_generator:U5|Selector1~0                                                                                                                                           ; 2       ;
; i2c_data:U3|pulse_delay_2_r[14]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_1_r[14]                                                                                                                                                   ; 2       ;
; trigger_singal_generator:U5|internal_singal                                                                                                                                       ; 2       ;
; i2c_data:U3|pulse_delay_0_r[14]                                                                                                                                                   ; 2       ;
; switch_jitter:U4|LessThan0~6                                                                                                                                                      ; 2       ;
; switch_jitter:U4|LessThan0~5                                                                                                                                                      ; 2       ;
; switch_jitter:U4|LessThan0~4                                                                                                                                                      ; 2       ;
; trigger_singal_generator:U5|dcnt[2]                                                                                                                                               ; 2       ;
; trigger_singal_generator:U5|counter[4]~3                                                                                                                                          ; 2       ;
; trigger_singal_generator:U5|counter[4]~0                                                                                                                                          ; 2       ;
; trigger_singal_generator:U5|counter[1]                                                                                                                                            ; 2       ;
; i2c_slave:U2|always3~2                                                                                                                                                            ; 2       ;
; i2c_slave:U2|always3~0                                                                                                                                                            ; 2       ;
; i2c_data:U3|pulse_delay_2_r[15]                                                                                                                                                   ; 2       ;
; i2c_data:U3|pulse_delay_1_r[15]                                                                                                                                                   ; 2       ;
; emc:U1|cnt[2]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[3]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[4]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[5]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[6]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[7]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[8]                                                                                                                                                                     ; 2       ;
; emc:U1|cnt[9]                                                                                                                                                                     ; 2       ;
; trigger_singal_generator:U5|trigger_r                                                                                                                                             ; 2       ;
; i2c_data:U3|pulse_delay_0_r[15]                                                                                                                                                   ; 2       ;
; i2c_data:U3|Decoder0~1                                                                                                                                                            ; 2       ;
; i2c_slave:U2|mem_1[2]                                                                                                                                                             ; 2       ;
; i2c_slave:U2|mem_1[3]                                                                                                                                                             ; 2       ;
; i2c_slave:U2|mem_1[7]                                                                                                                                                             ; 2       ;
; i2c_data:U3|enable_trigger_r[5]                                                                                                                                                   ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~10            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~5             ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~12            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~15            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~10            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~12             ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~12            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~5             ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~12            ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~0             ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~12             ; 2       ;
; RTC:time_1MHz|counter[3]~7                                                                                                                                                        ; 2       ;
; RTC:time_1MHz|counter[0]                                                                                                                                                          ; 2       ;
; switch_jitter:U4|counter[3]                                                                                                                                                       ; 2       ;
; switch_jitter:U4|counter[2]                                                                                                                                                       ; 2       ;
; switch_jitter:U4|counter[5]                                                                                                                                                       ; 2       ;
; switch_jitter:U4|counter[4]                                                                                                                                                       ; 2       ;
; pulse_generation:U6|cnt[30]~29                                                                                                                                                    ; 2       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~82            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[1]~77            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[1]~72            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[1]~62            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[1]~87            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[1]~82            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[1]~52             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~37             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~32             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9|add_sub_cella[1]~57             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~27             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[1]~22             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_adc:add_sub_7|add_sub_cella[1]~46             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[221]~306                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[400]~301                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[240]~130                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25|add_sub_cella[0]               ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]               ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[401]~300                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[241]~129                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[384]~299                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[224]~128                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[402]~298                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[242]~127                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[368]~296                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~COUTCOUT1_122 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[403]~295                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[243]~125                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[208]~123                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[352]~292                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[404]~291                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[244]~122                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~COUTCOUT1_114 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[336]~287                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[405]~286                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[245]~119                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[320]~281                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[406]~280                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[246]~115                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~COUTCOUT1_106 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]               ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[304]~274                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[407]~273                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[247]~111                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[288]                                         ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[408]~266                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[248]~107                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[272]~258                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[409]~257                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[249]~102                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[256]~248                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[410]~247                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[250]~96                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~COUTCOUT1_90  ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]               ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[240]~237                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~COUTCOUT1_130 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[411]~236                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[251]~90                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[224]~225                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[412]~224                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[252]~84                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~COUTCOUT1_122 ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~COUT          ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[413]~212                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[253]~77                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[208]                                         ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[414]~200                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[414]~199                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[254]~69                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[254]~68                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[397]~198                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[237]~67                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~COUTCOUT1_80   ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~COUT           ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]                ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[398]~186                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[398]~185                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[238]~60                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[238]~59                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[381]~184                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[192]                                         ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_26|add_sub_cella[1]~5             ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[382]~174                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[382]~173                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[221]~52                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[365]~172                                     ; 1       ;
; trigger_singal_generator:U5|tick[1]~25                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[366]~162                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[366]~161                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[349]~160                                     ; 1       ;
; trigger_singal_generator:U5|tick[2]~24                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[350]~151                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[350]~150                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[333]~149                                     ; 1       ;
; trigger_singal_generator:U5|tick[3]~23                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[334]~140                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[334]~139                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[317]~138                                     ; 1       ;
; trigger_singal_generator:U5|tick[4]~22                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[318]~130                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[318]~129                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[301]~128                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~COUTCOUT1_56   ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~COUT           ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]                ; 1       ;
; trigger_singal_generator:U5|tick[5]~21                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[302]~120                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[302]~119                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[285]~118                                     ; 1       ;
; trigger_singal_generator:U5|tick[6]~20                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[286]~110                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[286]~109                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[269]~108                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~COUTCOUT1_48   ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~COUT           ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]                ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~COUTCOUT1_85   ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~COUT           ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]                ; 1       ;
; trigger_singal_generator:U5|tick[7]~19                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[270]~101                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[270]~100                                     ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[253]~99                                      ; 1       ;
; trigger_singal_generator:U5|tick[8]~18                                                                                                                                            ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[254]~93                                      ; 1       ;
; trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|StageOut[254]~92                                      ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; C4s                         ; 1,382 / 8,840 ( 16 % )  ;
; Direct links                ; 580 / 11,506 ( 5 % )    ;
; Global clocks               ; 5 / 8 ( 63 % )          ;
; LAB clocks                  ; 46 / 156 ( 29 % )       ;
; LUT chains                  ; 49 / 2,619 ( 2 % )      ;
; Local interconnects         ; 2,596 / 11,506 ( 23 % ) ;
; M4K buffers                 ; 0 / 468 ( 0 % )         ;
; R4s                         ; 1,175 / 7,520 ( 16 % )  ;
+-----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 8.53) ; Number of LABs  (Total = 186) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 9                             ;
; 2                                          ; 5                             ;
; 3                                          ; 7                             ;
; 4                                          ; 2                             ;
; 5                                          ; 2                             ;
; 6                                          ; 5                             ;
; 7                                          ; 10                            ;
; 8                                          ; 7                             ;
; 9                                          ; 17                            ;
; 10                                         ; 122                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.02) ; Number of LABs  (Total = 186) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 59                            ;
; 1 Async. load                      ; 4                             ;
; 1 Clock                            ; 64                            ;
; 1 Clock enable                     ; 37                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 4                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 8                             ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 7.63) ; Number of LABs  (Total = 186) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 1                             ;
; 1                                           ; 10                            ;
; 2                                           ; 19                            ;
; 3                                           ; 10                            ;
; 4                                           ; 2                             ;
; 5                                           ; 2                             ;
; 6                                           ; 5                             ;
; 7                                           ; 8                             ;
; 8                                           ; 8                             ;
; 9                                           ; 49                            ;
; 10                                          ; 66                            ;
; 11                                          ; 5                             ;
; 12                                          ; 0                             ;
; 13                                          ; 0                             ;
; 14                                          ; 0                             ;
; 15                                          ; 0                             ;
; 16                                          ; 0                             ;
; 17                                          ; 0                             ;
; 18                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.46) ; Number of LABs  (Total = 186) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 17                            ;
; 2                                               ; 15                            ;
; 3                                               ; 8                             ;
; 4                                               ; 4                             ;
; 5                                               ; 9                             ;
; 6                                               ; 21                            ;
; 7                                               ; 23                            ;
; 8                                               ; 33                            ;
; 9                                               ; 21                            ;
; 10                                              ; 29                            ;
; 11                                              ; 2                             ;
; 12                                              ; 0                             ;
; 13                                              ; 0                             ;
; 14                                              ; 0                             ;
; 15                                              ; 0                             ;
; 16                                              ; 0                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.10) ; Number of LABs  (Total = 186) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 9                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 9                             ;
; 9                                            ; 4                             ;
; 10                                           ; 11                            ;
; 11                                           ; 4                             ;
; 12                                           ; 11                            ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 9                             ;
; 16                                           ; 10                            ;
; 17                                           ; 19                            ;
; 18                                           ; 19                            ;
; 19                                           ; 21                            ;
; 20                                           ; 13                            ;
; 21                                           ; 7                             ;
; 22                                           ; 4                             ;
; 23                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                      ;
+-------------------------+----------------------+-------------------+
; Source Register         ; Destination Register ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; SCL                     ; i2c_slave:U2|incycle ; 1.262             ;
; i2c_slave:U2|SDA_shadow ; i2c_slave:U2|incycle ; 0.631             ;
; SDA                     ; i2c_slave:U2|incycle ; 0.631             ;
+-------------------------+----------------------+-------------------+
Note: This table only shows the top 3 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP1C3T100C8 for design "CtrlBox"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP1C3T100A8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~nCSO~ is reserved at location 6
    Info (169125): Pin ~ASDO~ is reserved at location 17
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CtrlBox.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186363): DQS I/O pins require 0 global routing resources
Info (186215): Automatically promoted signal "clk" to use Global clock in PIN 10
Info (186216): Automatically promoted some destinations of signal "SCL" to use Global clock
    Info (186217): Destination "i2c_slave:U2|start_or_stop~0" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|SDA_shadow~0" may be non-global or may not use global clock
Info (186228): Pin "SCL" drives global clock, but is not placed in a dedicated clock pin position
Info (186216): Automatically promoted some destinations of signal "RTC:time_1MHz|stime_r" to use Global clock
    Info (186217): Destination "RTC:time_1MHz|stime_r" may be non-global or may not use global clock
Info (186215): Automatically promoted signal "emc:U1|r" to use Global clock
Info (186216): Automatically promoted some destinations of signal "i2c_slave:U2|incycle" to use Global clock
    Info (186217): Destination "i2c_slave:U2|incycle" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|mem_2[5]~0" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|mem_2[5]~1" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|mem_1[7]~0" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|mem_1[7]~1" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|mem_3[7]~0" may be non-global or may not use global clock
    Info (186217): Destination "i2c_slave:U2|mem_3[7]~1" may be non-global or may not use global clock
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186391): Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info (176243): Finished moving registers into I/O cells, LUTs, and RAM blocks
Info (176235): Finished register packing
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.48 seconds.
Info (186079): Completed Fixed Delay Chain Operation
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (186079): Completed Auto Delay Chain Operation
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/shiha/Desktop/New FPGA ctrl/output_files/CtrlBox.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 865 megabytes
    Info: Processing ended: Thu Jun 23 16:48:56 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/shiha/Desktop/New FPGA ctrl/output_files/CtrlBox.fit.smsg.


