/*
 * Copyright (C) 2018 Rockchip, Inc. All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
 * the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef _HW_MEMMAP_H
#define _HW_MEMMAP_H
#define    CRYPTO_BASE_ADDR        0x10140000
#define    GRF_BASE                0x10300000
#define    GPIO1_BASE_ADDR         0x10310000
#define    GPIO2_BASE_ADDR         0x10320000
#define    GPIO3_BASE_ADDR         0x10330000
#define    TIMER_BASE_ADDR         0x10350000
#define    SARADC_BASE             0x1038C000
#define    PMU_BASE_ADDR           0x20010000
#define    GPIO0_BASE_ADDR         0x20030000
#define    PMU_GRF_BASE_ADDR       0x20060000
#define    CRU_BASE_ADDR           0x20200000
#define    NANDC_BASE_ADDR         0x30100000
#define    EMMC_BASE_ADDR          0x30110000
#define    SDMMC1_BASE_ADDR        0x30120000
#define    SDMMC0_BASE_ADDR        0x30130000
#define    USB_OTG_BASE_ADDR       0x30180000
#define    SFC_BASE_ADDR           0x301C0000
#define    CORE_GICC_BASE          0x32012000
#define    CORE_GICD_BASE          0x32011000
#define    SDRAM_ADDR              0x60000000
#endif

