sv xpm --include "../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl/verilog" --include "../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl" \
"C:/Xilinx/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl/verilog" --include "../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl" \
"../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/sim/vio_twm_ddrx.v" \

verilog xil_defaultlib "glbl.v"

nosort
