// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_b_e
//
// Generated
//  by:  wig
//  on:  Mon Sep 25 09:53:03 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bitsplice.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_b_e.v,v 1.2 2006/10/30 15:38:11 wig Exp $
// $Date: 2006/10/30 15:38:11 $
// $Log: inst_b_e.v,v $
// Revision 1.2  2006/10/30 15:38:11  wig
// Updated testcase bitsplice/rfe20060904a and added some bug testcases.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.93 2006/09/25 08:24:10 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of inst_b_e
//

// No user `defines in this module


module inst_b_e
//
// Generated Module inst_b
//
	(
		port_b,	// wire `s_def of signal to port_b
		port_b_2,	// wire `s_def_2 from port to signal
		port_b_3,	// wire port splice
		port_b_4,	// wire port splice 4
		port_b_5,	// wire port splice 4
		port_b_6,	// wire `s_def_6 (which is a slice!) to port_b
		port_b_7	// wire_7 only define
	);

	// Generated Module Inputs:
		input		port_b;
		input	[`s_def_2]	port_b_2;
		input	[`s_def_3f - `s_def_3t:0]	port_b_3;
		input	[`p_def_4f:`p_def_4t]	port_b_4;
		input	[`s_def_5h:0]	port_b_5;
		input	[3:0]	port_b_6;
		input	[`s20061030a_7_slice]	port_b_7;
	// Generated Wires:
		wire		port_b;
		wire	[`s_def_2]	port_b_2;
		wire	[`s_def_3f - `s_def_3t:0]	port_b_3;
		wire	[`p_def_4f:`p_def_4t]	port_b_4;
		wire	[`s_def_5h:0]	port_b_5;
		wire	[3:0]	port_b_6;
		wire	[`s20061030a_7_slice]	port_b_7;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for inst_ba
		ent_ba inst_ba (

		);
		// End of Generated Instance Port Map for inst_ba

		// Generated Instance Port Map for inst_bb
		ent_bb inst_bb (

		);
		// End of Generated Instance Port Map for inst_bb



endmodule
//
// End of Generated Module rtl of inst_b_e
//

//
//!End of Module/s
// --------------------------------------------------------------
