-- generated by newgenasym Thu Mar 11 17:05:49 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity con_sip762_3 is
    port (    
	L:         INOUT  STD_LOGIC;    
	N:         INOUT  STD_LOGIC;    
	PE:        INOUT  STD_LOGIC);
end con_sip762_3;
