#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f7124a5c540 .scope module, "SPI_Interface" "SPI_Interface" 2 5;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "MS_MODE";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "READ";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 8 "CONTROL";
    .port_info 6 /OUTPUT 8 "STATUS";
    .port_info 7 /INPUT 8 "INCOMING_DATA";
    .port_info 8 /OUTPUT 8 "OUTCOMING_DATA";
    .port_info 9 /INPUT 1 "MISO";
    .port_info 10 /OUTPUT 1 "MOSI";
    .port_info 11 /INOUT 1 "CS";
    .port_info 12 /INOUT 1 "S_CLK";
o0x77867877f668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x778678732408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5f7124ab2a70 .functor XNOR 1, o0x77867877f668, L_0x778678732408, C4<0>, C4<0>;
o0x778678784eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x5f7124ab2c00 .functor BUFZ 8, o0x778678784eb8, C4<00000000>, C4<00000000>, C4<00000000>;
o0x778678784ee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5f7124ab2d30 .functor XNOR 1, o0x778678784ee8, L_0x778678732408, C4<0>, C4<0>;
L_0x5f7124ab2ef0 .functor NOT 1, L_0x5f7124ab2e00, C4<0>, C4<0>, C4<0>;
o0x77867877f518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5f7124ab2fe0 .functor AND 1, o0x77867877f518, L_0x5f7124ab2ef0, C4<1>, C4<1>;
v0x5f7124a90690_0 .net "CLK", 0 0, o0x77867877f518;  0 drivers
o0x77867877b7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a90750_0 .net "CLR", 0 0, o0x77867877b7c8;  0 drivers
o0x77867877f548 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5f7124a90900_0 .net "CONTROL", 7 0, o0x77867877f548;  0 drivers
o0x778678784e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a909a0_0 .net "CS", 0 0, o0x778678784e58;  0 drivers
v0x5f7124a90a40_0 .net "HIGH", 0 0, L_0x778678732408;  1 drivers
v0x5f7124a90b30_0 .net "INCOMING_DATA", 7 0, o0x778678784eb8;  0 drivers
L_0x7786787323c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f7124a90c10_0 .net "LOW", 0 0, L_0x7786787323c0;  1 drivers
o0x77867877ff08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a90cb0_0 .net "MISO", 0 0, o0x77867877ff08;  0 drivers
v0x5f7124a90d50_0 .net "MOSI", 0 0, L_0x5f7124aa99c0;  1 drivers
v0x5f7124a90e80_0 .net "MS_MODE", 0 0, o0x778678784ee8;  0 drivers
v0x5f7124a90f20_0 .net "OUTCOMING_DATA", 7 0, L_0x5f7124ab2ae0;  1 drivers
v0x5f7124a91000_0 .net "RE", 0 0, v0x5f7124a769f0_0;  1 drivers
v0x5f7124a910a0_0 .net "READ", 0 0, o0x77867877f668;  0 drivers
o0x77867877d148 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5f7124a91140_0 .net "RECEIVER_BUFFER_DATA_I", 7 0, o0x77867877d148;  0 drivers
RS_0x77867877d178 .resolv tri, L_0x5f7124aa1fe0, L_0x5f7124ab1a30;
v0x5f7124a91210_0 .net8 "RECEIVER_BUFFER_DATA_O", 7 0, RS_0x77867877d178;  2 drivers
v0x5f7124a912b0_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x5f7124a76b70_0;  1 drivers
o0x77867877b8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a91350_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, o0x77867877b8e8;  0 drivers
v0x5f7124a91500_0 .net "RECEIVER_CLK", 0 0, L_0x5f7124ab2360;  1 drivers
v0x5f7124a915a0_0 .net "RECEIVER_CLR", 0 0, L_0x5f7124ab23d0;  1 drivers
v0x5f7124a91640_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5f7124ab1400;  1 drivers
v0x5f7124a91730_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5f7124ab1680;  1 drivers
v0x5f7124a917d0_0 .net "RECEIVER_READ", 0 0, v0x5f7124a76f10_0;  1 drivers
v0x5f7124a918c0_0 .net "SENDER_BUFFER_DATA_I", 7 0, L_0x5f7124ab2c00;  1 drivers
v0x5f7124a91960_0 .net "SENDER_BUFFER_DATA_O", 7 0, L_0x5f7124a9a6e0;  1 drivers
v0x5f7124a91a00_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x5f7124a76fd0_0;  1 drivers
v0x5f7124a91aa0_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5f7124ab2650;  1 drivers
v0x5f7124a91bd0_0 .net "SENDER_CLK", 0 0, L_0x5f7124ab2020;  1 drivers
v0x5f7124a91c70_0 .net "SENDER_CLR", 0 0, L_0x5f7124ab20e0;  1 drivers
v0x5f7124a91d10_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5f7124aa9b50;  1 drivers
o0x778678784bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a91db0_0 .net "SENDER_FULL_STATE", 0 0, o0x778678784bb8;  0 drivers
v0x5f7124a91e50_0 .net "SENDER_REG_FULL", 0 0, L_0x5f7124aa9dc0;  1 drivers
v0x5f7124a91ef0_0 .net "SENDER_WRITE", 0 0, v0x5f7124a77430_0;  1 drivers
v0x5f7124a91f90_0 .net "STATUS", 7 0, L_0x5f7124ab1bb0;  1 drivers
o0x778678784c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a92270_0 .net "S_CLK", 0 0, o0x778678784c18;  0 drivers
v0x5f7124a92340_0 .net "S_LCK", 0 0, L_0x5f7124ab30e0;  1 drivers
v0x5f7124a923e0_0 .net "TE", 0 0, v0x5f7124a77690_0;  1 drivers
o0x77867877f938 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a924d0_0 .net "WRITE", 0 0, o0x77867877f938;  0 drivers
v0x5f7124a92570_0 .net *"_ivl_0", 0 0, L_0x5f7124ab2a70;  1 drivers
v0x5f7124a92610_0 .net *"_ivl_11", 0 0, L_0x5f7124ab2e00;  1 drivers
v0x5f7124a926b0_0 .net *"_ivl_12", 0 0, L_0x5f7124ab2ef0;  1 drivers
v0x5f7124a92770_0 .net *"_ivl_14", 0 0, L_0x5f7124ab2fe0;  1 drivers
o0x778678785038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5f7124a92850_0 name=_ivl_2
v0x5f7124a92930_0 .net *"_ivl_8", 0 0, L_0x5f7124ab2d30;  1 drivers
L_0x5f7124ab2ae0 .functor MUXZ 8, o0x778678785038, RS_0x77867877d178, L_0x5f7124ab2a70, C4<>;
L_0x5f7124ab2e00 .part o0x77867877f548, 7, 1;
L_0x5f7124ab30e0 .functor MUXZ 1, o0x778678784c18, L_0x5f7124ab2fe0, L_0x5f7124ab2d30, C4<>;
S_0x5f7124a55b90 .scope module, "RECEIVER_BUFFER" "SHIFT_REGISTER_8BIT" 2 56, 3 4 0, S_0x5f7124a5c540;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5f7124a6b400_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a6b4c0_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a6b580_0 .net "P_DATA_IN", 7 0, o0x77867877d148;  alias, 0 drivers
v0x5f7124a6b620_0 .net8 "P_DATA_OUT", 7 0, RS_0x77867877d178;  alias, 2 drivers
v0x5f7124a6b700_0 .net "SH_LD", 0 0, o0x77867877b8e8;  alias, 0 drivers
o0x77867877b078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a6b840_0 .net "S_DATA_IN", 0 0, o0x77867877b078;  0 drivers
L_0x5f7124a9e240 .part o0x77867877d148, 4, 4;
L_0x5f7124aa1e00 .part o0x77867877d148, 0, 4;
L_0x5f7124aa1ef0 .part RS_0x77867877d178, 4, 1;
L_0x5f7124aa1fe0 .concat8 [ 4 4 0 0], L_0x5f7124a9eda0, L_0x5f7124a9b180;
S_0x5f7124a55f10 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5f7124a55b90;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124a9b7f0 .functor NOT 1, o0x77867877b8e8, C4<0>, C4<0>, C4<0>;
L_0x5f7124a9b860 .functor NOT 1, o0x77867877b7c8, C4<0>, C4<0>, C4<0>;
L_0x5f7124a9b900 .functor AND 1, L_0x5f7124a9b7f0, L_0x5f7124a9b9a0, C4<1>, C4<1>;
L_0x5f7124a9ba40 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9bb40, C4<0>, C4<0>;
L_0x5f7124a9b780 .functor AND 1, L_0x5f7124a9b7f0, L_0x5f7124a9bc60, C4<1>, C4<1>;
L_0x5f7124a9bd50 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9be30, C4<0>, C4<0>;
L_0x5f7124a9c040 .functor AND 1, L_0x5f7124a9b7f0, L_0x5f7124a9c140, C4<1>, C4<1>;
L_0x5f7124a9c1e0 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9c2d0, C4<0>, C4<0>;
L_0x5f7124a9c5d0 .functor AND 1, L_0x5f7124a9b7f0, L_0x5f7124a9c690, C4<1>, C4<1>;
L_0x5f7124a9c920 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9ca40, C4<0>, C4<0>;
L_0x5f7124a9ccb0 .functor AND 1, L_0x5f7124a9cd70, L_0x5f7124a9b860, C4<1>, C4<1>;
L_0x5f7124a9ceb0 .functor OR 1, L_0x5f7124a9cf90, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a9d1a0 .functor AND 1, L_0x5f7124a9d210, L_0x5f7124a9b860, C4<1>, C4<1>;
L_0x5f7124a9d300 .functor OR 1, L_0x5f7124a9d3f0, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a9cf20 .functor AND 1, L_0x5f7124a9d5c0, L_0x5f7124a9b860, C4<1>, C4<1>;
L_0x5f7124a9d660 .functor OR 1, L_0x5f7124a9d760, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a9da30 .functor AND 1, L_0x5f7124a9daf0, L_0x5f7124a9b860, C4<1>, C4<1>;
L_0x5f7124a9de70 .functor OR 1, L_0x5f7124a9dfd0, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a9e1d0 .functor BUFZ 4, L_0x5f7124a9e240, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a63e80_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a63fd0_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a64090_0 .net "D_CLR", 3 0, L_0x5f7124a9dce0;  1 drivers
v0x5f7124a64150_0 .net "D_DATA", 3 0, L_0x5f7124a9e1d0;  1 drivers
v0x5f7124a64230_0 .net "D_PRE", 3 0, L_0x5f7124a9d8f0;  1 drivers
v0x5f7124a64310_0 .net "P_DATA_IN", 3 0, L_0x5f7124a9e240;  1 drivers
v0x5f7124a643f0_0 .net "P_DATA_OUT", 3 0, L_0x5f7124a9b180;  1 drivers
v0x5f7124a644d0_0 .net "SH_LD", 0 0, o0x77867877b8e8;  alias, 0 drivers
v0x5f7124a64590_0 .net "S_CLR", 3 0, L_0x5f7124a9c370;  1 drivers
v0x5f7124a64700_0 .net "S_DATA_IN", 0 0, o0x77867877b078;  alias, 0 drivers
v0x5f7124a647a0_0 .net "S_PRE", 3 0, L_0x5f7124a9c410;  1 drivers
v0x5f7124a64860_0 .net *"_ivl_101", 0 0, L_0x5f7124a9d660;  1 drivers
v0x5f7124a64940_0 .net *"_ivl_104", 0 0, L_0x5f7124a9d760;  1 drivers
v0x5f7124a64a20_0 .net *"_ivl_106", 0 0, L_0x5f7124a9da30;  1 drivers
v0x5f7124a64b00_0 .net *"_ivl_110", 0 0, L_0x5f7124a9daf0;  1 drivers
v0x5f7124a64be0_0 .net *"_ivl_112", 0 0, L_0x5f7124a9de70;  1 drivers
v0x5f7124a64cc0_0 .net *"_ivl_116", 0 0, L_0x5f7124a9dfd0;  1 drivers
v0x5f7124a64da0_0 .net *"_ivl_34", 0 0, L_0x5f7124a9b900;  1 drivers
v0x5f7124a64e80_0 .net *"_ivl_37", 0 0, L_0x5f7124a9b9a0;  1 drivers
v0x5f7124a64f60_0 .net *"_ivl_39", 0 0, L_0x5f7124a9ba40;  1 drivers
v0x5f7124a65040_0 .net *"_ivl_42", 0 0, L_0x5f7124a9bb40;  1 drivers
v0x5f7124a65120_0 .net *"_ivl_44", 0 0, L_0x5f7124a9b780;  1 drivers
v0x5f7124a65200_0 .net *"_ivl_47", 0 0, L_0x5f7124a9bc60;  1 drivers
v0x5f7124a652e0_0 .net *"_ivl_49", 0 0, L_0x5f7124a9bd50;  1 drivers
v0x5f7124a653c0_0 .net *"_ivl_52", 0 0, L_0x5f7124a9be30;  1 drivers
v0x5f7124a654a0_0 .net *"_ivl_54", 0 0, L_0x5f7124a9c040;  1 drivers
v0x5f7124a65580_0 .net *"_ivl_57", 0 0, L_0x5f7124a9c140;  1 drivers
v0x5f7124a65660_0 .net *"_ivl_59", 0 0, L_0x5f7124a9c1e0;  1 drivers
v0x5f7124a65740_0 .net *"_ivl_62", 0 0, L_0x5f7124a9c2d0;  1 drivers
v0x5f7124a65820_0 .net *"_ivl_64", 0 0, L_0x5f7124a9c5d0;  1 drivers
v0x5f7124a65900_0 .net *"_ivl_68", 0 0, L_0x5f7124a9c690;  1 drivers
v0x5f7124a659e0_0 .net *"_ivl_70", 0 0, L_0x5f7124a9c920;  1 drivers
v0x5f7124a65ac0_0 .net *"_ivl_74", 0 0, L_0x5f7124a9ca40;  1 drivers
v0x5f7124a65db0_0 .net *"_ivl_76", 0 0, L_0x5f7124a9ccb0;  1 drivers
v0x5f7124a65e90_0 .net *"_ivl_79", 0 0, L_0x5f7124a9cd70;  1 drivers
v0x5f7124a65f70_0 .net *"_ivl_81", 0 0, L_0x5f7124a9ceb0;  1 drivers
v0x5f7124a66050_0 .net *"_ivl_84", 0 0, L_0x5f7124a9cf90;  1 drivers
v0x5f7124a66130_0 .net *"_ivl_86", 0 0, L_0x5f7124a9d1a0;  1 drivers
v0x5f7124a66210_0 .net *"_ivl_89", 0 0, L_0x5f7124a9d210;  1 drivers
v0x5f7124a662f0_0 .net *"_ivl_91", 0 0, L_0x5f7124a9d300;  1 drivers
v0x5f7124a663d0_0 .net *"_ivl_94", 0 0, L_0x5f7124a9d3f0;  1 drivers
v0x5f7124a664b0_0 .net *"_ivl_96", 0 0, L_0x5f7124a9cf20;  1 drivers
v0x5f7124a66590_0 .net *"_ivl_99", 0 0, L_0x5f7124a9d5c0;  1 drivers
v0x5f7124a66670_0 .net "notCLR", 0 0, L_0x5f7124a9b860;  1 drivers
v0x5f7124a66730_0 .net "notSH_LD", 0 0, L_0x5f7124a9b7f0;  1 drivers
L_0x5f7124a9a820 .part L_0x5f7124a9dce0, 0, 1;
L_0x5f7124a9a8c0 .part L_0x5f7124a9d8f0, 0, 1;
L_0x5f7124a9aa30 .part L_0x5f7124a9b180, 3, 1;
L_0x5f7124a9ab30 .part L_0x5f7124a9dce0, 1, 1;
L_0x5f7124a9ac30 .part L_0x5f7124a9d8f0, 1, 1;
L_0x5f7124a9adc0 .part L_0x5f7124a9b180, 2, 1;
L_0x5f7124a9af20 .part L_0x5f7124a9dce0, 2, 1;
L_0x5f7124a9afc0 .part L_0x5f7124a9d8f0, 2, 1;
L_0x5f7124a9b180 .concat8 [ 1 1 1 1], v0x5f7124a63d20_0, v0x5f7124a63710_0, v0x5f7124a63100_0, v0x5f7124a62b40_0;
L_0x5f7124a9b390 .part L_0x5f7124a9b180, 1, 1;
L_0x5f7124a9b520 .part L_0x5f7124a9dce0, 3, 1;
L_0x5f7124a9b650 .part L_0x5f7124a9d8f0, 3, 1;
L_0x5f7124a9b9a0 .part L_0x5f7124a9e1d0, 3, 1;
L_0x5f7124a9bb40 .part L_0x5f7124a9e1d0, 3, 1;
L_0x5f7124a9bc60 .part L_0x5f7124a9e1d0, 2, 1;
L_0x5f7124a9be30 .part L_0x5f7124a9e1d0, 2, 1;
L_0x5f7124a9c140 .part L_0x5f7124a9e1d0, 1, 1;
L_0x5f7124a9c2d0 .part L_0x5f7124a9e1d0, 1, 1;
L_0x5f7124a9c410 .concat8 [ 1 1 1 1], L_0x5f7124a9b900, L_0x5f7124a9b780, L_0x5f7124a9c040, L_0x5f7124a9c5d0;
L_0x5f7124a9c690 .part L_0x5f7124a9e1d0, 0, 1;
L_0x5f7124a9c370 .concat8 [ 1 1 1 1], L_0x5f7124a9ba40, L_0x5f7124a9bd50, L_0x5f7124a9c1e0, L_0x5f7124a9c920;
L_0x5f7124a9ca40 .part L_0x5f7124a9e1d0, 0, 1;
L_0x5f7124a9cd70 .part L_0x5f7124a9c410, 0, 1;
L_0x5f7124a9cf90 .part L_0x5f7124a9c370, 0, 1;
L_0x5f7124a9d210 .part L_0x5f7124a9c410, 1, 1;
L_0x5f7124a9d3f0 .part L_0x5f7124a9c370, 1, 1;
L_0x5f7124a9d5c0 .part L_0x5f7124a9c410, 2, 1;
L_0x5f7124a9d760 .part L_0x5f7124a9c370, 2, 1;
L_0x5f7124a9d8f0 .concat8 [ 1 1 1 1], L_0x5f7124a9ccb0, L_0x5f7124a9d1a0, L_0x5f7124a9cf20, L_0x5f7124a9da30;
L_0x5f7124a9daf0 .part L_0x5f7124a9c410, 3, 1;
L_0x5f7124a9dce0 .concat8 [ 1 1 1 1], L_0x5f7124a9ceb0, L_0x5f7124a9d300, L_0x5f7124a9d660, L_0x5f7124a9de70;
L_0x5f7124a9dfd0 .part L_0x5f7124a9c370, 3, 1;
S_0x5f7124a562c0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a55f10;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a52e30_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a5bec0_0 .net "CLR", 0 0, L_0x5f7124a9a820;  1 drivers
v0x5f7124a54390_0 .net "DATA", 0 0, o0x77867877b078;  alias, 0 drivers
v0x5f7124a4e370_0 .net "PRE", 0 0, L_0x5f7124a9a8c0;  1 drivers
v0x5f7124a4bad0_0 .net "Q", 0 0, v0x5f7124a62b40_0;  1 drivers
v0x5f7124a62b40_0 .var "STORED_BIT", 0 0;
E_0x5f7124975ab0 .event edge, v0x5f7124a4e370_0, v0x5f7124a5bec0_0, v0x5f7124a52e30_0;
S_0x5f7124a26ac0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a55f10;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a62d30_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a62df0_0 .net "CLR", 0 0, L_0x5f7124a9ab30;  1 drivers
v0x5f7124a62e90_0 .net "DATA", 0 0, L_0x5f7124a9aa30;  1 drivers
v0x5f7124a62f30_0 .net "PRE", 0 0, L_0x5f7124a9ac30;  1 drivers
v0x5f7124a62ff0_0 .net "Q", 0 0, v0x5f7124a63100_0;  1 drivers
v0x5f7124a63100_0 .var "STORED_BIT", 0 0;
E_0x5f712496d080 .event edge, v0x5f7124a62f30_0, v0x5f7124a62df0_0, v0x5f7124a52e30_0;
S_0x5f7124a39320 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a55f10;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a632d0_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a633e0_0 .net "CLR", 0 0, L_0x5f7124a9af20;  1 drivers
v0x5f7124a634a0_0 .net "DATA", 0 0, L_0x5f7124a9adc0;  1 drivers
v0x5f7124a63540_0 .net "PRE", 0 0, L_0x5f7124a9afc0;  1 drivers
v0x5f7124a63600_0 .net "Q", 0 0, v0x5f7124a63710_0;  1 drivers
v0x5f7124a63710_0 .var "STORED_BIT", 0 0;
E_0x5f712496b060 .event edge, v0x5f7124a63540_0, v0x5f7124a633e0_0, v0x5f7124a52e30_0;
S_0x5f71249fd220 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a55f10;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a63900_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a639c0_0 .net "CLR", 0 0, L_0x5f7124a9b520;  1 drivers
v0x5f7124a63a80_0 .net "DATA", 0 0, L_0x5f7124a9b390;  1 drivers
v0x5f7124a63b50_0 .net "PRE", 0 0, L_0x5f7124a9b650;  1 drivers
v0x5f7124a63c10_0 .net "Q", 0 0, v0x5f7124a63d20_0;  1 drivers
v0x5f7124a63d20_0 .var "STORED_BIT", 0 0;
E_0x5f712493b0f0 .event edge, v0x5f7124a63b50_0, v0x5f7124a639c0_0, v0x5f7124a52e30_0;
S_0x5f7124a0f8d0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5f7124a55b90;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124a9f380 .functor NOT 1, o0x77867877b8e8, C4<0>, C4<0>, C4<0>;
L_0x5f7124a9f3f0 .functor NOT 1, o0x77867877b7c8, C4<0>, C4<0>, C4<0>;
L_0x5f7124a9f490 .functor AND 1, L_0x5f7124a9f380, L_0x5f7124a9f530, C4<1>, C4<1>;
L_0x5f7124a9f5d0 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9f6d0, C4<0>, C4<0>;
L_0x5f7124a9f310 .functor AND 1, L_0x5f7124a9f380, L_0x5f7124a9f7f0, C4<1>, C4<1>;
L_0x5f7124a9f8e0 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9f9c0, C4<0>, C4<0>;
L_0x5f7124a9fbd0 .functor AND 1, L_0x5f7124a9f380, L_0x5f7124a9fcd0, C4<1>, C4<1>;
L_0x5f7124a9fd70 .functor NOR 1, o0x77867877b8e8, L_0x5f7124a9fe60, C4<0>, C4<0>;
L_0x5f7124aa0160 .functor AND 1, L_0x5f7124a9f380, L_0x5f7124aa0220, C4<1>, C4<1>;
L_0x5f7124aa04b0 .functor NOR 1, o0x77867877b8e8, L_0x5f7124aa0570, C4<0>, C4<0>;
L_0x5f7124aa07e0 .functor AND 1, L_0x5f7124aa08a0, L_0x5f7124a9f3f0, C4<1>, C4<1>;
L_0x5f7124aa09e0 .functor OR 1, L_0x5f7124aa0ac0, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124aa0cd0 .functor AND 1, L_0x5f7124aa0d40, L_0x5f7124a9f3f0, C4<1>, C4<1>;
L_0x5f7124aa0e30 .functor OR 1, L_0x5f7124aa0f20, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124aa0a50 .functor AND 1, L_0x5f7124aa10f0, L_0x5f7124a9f3f0, C4<1>, C4<1>;
L_0x5f7124aa1190 .functor OR 1, L_0x5f7124aa1290, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124aa15f0 .functor AND 1, L_0x5f7124aa16b0, L_0x5f7124a9f3f0, C4<1>, C4<1>;
L_0x5f7124aa1a30 .functor OR 1, L_0x5f7124aa1b90, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124aa1d90 .functor BUFZ 4, L_0x5f7124aa1e00, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a68970_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a68a30_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a68af0_0 .net "D_CLR", 3 0, L_0x5f7124aa18a0;  1 drivers
v0x5f7124a68bc0_0 .net "D_DATA", 3 0, L_0x5f7124aa1d90;  1 drivers
v0x5f7124a68c80_0 .net "D_PRE", 3 0, L_0x5f7124aa14b0;  1 drivers
v0x5f7124a68db0_0 .net "P_DATA_IN", 3 0, L_0x5f7124aa1e00;  1 drivers
v0x5f7124a68e90_0 .net "P_DATA_OUT", 3 0, L_0x5f7124a9eda0;  1 drivers
v0x5f7124a68f70_0 .net "SH_LD", 0 0, o0x77867877b8e8;  alias, 0 drivers
v0x5f7124a69010_0 .net "S_CLR", 3 0, L_0x5f7124a9ff00;  1 drivers
v0x5f7124a690d0_0 .net "S_DATA_IN", 0 0, L_0x5f7124aa1ef0;  1 drivers
v0x5f7124a691a0_0 .net "S_PRE", 3 0, L_0x5f7124a9ffa0;  1 drivers
v0x5f7124a69260_0 .net *"_ivl_101", 0 0, L_0x5f7124aa1190;  1 drivers
v0x5f7124a69340_0 .net *"_ivl_104", 0 0, L_0x5f7124aa1290;  1 drivers
v0x5f7124a69420_0 .net *"_ivl_106", 0 0, L_0x5f7124aa15f0;  1 drivers
v0x5f7124a69500_0 .net *"_ivl_110", 0 0, L_0x5f7124aa16b0;  1 drivers
v0x5f7124a695e0_0 .net *"_ivl_112", 0 0, L_0x5f7124aa1a30;  1 drivers
v0x5f7124a696c0_0 .net *"_ivl_116", 0 0, L_0x5f7124aa1b90;  1 drivers
v0x5f7124a698b0_0 .net *"_ivl_34", 0 0, L_0x5f7124a9f490;  1 drivers
v0x5f7124a69990_0 .net *"_ivl_37", 0 0, L_0x5f7124a9f530;  1 drivers
v0x5f7124a69a70_0 .net *"_ivl_39", 0 0, L_0x5f7124a9f5d0;  1 drivers
v0x5f7124a69b50_0 .net *"_ivl_42", 0 0, L_0x5f7124a9f6d0;  1 drivers
v0x5f7124a69c30_0 .net *"_ivl_44", 0 0, L_0x5f7124a9f310;  1 drivers
v0x5f7124a69d10_0 .net *"_ivl_47", 0 0, L_0x5f7124a9f7f0;  1 drivers
v0x5f7124a69df0_0 .net *"_ivl_49", 0 0, L_0x5f7124a9f8e0;  1 drivers
v0x5f7124a69ed0_0 .net *"_ivl_52", 0 0, L_0x5f7124a9f9c0;  1 drivers
v0x5f7124a69fb0_0 .net *"_ivl_54", 0 0, L_0x5f7124a9fbd0;  1 drivers
v0x5f7124a6a090_0 .net *"_ivl_57", 0 0, L_0x5f7124a9fcd0;  1 drivers
v0x5f7124a6a170_0 .net *"_ivl_59", 0 0, L_0x5f7124a9fd70;  1 drivers
v0x5f7124a6a250_0 .net *"_ivl_62", 0 0, L_0x5f7124a9fe60;  1 drivers
v0x5f7124a6a330_0 .net *"_ivl_64", 0 0, L_0x5f7124aa0160;  1 drivers
v0x5f7124a6a410_0 .net *"_ivl_68", 0 0, L_0x5f7124aa0220;  1 drivers
v0x5f7124a6a4f0_0 .net *"_ivl_70", 0 0, L_0x5f7124aa04b0;  1 drivers
v0x5f7124a6a5d0_0 .net *"_ivl_74", 0 0, L_0x5f7124aa0570;  1 drivers
v0x5f7124a6a8c0_0 .net *"_ivl_76", 0 0, L_0x5f7124aa07e0;  1 drivers
v0x5f7124a6a9a0_0 .net *"_ivl_79", 0 0, L_0x5f7124aa08a0;  1 drivers
v0x5f7124a6aa80_0 .net *"_ivl_81", 0 0, L_0x5f7124aa09e0;  1 drivers
v0x5f7124a6ab60_0 .net *"_ivl_84", 0 0, L_0x5f7124aa0ac0;  1 drivers
v0x5f7124a6ac40_0 .net *"_ivl_86", 0 0, L_0x5f7124aa0cd0;  1 drivers
v0x5f7124a6ad20_0 .net *"_ivl_89", 0 0, L_0x5f7124aa0d40;  1 drivers
v0x5f7124a6ae00_0 .net *"_ivl_91", 0 0, L_0x5f7124aa0e30;  1 drivers
v0x5f7124a6aee0_0 .net *"_ivl_94", 0 0, L_0x5f7124aa0f20;  1 drivers
v0x5f7124a6afc0_0 .net *"_ivl_96", 0 0, L_0x5f7124aa0a50;  1 drivers
v0x5f7124a6b0a0_0 .net *"_ivl_99", 0 0, L_0x5f7124aa10f0;  1 drivers
v0x5f7124a6b180_0 .net "notCLR", 0 0, L_0x5f7124a9f3f0;  1 drivers
v0x5f7124a6b240_0 .net "notSH_LD", 0 0, L_0x5f7124a9f380;  1 drivers
L_0x5f7124a9e3f0 .part L_0x5f7124aa18a0, 0, 1;
L_0x5f7124a9e490 .part L_0x5f7124aa14b0, 0, 1;
L_0x5f7124a9e600 .part L_0x5f7124a9eda0, 3, 1;
L_0x5f7124a9e700 .part L_0x5f7124aa18a0, 1, 1;
L_0x5f7124a9e850 .part L_0x5f7124aa14b0, 1, 1;
L_0x5f7124a9e9e0 .part L_0x5f7124a9eda0, 2, 1;
L_0x5f7124a9eb40 .part L_0x5f7124aa18a0, 2, 1;
L_0x5f7124a9ebe0 .part L_0x5f7124aa14b0, 2, 1;
L_0x5f7124a9eda0 .concat8 [ 1 1 1 1], v0x5f7124a68810_0, v0x5f7124a68030_0, v0x5f7124a67840_0, v0x5f7124a67060_0;
L_0x5f7124a9efb0 .part L_0x5f7124a9eda0, 1, 1;
L_0x5f7124a9f0b0 .part L_0x5f7124aa18a0, 3, 1;
L_0x5f7124a9f1e0 .part L_0x5f7124aa14b0, 3, 1;
L_0x5f7124a9f530 .part L_0x5f7124aa1d90, 3, 1;
L_0x5f7124a9f6d0 .part L_0x5f7124aa1d90, 3, 1;
L_0x5f7124a9f7f0 .part L_0x5f7124aa1d90, 2, 1;
L_0x5f7124a9f9c0 .part L_0x5f7124aa1d90, 2, 1;
L_0x5f7124a9fcd0 .part L_0x5f7124aa1d90, 1, 1;
L_0x5f7124a9fe60 .part L_0x5f7124aa1d90, 1, 1;
L_0x5f7124a9ffa0 .concat8 [ 1 1 1 1], L_0x5f7124a9f490, L_0x5f7124a9f310, L_0x5f7124a9fbd0, L_0x5f7124aa0160;
L_0x5f7124aa0220 .part L_0x5f7124aa1d90, 0, 1;
L_0x5f7124a9ff00 .concat8 [ 1 1 1 1], L_0x5f7124a9f5d0, L_0x5f7124a9f8e0, L_0x5f7124a9fd70, L_0x5f7124aa04b0;
L_0x5f7124aa0570 .part L_0x5f7124aa1d90, 0, 1;
L_0x5f7124aa08a0 .part L_0x5f7124a9ffa0, 0, 1;
L_0x5f7124aa0ac0 .part L_0x5f7124a9ff00, 0, 1;
L_0x5f7124aa0d40 .part L_0x5f7124a9ffa0, 1, 1;
L_0x5f7124aa0f20 .part L_0x5f7124a9ff00, 1, 1;
L_0x5f7124aa10f0 .part L_0x5f7124a9ffa0, 2, 1;
L_0x5f7124aa1290 .part L_0x5f7124a9ff00, 2, 1;
L_0x5f7124aa14b0 .concat8 [ 1 1 1 1], L_0x5f7124aa07e0, L_0x5f7124aa0cd0, L_0x5f7124aa0a50, L_0x5f7124aa15f0;
L_0x5f7124aa16b0 .part L_0x5f7124a9ffa0, 3, 1;
L_0x5f7124aa18a0 .concat8 [ 1 1 1 1], L_0x5f7124aa09e0, L_0x5f7124aa0e30, L_0x5f7124aa1190, L_0x5f7124aa1a30;
L_0x5f7124aa1b90 .part L_0x5f7124a9ff00, 3, 1;
S_0x5f7124a669b0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a0f8d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a66c40_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a66d00_0 .net "CLR", 0 0, L_0x5f7124a9e3f0;  1 drivers
v0x5f7124a66dc0_0 .net "DATA", 0 0, L_0x5f7124aa1ef0;  alias, 1 drivers
v0x5f7124a66e90_0 .net "PRE", 0 0, L_0x5f7124a9e490;  1 drivers
v0x5f7124a66f50_0 .net "Q", 0 0, v0x5f7124a67060_0;  1 drivers
v0x5f7124a67060_0 .var "STORED_BIT", 0 0;
E_0x5f7124a66bc0 .event edge, v0x5f7124a66e90_0, v0x5f7124a66d00_0, v0x5f7124a52e30_0;
S_0x5f7124a671c0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a0f8d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a67420_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a674e0_0 .net "CLR", 0 0, L_0x5f7124a9e700;  1 drivers
v0x5f7124a675a0_0 .net "DATA", 0 0, L_0x5f7124a9e600;  1 drivers
v0x5f7124a67670_0 .net "PRE", 0 0, L_0x5f7124a9e850;  1 drivers
v0x5f7124a67730_0 .net "Q", 0 0, v0x5f7124a67840_0;  1 drivers
v0x5f7124a67840_0 .var "STORED_BIT", 0 0;
E_0x5f7124a673c0 .event edge, v0x5f7124a67670_0, v0x5f7124a674e0_0, v0x5f7124a52e30_0;
S_0x5f7124a679a0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a0f8d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a67c10_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a67cd0_0 .net "CLR", 0 0, L_0x5f7124a9eb40;  1 drivers
v0x5f7124a67d90_0 .net "DATA", 0 0, L_0x5f7124a9e9e0;  1 drivers
v0x5f7124a67e60_0 .net "PRE", 0 0, L_0x5f7124a9ebe0;  1 drivers
v0x5f7124a67f20_0 .net "Q", 0 0, v0x5f7124a68030_0;  1 drivers
v0x5f7124a68030_0 .var "STORED_BIT", 0 0;
E_0x5f7124a67bb0 .event edge, v0x5f7124a67e60_0, v0x5f7124a67cd0_0, v0x5f7124a52e30_0;
S_0x5f7124a68190 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a0f8d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a683f0_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a684b0_0 .net "CLR", 0 0, L_0x5f7124a9f0b0;  1 drivers
v0x5f7124a68570_0 .net "DATA", 0 0, L_0x5f7124a9efb0;  1 drivers
v0x5f7124a68640_0 .net "PRE", 0 0, L_0x5f7124a9f1e0;  1 drivers
v0x5f7124a68700_0 .net "Q", 0 0, v0x5f7124a68810_0;  1 drivers
v0x5f7124a68810_0 .var "STORED_BIT", 0 0;
E_0x5f7124a68370 .event edge, v0x5f7124a68640_0, v0x5f7124a684b0_0, v0x5f7124a52e30_0;
S_0x5f7124a6b9f0 .scope module, "SENDER_BUFFER" "SHIFT_REGISTER_8BIT" 2 47, 3 4 0, S_0x5f7124a5c540;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5f7124a75960_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a75a20_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a75ae0_0 .net "P_DATA_IN", 7 0, L_0x5f7124ab2c00;  alias, 1 drivers
v0x5f7124a75bb0_0 .net "P_DATA_OUT", 7 0, L_0x5f7124a9a6e0;  alias, 1 drivers
v0x5f7124a75c90_0 .net "SH_LD", 0 0, L_0x5f7124ab2650;  alias, 1 drivers
o0x77867877d2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a75d80_0 .net "S_DATA_IN", 0 0, o0x77867877d2f8;  0 drivers
L_0x5f7124a966d0 .part L_0x5f7124ab2c00, 4, 4;
L_0x5f7124a9a500 .part L_0x5f7124ab2c00, 0, 4;
L_0x5f7124a9a5f0 .part L_0x5f7124a9a6e0, 4, 1;
L_0x5f7124a9a6e0 .concat8 [ 4 4 0 0], L_0x5f7124a97230, L_0x5f7124a93610;
S_0x5f7124a6bc90 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5f7124a6b9f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124a93c80 .functor NOT 1, L_0x5f7124ab2650, C4<0>, C4<0>, C4<0>;
L_0x5f7124a93cf0 .functor NOT 1, o0x77867877b7c8, C4<0>, C4<0>, C4<0>;
L_0x5f7124a93d90 .functor AND 1, L_0x5f7124a93c80, L_0x5f7124a93e30, C4<1>, C4<1>;
L_0x5f7124a93ed0 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a93fd0, C4<0>, C4<0>;
L_0x5f7124a93c10 .functor AND 1, L_0x5f7124a93c80, L_0x5f7124a940f0, C4<1>, C4<1>;
L_0x5f7124a941e0 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a942c0, C4<0>, C4<0>;
L_0x5f7124a944d0 .functor AND 1, L_0x5f7124a93c80, L_0x5f7124a945d0, C4<1>, C4<1>;
L_0x5f7124a94670 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a94760, C4<0>, C4<0>;
L_0x5f7124a94a60 .functor AND 1, L_0x5f7124a93c80, L_0x5f7124a94b20, C4<1>, C4<1>;
L_0x5f7124a94db0 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a94ed0, C4<0>, C4<0>;
L_0x5f7124a95140 .functor AND 1, L_0x5f7124a95200, L_0x5f7124a93cf0, C4<1>, C4<1>;
L_0x5f7124a95340 .functor OR 1, L_0x5f7124a95420, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a95630 .functor AND 1, L_0x5f7124a956a0, L_0x5f7124a93cf0, C4<1>, C4<1>;
L_0x5f7124a95790 .functor OR 1, L_0x5f7124a95880, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a953b0 .functor AND 1, L_0x5f7124a95a50, L_0x5f7124a93cf0, C4<1>, C4<1>;
L_0x5f7124a95af0 .functor OR 1, L_0x5f7124a95bf0, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a95ec0 .functor AND 1, L_0x5f7124a95f80, L_0x5f7124a93cf0, C4<1>, C4<1>;
L_0x5f7124a96300 .functor OR 1, L_0x5f7124a96460, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a96660 .functor BUFZ 4, L_0x5f7124a966d0, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a6e0a0_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a6e160_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a6e220_0 .net "D_CLR", 3 0, L_0x5f7124a96170;  1 drivers
v0x5f7124a6e2c0_0 .net "D_DATA", 3 0, L_0x5f7124a96660;  1 drivers
v0x5f7124a6e3a0_0 .net "D_PRE", 3 0, L_0x5f7124a95d80;  1 drivers
v0x5f7124a6e4d0_0 .net "P_DATA_IN", 3 0, L_0x5f7124a966d0;  1 drivers
v0x5f7124a6e5b0_0 .net "P_DATA_OUT", 3 0, L_0x5f7124a93610;  1 drivers
v0x5f7124a6e690_0 .net "SH_LD", 0 0, L_0x5f7124ab2650;  alias, 1 drivers
v0x5f7124a6e750_0 .net "S_CLR", 3 0, L_0x5f7124a94800;  1 drivers
v0x5f7124a6e830_0 .net "S_DATA_IN", 0 0, o0x77867877d2f8;  alias, 0 drivers
v0x5f7124a6e8d0_0 .net "S_PRE", 3 0, L_0x5f7124a948a0;  1 drivers
v0x5f7124a6e990_0 .net *"_ivl_101", 0 0, L_0x5f7124a95af0;  1 drivers
v0x5f7124a6ea70_0 .net *"_ivl_104", 0 0, L_0x5f7124a95bf0;  1 drivers
v0x5f7124a6eb50_0 .net *"_ivl_106", 0 0, L_0x5f7124a95ec0;  1 drivers
v0x5f7124a6ec30_0 .net *"_ivl_110", 0 0, L_0x5f7124a95f80;  1 drivers
v0x5f7124a6ed10_0 .net *"_ivl_112", 0 0, L_0x5f7124a96300;  1 drivers
v0x5f7124a6edf0_0 .net *"_ivl_116", 0 0, L_0x5f7124a96460;  1 drivers
v0x5f7124a6eed0_0 .net *"_ivl_34", 0 0, L_0x5f7124a93d90;  1 drivers
v0x5f7124a6efb0_0 .net *"_ivl_37", 0 0, L_0x5f7124a93e30;  1 drivers
v0x5f7124a6f090_0 .net *"_ivl_39", 0 0, L_0x5f7124a93ed0;  1 drivers
v0x5f7124a6f170_0 .net *"_ivl_42", 0 0, L_0x5f7124a93fd0;  1 drivers
v0x5f7124a6f250_0 .net *"_ivl_44", 0 0, L_0x5f7124a93c10;  1 drivers
v0x5f7124a6f330_0 .net *"_ivl_47", 0 0, L_0x5f7124a940f0;  1 drivers
v0x5f7124a6f410_0 .net *"_ivl_49", 0 0, L_0x5f7124a941e0;  1 drivers
v0x5f7124a6f4f0_0 .net *"_ivl_52", 0 0, L_0x5f7124a942c0;  1 drivers
v0x5f7124a6f5d0_0 .net *"_ivl_54", 0 0, L_0x5f7124a944d0;  1 drivers
v0x5f7124a6f6b0_0 .net *"_ivl_57", 0 0, L_0x5f7124a945d0;  1 drivers
v0x5f7124a6f790_0 .net *"_ivl_59", 0 0, L_0x5f7124a94670;  1 drivers
v0x5f7124a6f870_0 .net *"_ivl_62", 0 0, L_0x5f7124a94760;  1 drivers
v0x5f7124a6f950_0 .net *"_ivl_64", 0 0, L_0x5f7124a94a60;  1 drivers
v0x5f7124a6fa30_0 .net *"_ivl_68", 0 0, L_0x5f7124a94b20;  1 drivers
v0x5f7124a6fb10_0 .net *"_ivl_70", 0 0, L_0x5f7124a94db0;  1 drivers
v0x5f7124a6fbf0_0 .net *"_ivl_74", 0 0, L_0x5f7124a94ed0;  1 drivers
v0x5f7124a6fee0_0 .net *"_ivl_76", 0 0, L_0x5f7124a95140;  1 drivers
v0x5f7124a6ffc0_0 .net *"_ivl_79", 0 0, L_0x5f7124a95200;  1 drivers
v0x5f7124a700a0_0 .net *"_ivl_81", 0 0, L_0x5f7124a95340;  1 drivers
v0x5f7124a70180_0 .net *"_ivl_84", 0 0, L_0x5f7124a95420;  1 drivers
v0x5f7124a70260_0 .net *"_ivl_86", 0 0, L_0x5f7124a95630;  1 drivers
v0x5f7124a70340_0 .net *"_ivl_89", 0 0, L_0x5f7124a956a0;  1 drivers
v0x5f7124a70420_0 .net *"_ivl_91", 0 0, L_0x5f7124a95790;  1 drivers
v0x5f7124a70500_0 .net *"_ivl_94", 0 0, L_0x5f7124a95880;  1 drivers
v0x5f7124a705e0_0 .net *"_ivl_96", 0 0, L_0x5f7124a953b0;  1 drivers
v0x5f7124a706c0_0 .net *"_ivl_99", 0 0, L_0x5f7124a95a50;  1 drivers
v0x5f7124a707a0_0 .net "notCLR", 0 0, L_0x5f7124a93cf0;  1 drivers
v0x5f7124a70860_0 .net "notSH_LD", 0 0, L_0x5f7124a93c80;  1 drivers
L_0x5f7124a92c10 .part L_0x5f7124a96170, 0, 1;
L_0x5f7124a92d10 .part L_0x5f7124a95d80, 0, 1;
L_0x5f7124a92e70 .part L_0x5f7124a93610, 3, 1;
L_0x5f7124a92f70 .part L_0x5f7124a96170, 1, 1;
L_0x5f7124a930c0 .part L_0x5f7124a95d80, 1, 1;
L_0x5f7124a93250 .part L_0x5f7124a93610, 2, 1;
L_0x5f7124a933b0 .part L_0x5f7124a96170, 2, 1;
L_0x5f7124a93450 .part L_0x5f7124a95d80, 2, 1;
L_0x5f7124a93610 .concat8 [ 1 1 1 1], v0x5f7124a6df40_0, v0x5f7124a6d6e0_0, v0x5f7124a6ce70_0, v0x5f7124a6c640_0;
L_0x5f7124a93820 .part L_0x5f7124a93610, 1, 1;
L_0x5f7124a939b0 .part L_0x5f7124a96170, 3, 1;
L_0x5f7124a93ae0 .part L_0x5f7124a95d80, 3, 1;
L_0x5f7124a93e30 .part L_0x5f7124a96660, 3, 1;
L_0x5f7124a93fd0 .part L_0x5f7124a96660, 3, 1;
L_0x5f7124a940f0 .part L_0x5f7124a96660, 2, 1;
L_0x5f7124a942c0 .part L_0x5f7124a96660, 2, 1;
L_0x5f7124a945d0 .part L_0x5f7124a96660, 1, 1;
L_0x5f7124a94760 .part L_0x5f7124a96660, 1, 1;
L_0x5f7124a948a0 .concat8 [ 1 1 1 1], L_0x5f7124a93d90, L_0x5f7124a93c10, L_0x5f7124a944d0, L_0x5f7124a94a60;
L_0x5f7124a94b20 .part L_0x5f7124a96660, 0, 1;
L_0x5f7124a94800 .concat8 [ 1 1 1 1], L_0x5f7124a93ed0, L_0x5f7124a941e0, L_0x5f7124a94670, L_0x5f7124a94db0;
L_0x5f7124a94ed0 .part L_0x5f7124a96660, 0, 1;
L_0x5f7124a95200 .part L_0x5f7124a948a0, 0, 1;
L_0x5f7124a95420 .part L_0x5f7124a94800, 0, 1;
L_0x5f7124a956a0 .part L_0x5f7124a948a0, 1, 1;
L_0x5f7124a95880 .part L_0x5f7124a94800, 1, 1;
L_0x5f7124a95a50 .part L_0x5f7124a948a0, 2, 1;
L_0x5f7124a95bf0 .part L_0x5f7124a94800, 2, 1;
L_0x5f7124a95d80 .concat8 [ 1 1 1 1], L_0x5f7124a95140, L_0x5f7124a95630, L_0x5f7124a953b0, L_0x5f7124a95ec0;
L_0x5f7124a95f80 .part L_0x5f7124a948a0, 3, 1;
L_0x5f7124a96170 .concat8 [ 1 1 1 1], L_0x5f7124a95340, L_0x5f7124a95790, L_0x5f7124a95af0, L_0x5f7124a96300;
L_0x5f7124a96460 .part L_0x5f7124a94800, 3, 1;
S_0x5f7124a6bf50 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a6bc90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a6c250_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a6c310_0 .net "CLR", 0 0, L_0x5f7124a92c10;  1 drivers
v0x5f7124a6c3d0_0 .net "DATA", 0 0, o0x77867877d2f8;  alias, 0 drivers
v0x5f7124a6c470_0 .net "PRE", 0 0, L_0x5f7124a92d10;  1 drivers
v0x5f7124a6c530_0 .net "Q", 0 0, v0x5f7124a6c640_0;  1 drivers
v0x5f7124a6c640_0 .var "STORED_BIT", 0 0;
E_0x5f7124a6c1d0 .event edge, v0x5f7124a6c470_0, v0x5f7124a6c310_0, v0x5f7124a52e30_0;
S_0x5f7124a6c7a0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a6bc90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a6ca80_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a6cb40_0 .net "CLR", 0 0, L_0x5f7124a92f70;  1 drivers
v0x5f7124a6cc00_0 .net "DATA", 0 0, L_0x5f7124a92e70;  1 drivers
v0x5f7124a6cca0_0 .net "PRE", 0 0, L_0x5f7124a930c0;  1 drivers
v0x5f7124a6cd60_0 .net "Q", 0 0, v0x5f7124a6ce70_0;  1 drivers
v0x5f7124a6ce70_0 .var "STORED_BIT", 0 0;
E_0x5f7124a6ca20 .event edge, v0x5f7124a6cca0_0, v0x5f7124a6cb40_0, v0x5f7124a52e30_0;
S_0x5f7124a6cfd0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a6bc90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a6d2c0_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a6d380_0 .net "CLR", 0 0, L_0x5f7124a933b0;  1 drivers
v0x5f7124a6d440_0 .net "DATA", 0 0, L_0x5f7124a93250;  1 drivers
v0x5f7124a6d510_0 .net "PRE", 0 0, L_0x5f7124a93450;  1 drivers
v0x5f7124a6d5d0_0 .net "Q", 0 0, v0x5f7124a6d6e0_0;  1 drivers
v0x5f7124a6d6e0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a6d260 .event edge, v0x5f7124a6d510_0, v0x5f7124a6d380_0, v0x5f7124a52e30_0;
S_0x5f7124a6d840 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a6bc90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a6db20_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a6dbe0_0 .net "CLR", 0 0, L_0x5f7124a939b0;  1 drivers
v0x5f7124a6dca0_0 .net "DATA", 0 0, L_0x5f7124a93820;  1 drivers
v0x5f7124a6dd70_0 .net "PRE", 0 0, L_0x5f7124a93ae0;  1 drivers
v0x5f7124a6de30_0 .net "Q", 0 0, v0x5f7124a6df40_0;  1 drivers
v0x5f7124a6df40_0 .var "STORED_BIT", 0 0;
E_0x5f7124a6daa0 .event edge, v0x5f7124a6dd70_0, v0x5f7124a6dbe0_0, v0x5f7124a52e30_0;
S_0x5f7124a70a20 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5f7124a6b9f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124a97810 .functor NOT 1, L_0x5f7124ab2650, C4<0>, C4<0>, C4<0>;
L_0x5f7124a97880 .functor NOT 1, o0x77867877b7c8, C4<0>, C4<0>, C4<0>;
L_0x5f7124a97920 .functor AND 1, L_0x5f7124a97810, L_0x5f7124a979c0, C4<1>, C4<1>;
L_0x5f7124a97a60 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a97b60, C4<0>, C4<0>;
L_0x5f7124a977a0 .functor AND 1, L_0x5f7124a97810, L_0x5f7124a97c80, C4<1>, C4<1>;
L_0x5f7124a97d70 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a97e50, C4<0>, C4<0>;
L_0x5f7124a98060 .functor AND 1, L_0x5f7124a97810, L_0x5f7124a98160, C4<1>, C4<1>;
L_0x5f7124a98200 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a982f0, C4<0>, C4<0>;
L_0x5f7124a985f0 .functor AND 1, L_0x5f7124a97810, L_0x5f7124a986b0, C4<1>, C4<1>;
L_0x5f7124a98940 .functor NOR 1, L_0x5f7124ab2650, L_0x5f7124a98a60, C4<0>, C4<0>;
L_0x5f7124a98cd0 .functor AND 1, L_0x5f7124a98d90, L_0x5f7124a97880, C4<1>, C4<1>;
L_0x5f7124a98ed0 .functor OR 1, L_0x5f7124a98fb0, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a991c0 .functor AND 1, L_0x5f7124a99230, L_0x5f7124a97880, C4<1>, C4<1>;
L_0x5f7124a99320 .functor OR 1, L_0x5f7124a99620, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a98f40 .functor AND 1, L_0x5f7124a997f0, L_0x5f7124a97880, C4<1>, C4<1>;
L_0x5f7124a99890 .functor OR 1, L_0x5f7124a99990, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a99cf0 .functor AND 1, L_0x5f7124a99db0, L_0x5f7124a97880, C4<1>, C4<1>;
L_0x5f7124a9a130 .functor OR 1, L_0x5f7124a9a290, o0x77867877b7c8, C4<0>, C4<0>;
L_0x5f7124a9a490 .functor BUFZ 4, L_0x5f7124a9a500, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a73040_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a73100_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a731c0_0 .net "D_CLR", 3 0, L_0x5f7124a99fa0;  1 drivers
v0x5f7124a73260_0 .net "D_DATA", 3 0, L_0x5f7124a9a490;  1 drivers
v0x5f7124a73340_0 .net "D_PRE", 3 0, L_0x5f7124a99bb0;  1 drivers
v0x5f7124a73420_0 .net "P_DATA_IN", 3 0, L_0x5f7124a9a500;  1 drivers
v0x5f7124a73500_0 .net "P_DATA_OUT", 3 0, L_0x5f7124a97230;  1 drivers
v0x5f7124a735e0_0 .net "SH_LD", 0 0, L_0x5f7124ab2650;  alias, 1 drivers
v0x5f7124a73680_0 .net "S_CLR", 3 0, L_0x5f7124a98390;  1 drivers
v0x5f7124a73740_0 .net "S_DATA_IN", 0 0, L_0x5f7124a9a5f0;  1 drivers
v0x5f7124a73810_0 .net "S_PRE", 3 0, L_0x5f7124a98430;  1 drivers
v0x5f7124a738d0_0 .net *"_ivl_101", 0 0, L_0x5f7124a99890;  1 drivers
v0x5f7124a739b0_0 .net *"_ivl_104", 0 0, L_0x5f7124a99990;  1 drivers
v0x5f7124a73a90_0 .net *"_ivl_106", 0 0, L_0x5f7124a99cf0;  1 drivers
v0x5f7124a73b70_0 .net *"_ivl_110", 0 0, L_0x5f7124a99db0;  1 drivers
v0x5f7124a73c50_0 .net *"_ivl_112", 0 0, L_0x5f7124a9a130;  1 drivers
v0x5f7124a73d30_0 .net *"_ivl_116", 0 0, L_0x5f7124a9a290;  1 drivers
v0x5f7124a73e10_0 .net *"_ivl_34", 0 0, L_0x5f7124a97920;  1 drivers
v0x5f7124a73ef0_0 .net *"_ivl_37", 0 0, L_0x5f7124a979c0;  1 drivers
v0x5f7124a73fd0_0 .net *"_ivl_39", 0 0, L_0x5f7124a97a60;  1 drivers
v0x5f7124a740b0_0 .net *"_ivl_42", 0 0, L_0x5f7124a97b60;  1 drivers
v0x5f7124a74190_0 .net *"_ivl_44", 0 0, L_0x5f7124a977a0;  1 drivers
v0x5f7124a74270_0 .net *"_ivl_47", 0 0, L_0x5f7124a97c80;  1 drivers
v0x5f7124a74350_0 .net *"_ivl_49", 0 0, L_0x5f7124a97d70;  1 drivers
v0x5f7124a74430_0 .net *"_ivl_52", 0 0, L_0x5f7124a97e50;  1 drivers
v0x5f7124a74510_0 .net *"_ivl_54", 0 0, L_0x5f7124a98060;  1 drivers
v0x5f7124a745f0_0 .net *"_ivl_57", 0 0, L_0x5f7124a98160;  1 drivers
v0x5f7124a746d0_0 .net *"_ivl_59", 0 0, L_0x5f7124a98200;  1 drivers
v0x5f7124a747b0_0 .net *"_ivl_62", 0 0, L_0x5f7124a982f0;  1 drivers
v0x5f7124a74890_0 .net *"_ivl_64", 0 0, L_0x5f7124a985f0;  1 drivers
v0x5f7124a74970_0 .net *"_ivl_68", 0 0, L_0x5f7124a986b0;  1 drivers
v0x5f7124a74a50_0 .net *"_ivl_70", 0 0, L_0x5f7124a98940;  1 drivers
v0x5f7124a74b30_0 .net *"_ivl_74", 0 0, L_0x5f7124a98a60;  1 drivers
v0x5f7124a74e20_0 .net *"_ivl_76", 0 0, L_0x5f7124a98cd0;  1 drivers
v0x5f7124a74f00_0 .net *"_ivl_79", 0 0, L_0x5f7124a98d90;  1 drivers
v0x5f7124a74fe0_0 .net *"_ivl_81", 0 0, L_0x5f7124a98ed0;  1 drivers
v0x5f7124a750c0_0 .net *"_ivl_84", 0 0, L_0x5f7124a98fb0;  1 drivers
v0x5f7124a751a0_0 .net *"_ivl_86", 0 0, L_0x5f7124a991c0;  1 drivers
v0x5f7124a75280_0 .net *"_ivl_89", 0 0, L_0x5f7124a99230;  1 drivers
v0x5f7124a75360_0 .net *"_ivl_91", 0 0, L_0x5f7124a99320;  1 drivers
v0x5f7124a75440_0 .net *"_ivl_94", 0 0, L_0x5f7124a99620;  1 drivers
v0x5f7124a75520_0 .net *"_ivl_96", 0 0, L_0x5f7124a98f40;  1 drivers
v0x5f7124a75600_0 .net *"_ivl_99", 0 0, L_0x5f7124a997f0;  1 drivers
v0x5f7124a756e0_0 .net "notCLR", 0 0, L_0x5f7124a97880;  1 drivers
v0x5f7124a757a0_0 .net "notSH_LD", 0 0, L_0x5f7124a97810;  1 drivers
L_0x5f7124a96880 .part L_0x5f7124a99fa0, 0, 1;
L_0x5f7124a96920 .part L_0x5f7124a99bb0, 0, 1;
L_0x5f7124a96a90 .part L_0x5f7124a97230, 3, 1;
L_0x5f7124a96b90 .part L_0x5f7124a99fa0, 1, 1;
L_0x5f7124a96ce0 .part L_0x5f7124a99bb0, 1, 1;
L_0x5f7124a96e70 .part L_0x5f7124a97230, 2, 1;
L_0x5f7124a96fd0 .part L_0x5f7124a99fa0, 2, 1;
L_0x5f7124a97070 .part L_0x5f7124a99bb0, 2, 1;
L_0x5f7124a97230 .concat8 [ 1 1 1 1], v0x5f7124a72ee0_0, v0x5f7124a72680_0, v0x5f7124a71e10_0, v0x5f7124a715b0_0;
L_0x5f7124a97440 .part L_0x5f7124a97230, 1, 1;
L_0x5f7124a97540 .part L_0x5f7124a99fa0, 3, 1;
L_0x5f7124a97670 .part L_0x5f7124a99bb0, 3, 1;
L_0x5f7124a979c0 .part L_0x5f7124a9a490, 3, 1;
L_0x5f7124a97b60 .part L_0x5f7124a9a490, 3, 1;
L_0x5f7124a97c80 .part L_0x5f7124a9a490, 2, 1;
L_0x5f7124a97e50 .part L_0x5f7124a9a490, 2, 1;
L_0x5f7124a98160 .part L_0x5f7124a9a490, 1, 1;
L_0x5f7124a982f0 .part L_0x5f7124a9a490, 1, 1;
L_0x5f7124a98430 .concat8 [ 1 1 1 1], L_0x5f7124a97920, L_0x5f7124a977a0, L_0x5f7124a98060, L_0x5f7124a985f0;
L_0x5f7124a986b0 .part L_0x5f7124a9a490, 0, 1;
L_0x5f7124a98390 .concat8 [ 1 1 1 1], L_0x5f7124a97a60, L_0x5f7124a97d70, L_0x5f7124a98200, L_0x5f7124a98940;
L_0x5f7124a98a60 .part L_0x5f7124a9a490, 0, 1;
L_0x5f7124a98d90 .part L_0x5f7124a98430, 0, 1;
L_0x5f7124a98fb0 .part L_0x5f7124a98390, 0, 1;
L_0x5f7124a99230 .part L_0x5f7124a98430, 1, 1;
L_0x5f7124a99620 .part L_0x5f7124a98390, 1, 1;
L_0x5f7124a997f0 .part L_0x5f7124a98430, 2, 1;
L_0x5f7124a99990 .part L_0x5f7124a98390, 2, 1;
L_0x5f7124a99bb0 .concat8 [ 1 1 1 1], L_0x5f7124a98cd0, L_0x5f7124a991c0, L_0x5f7124a98f40, L_0x5f7124a99cf0;
L_0x5f7124a99db0 .part L_0x5f7124a98430, 3, 1;
L_0x5f7124a99fa0 .concat8 [ 1 1 1 1], L_0x5f7124a98ed0, L_0x5f7124a99320, L_0x5f7124a99890, L_0x5f7124a9a130;
L_0x5f7124a9a290 .part L_0x5f7124a98390, 3, 1;
S_0x5f7124a70c70 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a70a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a70f80_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a71250_0 .net "CLR", 0 0, L_0x5f7124a96880;  1 drivers
v0x5f7124a71310_0 .net "DATA", 0 0, L_0x5f7124a9a5f0;  alias, 1 drivers
v0x5f7124a713e0_0 .net "PRE", 0 0, L_0x5f7124a96920;  1 drivers
v0x5f7124a714a0_0 .net "Q", 0 0, v0x5f7124a715b0_0;  1 drivers
v0x5f7124a715b0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a70f00 .event edge, v0x5f7124a713e0_0, v0x5f7124a71250_0, v0x5f7124a52e30_0;
S_0x5f7124a71710 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a70a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a719f0_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a71ab0_0 .net "CLR", 0 0, L_0x5f7124a96b90;  1 drivers
v0x5f7124a71b70_0 .net "DATA", 0 0, L_0x5f7124a96a90;  1 drivers
v0x5f7124a71c40_0 .net "PRE", 0 0, L_0x5f7124a96ce0;  1 drivers
v0x5f7124a71d00_0 .net "Q", 0 0, v0x5f7124a71e10_0;  1 drivers
v0x5f7124a71e10_0 .var "STORED_BIT", 0 0;
E_0x5f7124a71990 .event edge, v0x5f7124a71c40_0, v0x5f7124a71ab0_0, v0x5f7124a52e30_0;
S_0x5f7124a71f70 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a70a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a72260_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a72320_0 .net "CLR", 0 0, L_0x5f7124a96fd0;  1 drivers
v0x5f7124a723e0_0 .net "DATA", 0 0, L_0x5f7124a96e70;  1 drivers
v0x5f7124a724b0_0 .net "PRE", 0 0, L_0x5f7124a97070;  1 drivers
v0x5f7124a72570_0 .net "Q", 0 0, v0x5f7124a72680_0;  1 drivers
v0x5f7124a72680_0 .var "STORED_BIT", 0 0;
E_0x5f7124a72200 .event edge, v0x5f7124a724b0_0, v0x5f7124a72320_0, v0x5f7124a52e30_0;
S_0x5f7124a727e0 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a70a20;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a72ac0_0 .net "CLK", 0 0, L_0x7786787323c0;  alias, 1 drivers
v0x5f7124a72b80_0 .net "CLR", 0 0, L_0x5f7124a97540;  1 drivers
v0x5f7124a72c40_0 .net "DATA", 0 0, L_0x5f7124a97440;  1 drivers
v0x5f7124a72d10_0 .net "PRE", 0 0, L_0x5f7124a97670;  1 drivers
v0x5f7124a72dd0_0 .net "Q", 0 0, v0x5f7124a72ee0_0;  1 drivers
v0x5f7124a72ee0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a72a40 .event edge, v0x5f7124a72d10_0, v0x5f7124a72b80_0, v0x5f7124a52e30_0;
S_0x5f7124a75f30 .scope module, "control" "CONTROL_COMBINATION" 2 98, 6 3 0, S_0x5f7124a5c540;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "CONTROL";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 1 "READ";
    .port_info 5 /INPUT 8 "STATUS";
    .port_info 6 /INPUT 1 "MS_MODE";
    .port_info 7 /OUTPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 8 /OUTPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 9 /OUTPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 10 /OUTPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 11 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 12 /OUTPUT 1 "SENDER_CLK";
    .port_info 13 /OUTPUT 1 "SENDER_CLR";
    .port_info 14 /OUTPUT 1 "SENDER_WRITE";
    .port_info 15 /OUTPUT 1 "TE";
    .port_info 16 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 17 /OUTPUT 1 "RECEIVER_CLK";
    .port_info 18 /OUTPUT 1 "RECEIVER_CLR";
    .port_info 19 /OUTPUT 1 "RE";
    .port_info 20 /OUTPUT 1 "RECEIVER_READ";
o0x77867877f608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x778678732378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5f7124ab1c20 .functor XNOR 1, o0x77867877f608, L_0x778678732378, C4<0>, C4<0>;
L_0x5f7124ab1dd0 .functor XNOR 1, o0x77867877f608, L_0x778678732378, C4<0>, C4<0>;
L_0x5f7124ab2020 .functor BUFZ 1, L_0x5f7124ab1ee0, C4<0>, C4<0>, C4<0>;
L_0x5f7124ab20e0 .functor OR 1, o0x77867877b7c8, v0x5f7124a772b0_0, C4<0>, C4<0>;
L_0x5f7124ab2360 .functor BUFZ 1, L_0x5f7124ab1ee0, C4<0>, C4<0>, C4<0>;
L_0x5f7124ab23d0 .functor BUFZ 1, o0x77867877b7c8, C4<0>, C4<0>, C4<0>;
L_0x5f7124ab2650 .functor BUFZ 1, o0x77867877f938, C4<0>, C4<0>, C4<0>;
v0x5f7124a76480_0 .net "CLK", 0 0, o0x77867877f518;  alias, 0 drivers
v0x5f7124a76540_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
v0x5f7124a76600_0 .net "CONTROL", 7 0, o0x77867877f548;  alias, 0 drivers
v0x5f7124a766a0_0 .net "HIGH", 0 0, L_0x778678732378;  1 drivers
v0x5f7124a76760_0 .net "LOCAL_CLK", 0 0, L_0x5f7124ab1ee0;  1 drivers
L_0x778678732330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f7124a76870_0 .net "LOW", 0 0, L_0x778678732330;  1 drivers
v0x5f7124a76930_0 .net "MS_MODE", 0 0, o0x77867877f608;  0 drivers
v0x5f7124a769f0_0 .var "RE", 0 0;
v0x5f7124a76ab0_0 .net "READ", 0 0, o0x77867877f668;  alias, 0 drivers
v0x5f7124a76b70_0 .var "RECEIVER_BUFFER_FULL_STATE", 0 0;
v0x5f7124a76c30_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, o0x77867877b8e8;  alias, 0 drivers
v0x5f7124a76cd0_0 .net "RECEIVER_CLK", 0 0, L_0x5f7124ab2360;  alias, 1 drivers
v0x5f7124a76d90_0 .net "RECEIVER_CLR", 0 0, L_0x5f7124ab23d0;  alias, 1 drivers
v0x5f7124a76e50_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5f7124ab1680;  alias, 1 drivers
v0x5f7124a76f10_0 .var "RECEIVER_READ", 0 0;
v0x5f7124a76fd0_0 .var "SENDER_BUFFER_FULL_STATE", 0 0;
v0x5f7124a77090_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5f7124ab2650;  alias, 1 drivers
v0x5f7124a77130_0 .net "SENDER_CLK", 0 0, L_0x5f7124ab2020;  alias, 1 drivers
v0x5f7124a771f0_0 .net "SENDER_CLR", 0 0, L_0x5f7124ab20e0;  alias, 1 drivers
v0x5f7124a772b0_0 .var "SENDER_CLR_FROM_BUFFER", 0 0;
v0x5f7124a77370_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5f7124aa9b50;  alias, 1 drivers
v0x5f7124a77430_0 .var "SENDER_WRITE", 0 0;
o0x77867877f8a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5f7124a774f0_0 .net "STATUS", 7 0, o0x77867877f8a8;  0 drivers
v0x5f7124a775d0_0 .net "S_CLK", 0 0, L_0x5f7124ab1c90;  1 drivers
v0x5f7124a77690_0 .var "TE", 0 0;
v0x5f7124a77750_0 .net "WRITE", 0 0, o0x77867877f938;  alias, 0 drivers
v0x5f7124a77810_0 .net *"_ivl_0", 0 0, L_0x5f7124ab1c20;  1 drivers
o0x77867877f998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f7124a778d0_0 name=_ivl_2
v0x5f7124a779b0_0 .net *"_ivl_30", 0 0, L_0x5f7124ab2710;  1 drivers
v0x5f7124a77a90_0 .net *"_ivl_33", 0 0, L_0x5f7124ab27b0;  1 drivers
v0x5f7124a77b70_0 .net *"_ivl_41", 0 0, L_0x5f7124ab28a0;  1 drivers
v0x5f7124a77c50_0 .net *"_ivl_44", 0 0, L_0x5f7124ab2940;  1 drivers
v0x5f7124a77d30_0 .net *"_ivl_6", 0 0, L_0x5f7124ab1dd0;  1 drivers
E_0x5f712496cdc0 .event edge, L_0x5f7124ab2940, L_0x5f7124ab28a0, v0x5f7124a76ab0_0;
E_0x5f7124a76330 .event edge, v0x5f7124a76e50_0, v0x5f7124a76ab0_0;
E_0x5f7124a76390 .event edge, L_0x5f7124ab27b0, L_0x5f7124ab2710, v0x5f7124a77750_0;
E_0x5f7124a763f0 .event edge, v0x5f7124a77370_0, v0x5f7124a77750_0;
L_0x5f7124ab1c90 .functor MUXZ 1, o0x77867877f998, o0x77867877f518, L_0x5f7124ab1c20, C4<>;
L_0x5f7124ab1ee0 .functor MUXZ 1, o0x77867877f518, L_0x5f7124ab1c90, L_0x5f7124ab1dd0, C4<>;
L_0x5f7124ab2710 .part o0x77867877f8a8, 3, 1;
L_0x5f7124ab27b0 .part o0x77867877f8a8, 7, 1;
L_0x5f7124ab28a0 .part o0x77867877f8a8, 2, 1;
L_0x5f7124ab2940 .part o0x77867877f8a8, 7, 1;
S_0x5f7124a782a0 .scope module, "receiver" "RECEIVER" 2 74, 7 53 0, S_0x5f7124a5c540;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "MISO";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x778678732258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5f7124ab19c0 .functor XNOR 1, v0x5f7124a76f10_0, L_0x778678732258, C4<0>, C4<0>;
v0x5f7124a82b00_0 .net "CLK", 0 0, L_0x5f7124ab2360;  alias, 1 drivers
v0x5f7124a82bc0_0 .net "CLR", 0 0, L_0x5f7124ab23d0;  alias, 1 drivers
v0x5f7124a82c60_0 .var "COUNT_RECEIVED", 3 0;
v0x5f7124a82d00_0 .net8 "DATA", 7 0, RS_0x77867877d178;  alias, 2 drivers
v0x5f7124a82dc0_0 .net "EMPTY_STATE", 0 0, L_0x5f7124ab1400;  alias, 1 drivers
v0x5f7124a82e60_0 .net "FULL_STATE", 0 0, L_0x5f7124ab1680;  alias, 1 drivers
L_0x778678732180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f7124a82f00_0 .net "HIGH", 0 0, L_0x778678732180;  1 drivers
L_0x778678732138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f7124a82fa0_0 .net "LOW", 0 0, L_0x778678732138;  1 drivers
v0x5f7124a83040_0 .net "MISO", 0 0, o0x77867877ff08;  alias, 0 drivers
v0x5f7124a830e0_0 .net "P_DATA_OUT", 7 0, L_0x5f7124ab1220;  1 drivers
v0x5f7124a831d0_0 .net "RE", 0 0, v0x5f7124a769f0_0;  alias, 1 drivers
v0x5f7124a832a0_0 .net "READ", 0 0, v0x5f7124a76f10_0;  alias, 1 drivers
v0x5f7124a83370_0 .var "SHIFT_CLK", 0 0;
L_0x778678732210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5f7124a83410_0 .net/2u *"_ivl_12", 3 0, L_0x778678732210;  1 drivers
v0x5f7124a834b0_0 .net *"_ivl_14", 0 0, L_0x5f7124ab1540;  1 drivers
v0x5f7124a83550_0 .net/2u *"_ivl_18", 0 0, L_0x778678732258;  1 drivers
v0x5f7124a83630_0 .net *"_ivl_20", 0 0, L_0x5f7124ab19c0;  1 drivers
o0x778678782278 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5f7124a836f0_0 name=_ivl_22
v0x5f7124a837d0_0 .var *"_ivl_30", 0 0; Local signal
L_0x7786787321c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5f7124a838b0_0 .net/2u *"_ivl_6", 3 0, L_0x7786787321c8;  1 drivers
v0x5f7124a83990_0 .net *"_ivl_8", 0 0, L_0x5f7124ab1310;  1 drivers
E_0x5f7124a78550 .event edge, v0x5f7124a76cd0_0;
E_0x5f7124a785d0 .event edge, v0x5f7124a76f10_0, v0x5f7124a76d90_0, v0x5f7124a78ef0_0;
L_0x5f7124ab1310 .cmp/eq 4, v0x5f7124a82c60_0, L_0x7786787321c8;
L_0x5f7124ab1400 .functor MUXZ 1, L_0x778678732138, L_0x778678732180, L_0x5f7124ab1310, C4<>;
L_0x5f7124ab1540 .cmp/eq 4, v0x5f7124a82c60_0, L_0x778678732210;
L_0x5f7124ab1680 .functor MUXZ 1, L_0x778678732138, L_0x778678732180, L_0x5f7124ab1540, C4<>;
L_0x5f7124ab1a30 .functor MUXZ 8, o0x778678782278, L_0x5f7124ab1220, L_0x5f7124ab19c0, C4<>;
S_0x5f7124a78630 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 7 72, 3 4 0, S_0x5f7124a782a0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5f7124a82530_0 .net "CLK", 0 0, v0x5f7124a83370_0;  1 drivers
v0x5f7124a825f0_0 .net "CLR", 0 0, L_0x5f7124ab23d0;  alias, 1 drivers
o0x778678781fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5f7124a826b0_0 .net "P_DATA_IN", 7 0, o0x778678781fa8;  0 drivers
v0x5f7124a82780_0 .net "P_DATA_OUT", 7 0, L_0x5f7124ab1220;  alias, 1 drivers
v0x5f7124a82860_0 .net "SH_LD", 0 0, L_0x778678732180;  alias, 1 drivers
v0x5f7124a82950_0 .net "S_DATA_IN", 0 0, o0x77867877ff08;  alias, 0 drivers
L_0x5f7124aada90 .part o0x778678781fa8, 4, 4;
L_0x5f7124ab0ff0 .part o0x778678781fa8, 0, 4;
L_0x5f7124ab10e0 .part L_0x5f7124ab1220, 4, 1;
L_0x5f7124ab1220 .concat8 [ 4 4 0 0], L_0x5f7124aae590, L_0x5f7124aaa900;
S_0x5f7124a78910 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5f7124a78630;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124aaaf70 .functor NOT 1, L_0x778678732180, C4<0>, C4<0>, C4<0>;
L_0x5f7124aab070 .functor NOT 1, L_0x5f7124ab23d0, C4<0>, C4<0>, C4<0>;
L_0x5f7124aab110 .functor AND 1, L_0x5f7124aaaf70, L_0x5f7124aab1b0, C4<1>, C4<1>;
L_0x5f7124aab250 .functor NOR 1, L_0x778678732180, L_0x5f7124aab350, C4<0>, C4<0>;
L_0x5f7124aaaf00 .functor AND 1, L_0x5f7124aaaf70, L_0x5f7124aab470, C4<1>, C4<1>;
L_0x5f7124aab510 .functor NOR 1, L_0x778678732180, L_0x5f7124aab5b0, C4<0>, C4<0>;
L_0x5f7124aab7c0 .functor AND 1, L_0x5f7124aaaf70, L_0x5f7124aab8c0, C4<1>, C4<1>;
L_0x5f7124aab960 .functor NOR 1, L_0x778678732180, L_0x5f7124aaba50, C4<0>, C4<0>;
L_0x5f7124aabd50 .functor AND 1, L_0x5f7124aaaf70, L_0x5f7124aabe10, C4<1>, C4<1>;
L_0x5f7124aac0a0 .functor NOR 1, L_0x778678732180, L_0x5f7124aac270, C4<0>, C4<0>;
L_0x5f7124aabf00 .functor AND 1, L_0x5f7124aac530, L_0x5f7124aab070, C4<1>, C4<1>;
L_0x5f7124aac670 .functor OR 1, L_0x5f7124aac750, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124aac960 .functor AND 1, L_0x5f7124aac9d0, L_0x5f7124aab070, C4<1>, C4<1>;
L_0x5f7124aacac0 .functor OR 1, L_0x5f7124aacc40, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124aac6e0 .functor AND 1, L_0x5f7124aace10, L_0x5f7124aab070, C4<1>, C4<1>;
L_0x5f7124aaceb0 .functor OR 1, L_0x5f7124aacfb0, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124aad280 .functor AND 1, L_0x5f7124aad340, L_0x5f7124aab070, C4<1>, C4<1>;
L_0x5f7124aad6c0 .functor OR 1, L_0x5f7124aad820, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124aada20 .functor BUFZ 4, L_0x5f7124aada90, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a7adc0_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7ae80_0 .net "CLR", 0 0, L_0x5f7124ab23d0;  alias, 1 drivers
v0x5f7124a7af40_0 .net "D_CLR", 3 0, L_0x5f7124aad530;  1 drivers
v0x5f7124a7b010_0 .net "D_DATA", 3 0, L_0x5f7124aada20;  1 drivers
v0x5f7124a7b0d0_0 .net "D_PRE", 3 0, L_0x5f7124aad140;  1 drivers
v0x5f7124a7b1b0_0 .net "P_DATA_IN", 3 0, L_0x5f7124aada90;  1 drivers
v0x5f7124a7b290_0 .net "P_DATA_OUT", 3 0, L_0x5f7124aaa900;  1 drivers
v0x5f7124a7b370_0 .net "SH_LD", 0 0, L_0x778678732180;  alias, 1 drivers
v0x5f7124a7b430_0 .net "S_CLR", 3 0, L_0x5f7124aabaf0;  1 drivers
v0x5f7124a7b5a0_0 .net "S_DATA_IN", 0 0, o0x77867877ff08;  alias, 0 drivers
v0x5f7124a7b640_0 .net "S_PRE", 3 0, L_0x5f7124aabb90;  1 drivers
v0x5f7124a7b700_0 .net *"_ivl_101", 0 0, L_0x5f7124aaceb0;  1 drivers
v0x5f7124a7b7e0_0 .net *"_ivl_104", 0 0, L_0x5f7124aacfb0;  1 drivers
v0x5f7124a7b8c0_0 .net *"_ivl_106", 0 0, L_0x5f7124aad280;  1 drivers
v0x5f7124a7b9a0_0 .net *"_ivl_110", 0 0, L_0x5f7124aad340;  1 drivers
v0x5f7124a7ba80_0 .net *"_ivl_112", 0 0, L_0x5f7124aad6c0;  1 drivers
v0x5f7124a7bb60_0 .net *"_ivl_116", 0 0, L_0x5f7124aad820;  1 drivers
v0x5f7124a7bc40_0 .net *"_ivl_34", 0 0, L_0x5f7124aab110;  1 drivers
v0x5f7124a7bd20_0 .net *"_ivl_37", 0 0, L_0x5f7124aab1b0;  1 drivers
v0x5f7124a7be00_0 .net *"_ivl_39", 0 0, L_0x5f7124aab250;  1 drivers
v0x5f7124a7bee0_0 .net *"_ivl_42", 0 0, L_0x5f7124aab350;  1 drivers
v0x5f7124a7bfc0_0 .net *"_ivl_44", 0 0, L_0x5f7124aaaf00;  1 drivers
v0x5f7124a7c0a0_0 .net *"_ivl_47", 0 0, L_0x5f7124aab470;  1 drivers
v0x5f7124a7c180_0 .net *"_ivl_49", 0 0, L_0x5f7124aab510;  1 drivers
v0x5f7124a7c260_0 .net *"_ivl_52", 0 0, L_0x5f7124aab5b0;  1 drivers
v0x5f7124a7c340_0 .net *"_ivl_54", 0 0, L_0x5f7124aab7c0;  1 drivers
v0x5f7124a7c420_0 .net *"_ivl_57", 0 0, L_0x5f7124aab8c0;  1 drivers
v0x5f7124a7c500_0 .net *"_ivl_59", 0 0, L_0x5f7124aab960;  1 drivers
v0x5f7124a7c5e0_0 .net *"_ivl_62", 0 0, L_0x5f7124aaba50;  1 drivers
v0x5f7124a7c6c0_0 .net *"_ivl_64", 0 0, L_0x5f7124aabd50;  1 drivers
v0x5f7124a7c7a0_0 .net *"_ivl_68", 0 0, L_0x5f7124aabe10;  1 drivers
v0x5f7124a7c880_0 .net *"_ivl_70", 0 0, L_0x5f7124aac0a0;  1 drivers
v0x5f7124a7c960_0 .net *"_ivl_74", 0 0, L_0x5f7124aac270;  1 drivers
v0x5f7124a7cc50_0 .net *"_ivl_76", 0 0, L_0x5f7124aabf00;  1 drivers
v0x5f7124a7cd30_0 .net *"_ivl_79", 0 0, L_0x5f7124aac530;  1 drivers
v0x5f7124a7ce10_0 .net *"_ivl_81", 0 0, L_0x5f7124aac670;  1 drivers
v0x5f7124a7cef0_0 .net *"_ivl_84", 0 0, L_0x5f7124aac750;  1 drivers
v0x5f7124a7cfd0_0 .net *"_ivl_86", 0 0, L_0x5f7124aac960;  1 drivers
v0x5f7124a7d0b0_0 .net *"_ivl_89", 0 0, L_0x5f7124aac9d0;  1 drivers
v0x5f7124a7d190_0 .net *"_ivl_91", 0 0, L_0x5f7124aacac0;  1 drivers
v0x5f7124a7d270_0 .net *"_ivl_94", 0 0, L_0x5f7124aacc40;  1 drivers
v0x5f7124a7d350_0 .net *"_ivl_96", 0 0, L_0x5f7124aac6e0;  1 drivers
v0x5f7124a7d430_0 .net *"_ivl_99", 0 0, L_0x5f7124aace10;  1 drivers
v0x5f7124a7d510_0 .net "notCLR", 0 0, L_0x5f7124aab070;  1 drivers
v0x5f7124a7d5d0_0 .net "notSH_LD", 0 0, L_0x5f7124aaaf70;  1 drivers
L_0x5f7124aaa000 .part L_0x5f7124aad530, 0, 1;
L_0x5f7124aaa0a0 .part L_0x5f7124aad140, 0, 1;
L_0x5f7124aaa1b0 .part L_0x5f7124aaa900, 3, 1;
L_0x5f7124aaa2b0 .part L_0x5f7124aad530, 1, 1;
L_0x5f7124aaa3b0 .part L_0x5f7124aad140, 1, 1;
L_0x5f7124aaa540 .part L_0x5f7124aaa900, 2, 1;
L_0x5f7124aaa6a0 .part L_0x5f7124aad530, 2, 1;
L_0x5f7124aaa740 .part L_0x5f7124aad140, 2, 1;
L_0x5f7124aaa900 .concat8 [ 1 1 1 1], v0x5f7124a7ac60_0, v0x5f7124a7a400_0, v0x5f7124a79b70_0, v0x5f7124a79300_0;
L_0x5f7124aaab10 .part L_0x5f7124aaa900, 1, 1;
L_0x5f7124aaaca0 .part L_0x5f7124aad530, 3, 1;
L_0x5f7124aaadd0 .part L_0x5f7124aad140, 3, 1;
L_0x5f7124aab1b0 .part L_0x5f7124aada20, 3, 1;
L_0x5f7124aab350 .part L_0x5f7124aada20, 3, 1;
L_0x5f7124aab470 .part L_0x5f7124aada20, 2, 1;
L_0x5f7124aab5b0 .part L_0x5f7124aada20, 2, 1;
L_0x5f7124aab8c0 .part L_0x5f7124aada20, 1, 1;
L_0x5f7124aaba50 .part L_0x5f7124aada20, 1, 1;
L_0x5f7124aabb90 .concat8 [ 1 1 1 1], L_0x5f7124aab110, L_0x5f7124aaaf00, L_0x5f7124aab7c0, L_0x5f7124aabd50;
L_0x5f7124aabe10 .part L_0x5f7124aada20, 0, 1;
L_0x5f7124aabaf0 .concat8 [ 1 1 1 1], L_0x5f7124aab250, L_0x5f7124aab510, L_0x5f7124aab960, L_0x5f7124aac0a0;
L_0x5f7124aac270 .part L_0x5f7124aada20, 0, 1;
L_0x5f7124aac530 .part L_0x5f7124aabb90, 0, 1;
L_0x5f7124aac750 .part L_0x5f7124aabaf0, 0, 1;
L_0x5f7124aac9d0 .part L_0x5f7124aabb90, 1, 1;
L_0x5f7124aacc40 .part L_0x5f7124aabaf0, 1, 1;
L_0x5f7124aace10 .part L_0x5f7124aabb90, 2, 1;
L_0x5f7124aacfb0 .part L_0x5f7124aabaf0, 2, 1;
L_0x5f7124aad140 .concat8 [ 1 1 1 1], L_0x5f7124aabf00, L_0x5f7124aac960, L_0x5f7124aac6e0, L_0x5f7124aad280;
L_0x5f7124aad340 .part L_0x5f7124aabb90, 3, 1;
L_0x5f7124aad530 .concat8 [ 1 1 1 1], L_0x5f7124aac670, L_0x5f7124aacac0, L_0x5f7124aaceb0, L_0x5f7124aad6c0;
L_0x5f7124aad820 .part L_0x5f7124aabaf0, 3, 1;
S_0x5f7124a78bf0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a78910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a78ef0_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a78fd0_0 .net "CLR", 0 0, L_0x5f7124aaa000;  1 drivers
v0x5f7124a79090_0 .net "DATA", 0 0, o0x77867877ff08;  alias, 0 drivers
v0x5f7124a79130_0 .net "PRE", 0 0, L_0x5f7124aaa0a0;  1 drivers
v0x5f7124a791f0_0 .net "Q", 0 0, v0x5f7124a79300_0;  1 drivers
v0x5f7124a79300_0 .var "STORED_BIT", 0 0;
E_0x5f7124a78e70 .event edge, v0x5f7124a79130_0, v0x5f7124a78fd0_0, v0x5f7124a78ef0_0;
S_0x5f7124a79460 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a78910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a79740_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a79830_0 .net "CLR", 0 0, L_0x5f7124aaa2b0;  1 drivers
v0x5f7124a798d0_0 .net "DATA", 0 0, L_0x5f7124aaa1b0;  1 drivers
v0x5f7124a799a0_0 .net "PRE", 0 0, L_0x5f7124aaa3b0;  1 drivers
v0x5f7124a79a60_0 .net "Q", 0 0, v0x5f7124a79b70_0;  1 drivers
v0x5f7124a79b70_0 .var "STORED_BIT", 0 0;
E_0x5f7124a796e0 .event edge, v0x5f7124a799a0_0, v0x5f7124a79830_0, v0x5f7124a78ef0_0;
S_0x5f7124a79cd0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a78910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a79fc0_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7a0d0_0 .net "CLR", 0 0, L_0x5f7124aaa6a0;  1 drivers
v0x5f7124a7a190_0 .net "DATA", 0 0, L_0x5f7124aaa540;  1 drivers
v0x5f7124a7a230_0 .net "PRE", 0 0, L_0x5f7124aaa740;  1 drivers
v0x5f7124a7a2f0_0 .net "Q", 0 0, v0x5f7124a7a400_0;  1 drivers
v0x5f7124a7a400_0 .var "STORED_BIT", 0 0;
E_0x5f7124a79f60 .event edge, v0x5f7124a7a230_0, v0x5f7124a7a0d0_0, v0x5f7124a78ef0_0;
S_0x5f7124a7a560 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a78910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a7a840_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7a900_0 .net "CLR", 0 0, L_0x5f7124aaaca0;  1 drivers
v0x5f7124a7a9c0_0 .net "DATA", 0 0, L_0x5f7124aaab10;  1 drivers
v0x5f7124a7aa90_0 .net "PRE", 0 0, L_0x5f7124aaadd0;  1 drivers
v0x5f7124a7ab50_0 .net "Q", 0 0, v0x5f7124a7ac60_0;  1 drivers
v0x5f7124a7ac60_0 .var "STORED_BIT", 0 0;
E_0x5f7124a7a7c0 .event edge, v0x5f7124a7aa90_0, v0x5f7124a7a900_0, v0x5f7124a78ef0_0;
S_0x5f7124a7d790 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5f7124a78630;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124aaea80 .functor NOT 1, L_0x778678732180, C4<0>, C4<0>, C4<0>;
L_0x5f7124aaeaf0 .functor NOT 1, L_0x5f7124ab23d0, C4<0>, C4<0>, C4<0>;
L_0x5f7124aaeb90 .functor AND 1, L_0x5f7124aaea80, L_0x5f7124aaec30, C4<1>, C4<1>;
L_0x5f7124aaecd0 .functor NOR 1, L_0x778678732180, L_0x5f7124aaedd0, C4<0>, C4<0>;
L_0x5f7124aaea10 .functor AND 1, L_0x5f7124aaea80, L_0x5f7124aaee70, C4<1>, C4<1>;
L_0x5f7124aaef60 .functor NOR 1, L_0x778678732180, L_0x5f7124aaf000, C4<0>, C4<0>;
L_0x5f7124aaf210 .functor AND 1, L_0x5f7124aaea80, L_0x5f7124aaf310, C4<1>, C4<1>;
L_0x5f7124aaf3b0 .functor NOR 1, L_0x778678732180, L_0x5f7124aaf4a0, C4<0>, C4<0>;
L_0x5f7124aaf7a0 .functor AND 1, L_0x5f7124aaea80, L_0x5f7124aaf860, C4<1>, C4<1>;
L_0x5f7124aafaf0 .functor NOR 1, L_0x778678732180, L_0x5f7124aafbb0, C4<0>, C4<0>;
L_0x5f7124aaf950 .functor AND 1, L_0x5f7124aafe70, L_0x5f7124aaeaf0, C4<1>, C4<1>;
L_0x5f7124aaffb0 .functor OR 1, L_0x5f7124ab0090, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124aafd60 .functor AND 1, L_0x5f7124ab02a0, L_0x5f7124aaeaf0, C4<1>, C4<1>;
L_0x5f7124ab0340 .functor OR 1, L_0x5f7124ab03b0, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124ab0020 .functor AND 1, L_0x5f7124ab01d0, L_0x5f7124aaeaf0, C4<1>, C4<1>;
L_0x5f7124ab0580 .functor OR 1, L_0x5f7124ab0680, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124ab0940 .functor AND 1, L_0x5f7124ab0a00, L_0x5f7124aaeaf0, C4<1>, C4<1>;
L_0x5f7124ab0c90 .functor OR 1, L_0x5f7124ab0df0, L_0x5f7124ab23d0, C4<0>, C4<0>;
L_0x5f7124ab0af0 .functor BUFZ 4, L_0x5f7124ab0ff0, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a7fba0_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7fc60_0 .net "CLR", 0 0, L_0x5f7124ab23d0;  alias, 1 drivers
v0x5f7124a7fd70_0 .net "D_CLR", 3 0, L_0x5f7124ab07b0;  1 drivers
v0x5f7124a7fe10_0 .net "D_DATA", 3 0, L_0x5f7124ab0af0;  1 drivers
v0x5f7124a7fef0_0 .net "D_PRE", 3 0, L_0x5f7124ab04a0;  1 drivers
v0x5f7124a80020_0 .net "P_DATA_IN", 3 0, L_0x5f7124ab0ff0;  1 drivers
v0x5f7124a80100_0 .net "P_DATA_OUT", 3 0, L_0x5f7124aae590;  1 drivers
v0x5f7124a801e0_0 .net "SH_LD", 0 0, L_0x778678732180;  alias, 1 drivers
v0x5f7124a80280_0 .net "S_CLR", 3 0, L_0x5f7124aaf540;  1 drivers
v0x5f7124a80340_0 .net "S_DATA_IN", 0 0, L_0x5f7124ab10e0;  1 drivers
v0x5f7124a803e0_0 .net "S_PRE", 3 0, L_0x5f7124aaf5e0;  1 drivers
v0x5f7124a804a0_0 .net *"_ivl_101", 0 0, L_0x5f7124ab0580;  1 drivers
v0x5f7124a80580_0 .net *"_ivl_104", 0 0, L_0x5f7124ab0680;  1 drivers
v0x5f7124a80660_0 .net *"_ivl_106", 0 0, L_0x5f7124ab0940;  1 drivers
v0x5f7124a80740_0 .net *"_ivl_110", 0 0, L_0x5f7124ab0a00;  1 drivers
v0x5f7124a80820_0 .net *"_ivl_112", 0 0, L_0x5f7124ab0c90;  1 drivers
v0x5f7124a80900_0 .net *"_ivl_116", 0 0, L_0x5f7124ab0df0;  1 drivers
v0x5f7124a809e0_0 .net *"_ivl_34", 0 0, L_0x5f7124aaeb90;  1 drivers
v0x5f7124a80ac0_0 .net *"_ivl_37", 0 0, L_0x5f7124aaec30;  1 drivers
v0x5f7124a80ba0_0 .net *"_ivl_39", 0 0, L_0x5f7124aaecd0;  1 drivers
v0x5f7124a80c80_0 .net *"_ivl_42", 0 0, L_0x5f7124aaedd0;  1 drivers
v0x5f7124a80d60_0 .net *"_ivl_44", 0 0, L_0x5f7124aaea10;  1 drivers
v0x5f7124a80e40_0 .net *"_ivl_47", 0 0, L_0x5f7124aaee70;  1 drivers
v0x5f7124a80f20_0 .net *"_ivl_49", 0 0, L_0x5f7124aaef60;  1 drivers
v0x5f7124a81000_0 .net *"_ivl_52", 0 0, L_0x5f7124aaf000;  1 drivers
v0x5f7124a810e0_0 .net *"_ivl_54", 0 0, L_0x5f7124aaf210;  1 drivers
v0x5f7124a811c0_0 .net *"_ivl_57", 0 0, L_0x5f7124aaf310;  1 drivers
v0x5f7124a812a0_0 .net *"_ivl_59", 0 0, L_0x5f7124aaf3b0;  1 drivers
v0x5f7124a81380_0 .net *"_ivl_62", 0 0, L_0x5f7124aaf4a0;  1 drivers
v0x5f7124a81460_0 .net *"_ivl_64", 0 0, L_0x5f7124aaf7a0;  1 drivers
v0x5f7124a81540_0 .net *"_ivl_68", 0 0, L_0x5f7124aaf860;  1 drivers
v0x5f7124a81620_0 .net *"_ivl_70", 0 0, L_0x5f7124aafaf0;  1 drivers
v0x5f7124a81700_0 .net *"_ivl_74", 0 0, L_0x5f7124aafbb0;  1 drivers
v0x5f7124a819f0_0 .net *"_ivl_76", 0 0, L_0x5f7124aaf950;  1 drivers
v0x5f7124a81ad0_0 .net *"_ivl_79", 0 0, L_0x5f7124aafe70;  1 drivers
v0x5f7124a81bb0_0 .net *"_ivl_81", 0 0, L_0x5f7124aaffb0;  1 drivers
v0x5f7124a81c90_0 .net *"_ivl_84", 0 0, L_0x5f7124ab0090;  1 drivers
v0x5f7124a81d70_0 .net *"_ivl_86", 0 0, L_0x5f7124aafd60;  1 drivers
v0x5f7124a81e50_0 .net *"_ivl_89", 0 0, L_0x5f7124ab02a0;  1 drivers
v0x5f7124a81f30_0 .net *"_ivl_91", 0 0, L_0x5f7124ab0340;  1 drivers
v0x5f7124a82010_0 .net *"_ivl_94", 0 0, L_0x5f7124ab03b0;  1 drivers
v0x5f7124a820f0_0 .net *"_ivl_96", 0 0, L_0x5f7124ab0020;  1 drivers
v0x5f7124a821d0_0 .net *"_ivl_99", 0 0, L_0x5f7124ab01d0;  1 drivers
v0x5f7124a822b0_0 .net "notCLR", 0 0, L_0x5f7124aaeaf0;  1 drivers
v0x5f7124a82370_0 .net "notSH_LD", 0 0, L_0x5f7124aaea80;  1 drivers
L_0x5f7124aadbf0 .part L_0x5f7124ab07b0, 0, 1;
L_0x5f7124aadc90 .part L_0x5f7124ab04a0, 0, 1;
L_0x5f7124aade30 .part L_0x5f7124aae590, 3, 1;
L_0x5f7124aadf30 .part L_0x5f7124ab07b0, 1, 1;
L_0x5f7124aae080 .part L_0x5f7124ab04a0, 1, 1;
L_0x5f7124aae210 .part L_0x5f7124aae590, 2, 1;
L_0x5f7124aae330 .part L_0x5f7124ab07b0, 2, 1;
L_0x5f7124aae3d0 .part L_0x5f7124ab04a0, 2, 1;
L_0x5f7124aae590 .concat8 [ 1 1 1 1], v0x5f7124a7fa40_0, v0x5f7124a7f1e0_0, v0x5f7124a7e970_0, v0x5f7124a7e110_0;
L_0x5f7124aae7a0 .part L_0x5f7124aae590, 1, 1;
L_0x5f7124aae840 .part L_0x5f7124ab07b0, 3, 1;
L_0x5f7124aae8e0 .part L_0x5f7124ab04a0, 3, 1;
L_0x5f7124aaec30 .part L_0x5f7124ab0af0, 3, 1;
L_0x5f7124aaedd0 .part L_0x5f7124ab0af0, 3, 1;
L_0x5f7124aaee70 .part L_0x5f7124ab0af0, 2, 1;
L_0x5f7124aaf000 .part L_0x5f7124ab0af0, 2, 1;
L_0x5f7124aaf310 .part L_0x5f7124ab0af0, 1, 1;
L_0x5f7124aaf4a0 .part L_0x5f7124ab0af0, 1, 1;
L_0x5f7124aaf5e0 .concat8 [ 1 1 1 1], L_0x5f7124aaeb90, L_0x5f7124aaea10, L_0x5f7124aaf210, L_0x5f7124aaf7a0;
L_0x5f7124aaf860 .part L_0x5f7124ab0af0, 0, 1;
L_0x5f7124aaf540 .concat8 [ 1 1 1 1], L_0x5f7124aaecd0, L_0x5f7124aaef60, L_0x5f7124aaf3b0, L_0x5f7124aafaf0;
L_0x5f7124aafbb0 .part L_0x5f7124ab0af0, 0, 1;
L_0x5f7124aafe70 .part L_0x5f7124aaf5e0, 0, 1;
L_0x5f7124ab0090 .part L_0x5f7124aaf540, 0, 1;
L_0x5f7124ab02a0 .part L_0x5f7124aaf5e0, 1, 1;
L_0x5f7124ab03b0 .part L_0x5f7124aaf540, 1, 1;
L_0x5f7124ab01d0 .part L_0x5f7124aaf5e0, 2, 1;
L_0x5f7124ab0680 .part L_0x5f7124aaf540, 2, 1;
L_0x5f7124ab04a0 .concat8 [ 1 1 1 1], L_0x5f7124aaf950, L_0x5f7124aafd60, L_0x5f7124ab0020, L_0x5f7124ab0940;
L_0x5f7124ab0a00 .part L_0x5f7124aaf5e0, 3, 1;
L_0x5f7124ab07b0 .concat8 [ 1 1 1 1], L_0x5f7124aaffb0, L_0x5f7124ab0340, L_0x5f7124ab0580, L_0x5f7124ab0c90;
L_0x5f7124ab0df0 .part L_0x5f7124aaf540, 3, 1;
S_0x5f7124a7d9e0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a7d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a7dcf0_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7ddb0_0 .net "CLR", 0 0, L_0x5f7124aadbf0;  1 drivers
v0x5f7124a7de70_0 .net "DATA", 0 0, L_0x5f7124ab10e0;  alias, 1 drivers
v0x5f7124a7df40_0 .net "PRE", 0 0, L_0x5f7124aadc90;  1 drivers
v0x5f7124a7e000_0 .net "Q", 0 0, v0x5f7124a7e110_0;  1 drivers
v0x5f7124a7e110_0 .var "STORED_BIT", 0 0;
E_0x5f7124a7dc70 .event edge, v0x5f7124a7df40_0, v0x5f7124a7ddb0_0, v0x5f7124a78ef0_0;
S_0x5f7124a7e270 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a7d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a7e550_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7e610_0 .net "CLR", 0 0, L_0x5f7124aadf30;  1 drivers
v0x5f7124a7e6d0_0 .net "DATA", 0 0, L_0x5f7124aade30;  1 drivers
v0x5f7124a7e7a0_0 .net "PRE", 0 0, L_0x5f7124aae080;  1 drivers
v0x5f7124a7e860_0 .net "Q", 0 0, v0x5f7124a7e970_0;  1 drivers
v0x5f7124a7e970_0 .var "STORED_BIT", 0 0;
E_0x5f7124a7e4f0 .event edge, v0x5f7124a7e7a0_0, v0x5f7124a7e610_0, v0x5f7124a78ef0_0;
S_0x5f7124a7ead0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a7d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a7edc0_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7ee80_0 .net "CLR", 0 0, L_0x5f7124aae330;  1 drivers
v0x5f7124a7ef40_0 .net "DATA", 0 0, L_0x5f7124aae210;  1 drivers
v0x5f7124a7f010_0 .net "PRE", 0 0, L_0x5f7124aae3d0;  1 drivers
v0x5f7124a7f0d0_0 .net "Q", 0 0, v0x5f7124a7f1e0_0;  1 drivers
v0x5f7124a7f1e0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a7ed60 .event edge, v0x5f7124a7f010_0, v0x5f7124a7ee80_0, v0x5f7124a78ef0_0;
S_0x5f7124a7f340 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a7d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a7f620_0 .net "CLK", 0 0, v0x5f7124a83370_0;  alias, 1 drivers
v0x5f7124a7f6e0_0 .net "CLR", 0 0, L_0x5f7124aae840;  1 drivers
v0x5f7124a7f7a0_0 .net "DATA", 0 0, L_0x5f7124aae7a0;  1 drivers
v0x5f7124a7f870_0 .net "PRE", 0 0, L_0x5f7124aae8e0;  1 drivers
v0x5f7124a7f930_0 .net "Q", 0 0, v0x5f7124a7fa40_0;  1 drivers
v0x5f7124a7fa40_0 .var "STORED_BIT", 0 0;
E_0x5f7124a7f5a0 .event edge, v0x5f7124a7f870_0, v0x5f7124a7f6e0_0, v0x5f7124a78ef0_0;
S_0x5f7124a83b50 .scope module, "sender" "SENDER" 2 64, 7 4 0, S_0x5f7124a5c540;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x5f7124aa9790 .functor NOT 1, v0x5f7124a77430_0, C4<0>, C4<0>, C4<0>;
L_0x778678732060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5f7124aa0ea0 .functor XNOR 1, v0x5f7124a77690_0, L_0x778678732060, C4<0>, C4<0>;
v0x5f7124a8e600_0 .net "CLK", 0 0, L_0x5f7124ab2020;  alias, 1 drivers
v0x5f7124a8e6c0_0 .net "CLR", 0 0, L_0x5f7124ab20e0;  alias, 1 drivers
v0x5f7124a8e760_0 .var "COUNT_SENT", 3 0;
v0x5f7124a8e800_0 .net "DATA", 7 0, L_0x5f7124a9a6e0;  alias, 1 drivers
v0x5f7124a8e8c0_0 .net "EMPTY_STATE", 0 0, L_0x5f7124aa9b50;  alias, 1 drivers
v0x5f7124a8e9b0_0 .net "FULL_STATE", 0 0, L_0x5f7124aa9dc0;  alias, 1 drivers
v0x5f7124a8ea50_0 .net "HIGH", 0 0, L_0x778678732060;  1 drivers
L_0x778678732018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f7124a8eb10_0 .net "LOW", 0 0, L_0x778678732018;  1 drivers
v0x5f7124a8ebb0_0 .net "MOSI", 0 0, L_0x5f7124aa99c0;  alias, 1 drivers
v0x5f7124a8ec70_0 .net "P_DATA_OUT", 7 0, L_0x5f7124aa96c0;  1 drivers
v0x5f7124a8ed30_0 .var "SHIFT_CLK", 0 0;
v0x5f7124a8edd0_0 .net "TE", 0 0, v0x5f7124a77690_0;  alias, 1 drivers
v0x5f7124a8ee70_0 .net "WRITE", 0 0, v0x5f7124a77430_0;  alias, 1 drivers
L_0x7786787320a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5f7124a8ef40_0 .net/2u *"_ivl_12", 3 0, L_0x7786787320a8;  1 drivers
v0x5f7124a8efe0_0 .net *"_ivl_14", 0 0, L_0x5f7124aa9a60;  1 drivers
L_0x7786787320f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5f7124a8f080_0 .net/2u *"_ivl_18", 3 0, L_0x7786787320f0;  1 drivers
v0x5f7124a8f160_0 .net *"_ivl_20", 0 0, L_0x5f7124aa9c80;  1 drivers
v0x5f7124a8f220_0 .var *"_ivl_28", 0 0; Local signal
v0x5f7124a8f300_0 .net *"_ivl_6", 0 0, L_0x5f7124aa0ea0;  1 drivers
v0x5f7124a8f3c0_0 .net *"_ivl_9", 0 0, L_0x5f7124aa9890;  1 drivers
E_0x5f7124a78830 .event edge, v0x5f7124a77130_0;
E_0x5f7124a83e90 .event edge, v0x5f7124a77430_0, v0x5f7124a771f0_0, v0x5f7124a847b0_0;
L_0x5f7124aa9890 .part L_0x5f7124aa96c0, 0, 1;
L_0x5f7124aa99c0 .functor MUXZ 1, L_0x778678732018, L_0x5f7124aa9890, L_0x5f7124aa0ea0, C4<>;
L_0x5f7124aa9a60 .cmp/eq 4, v0x5f7124a8e760_0, L_0x7786787320a8;
L_0x5f7124aa9b50 .functor MUXZ 1, L_0x778678732018, L_0x778678732060, L_0x5f7124aa9a60, C4<>;
L_0x5f7124aa9c80 .cmp/eq 4, v0x5f7124a8e760_0, L_0x7786787320f0;
L_0x5f7124aa9dc0 .functor MUXZ 1, L_0x778678732018, L_0x778678732060, L_0x5f7124aa9c80, C4<>;
S_0x5f7124a83ef0 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 7 23, 3 4 0, S_0x5f7124a83b50;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5f7124a8e040_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  1 drivers
v0x5f7124a8e100_0 .net "CLR", 0 0, L_0x5f7124ab20e0;  alias, 1 drivers
v0x5f7124a8e1c0_0 .net "P_DATA_IN", 7 0, L_0x5f7124a9a6e0;  alias, 1 drivers
v0x5f7124a8e2c0_0 .net "P_DATA_OUT", 7 0, L_0x5f7124aa96c0;  alias, 1 drivers
v0x5f7124a8e360_0 .net "SH_LD", 0 0, L_0x5f7124aa9790;  1 drivers
v0x5f7124a8e450_0 .net "S_DATA_IN", 0 0, L_0x778678732018;  alias, 1 drivers
L_0x5f7124aa5a50 .part L_0x5f7124a9a6e0, 4, 4;
L_0x5f7124aa9490 .part L_0x5f7124a9a6e0, 0, 4;
L_0x5f7124aa9580 .part L_0x5f7124aa96c0, 4, 1;
L_0x5f7124aa96c0 .concat8 [ 4 4 0 0], L_0x5f7124aa6550, L_0x5f7124aa2a40;
S_0x5f7124a841d0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x5f7124a83ef0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124aa3050 .functor NOT 1, L_0x5f7124aa9790, C4<0>, C4<0>, C4<0>;
L_0x5f7124aa30c0 .functor NOT 1, L_0x5f7124ab20e0, C4<0>, C4<0>, C4<0>;
L_0x5f7124aa3160 .functor AND 1, L_0x5f7124aa3050, L_0x5f7124aa3200, C4<1>, C4<1>;
L_0x5f7124aa32a0 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa3430, C4<0>, C4<0>;
L_0x5f7124aa2fe0 .functor AND 1, L_0x5f7124aa3050, L_0x5f7124aa34d0, C4<1>, C4<1>;
L_0x5f7124aa3570 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa3610, C4<0>, C4<0>;
L_0x5f7124aa3820 .functor AND 1, L_0x5f7124aa3050, L_0x5f7124aa3920, C4<1>, C4<1>;
L_0x5f7124aa39c0 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa3ab0, C4<0>, C4<0>;
L_0x5f7124aa3db0 .functor AND 1, L_0x5f7124aa3050, L_0x5f7124aa3e70, C4<1>, C4<1>;
L_0x5f7124aa4100 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa41c0, C4<0>, C4<0>;
L_0x5f7124aa4430 .functor AND 1, L_0x5f7124aa44f0, L_0x5f7124aa30c0, C4<1>, C4<1>;
L_0x5f7124aa4630 .functor OR 1, L_0x5f7124aa4710, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa4920 .functor AND 1, L_0x5f7124aa4990, L_0x5f7124aa30c0, C4<1>, C4<1>;
L_0x5f7124aa4a80 .functor OR 1, L_0x5f7124aa4c00, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa46a0 .functor AND 1, L_0x5f7124aa4dd0, L_0x5f7124aa30c0, C4<1>, C4<1>;
L_0x5f7124aa4e70 .functor OR 1, L_0x5f7124aa4f70, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa5240 .functor AND 1, L_0x5f7124aa5300, L_0x5f7124aa30c0, C4<1>, C4<1>;
L_0x5f7124aa5680 .functor OR 1, L_0x5f7124aa57e0, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa59e0 .functor BUFZ 4, L_0x5f7124aa5a50, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a866b0_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a86770_0 .net "CLR", 0 0, L_0x5f7124ab20e0;  alias, 1 drivers
v0x5f7124a86830_0 .net "D_CLR", 3 0, L_0x5f7124aa54f0;  1 drivers
v0x5f7124a86900_0 .net "D_DATA", 3 0, L_0x5f7124aa59e0;  1 drivers
v0x5f7124a869c0_0 .net "D_PRE", 3 0, L_0x5f7124aa5100;  1 drivers
v0x5f7124a86aa0_0 .net "P_DATA_IN", 3 0, L_0x5f7124aa5a50;  1 drivers
v0x5f7124a86b80_0 .net "P_DATA_OUT", 3 0, L_0x5f7124aa2a40;  1 drivers
v0x5f7124a86c60_0 .net "SH_LD", 0 0, L_0x5f7124aa9790;  alias, 1 drivers
v0x5f7124a86d20_0 .net "S_CLR", 3 0, L_0x5f7124aa3b50;  1 drivers
v0x5f7124a86e90_0 .net "S_DATA_IN", 0 0, L_0x778678732018;  alias, 1 drivers
v0x5f7124a86f30_0 .net "S_PRE", 3 0, L_0x5f7124aa3bf0;  1 drivers
v0x5f7124a86ff0_0 .net *"_ivl_101", 0 0, L_0x5f7124aa4e70;  1 drivers
v0x5f7124a870d0_0 .net *"_ivl_104", 0 0, L_0x5f7124aa4f70;  1 drivers
v0x5f7124a871b0_0 .net *"_ivl_106", 0 0, L_0x5f7124aa5240;  1 drivers
v0x5f7124a87290_0 .net *"_ivl_110", 0 0, L_0x5f7124aa5300;  1 drivers
v0x5f7124a87370_0 .net *"_ivl_112", 0 0, L_0x5f7124aa5680;  1 drivers
v0x5f7124a87450_0 .net *"_ivl_116", 0 0, L_0x5f7124aa57e0;  1 drivers
v0x5f7124a87640_0 .net *"_ivl_34", 0 0, L_0x5f7124aa3160;  1 drivers
v0x5f7124a87720_0 .net *"_ivl_37", 0 0, L_0x5f7124aa3200;  1 drivers
v0x5f7124a87800_0 .net *"_ivl_39", 0 0, L_0x5f7124aa32a0;  1 drivers
v0x5f7124a878e0_0 .net *"_ivl_42", 0 0, L_0x5f7124aa3430;  1 drivers
v0x5f7124a879c0_0 .net *"_ivl_44", 0 0, L_0x5f7124aa2fe0;  1 drivers
v0x5f7124a87aa0_0 .net *"_ivl_47", 0 0, L_0x5f7124aa34d0;  1 drivers
v0x5f7124a87b80_0 .net *"_ivl_49", 0 0, L_0x5f7124aa3570;  1 drivers
v0x5f7124a87c60_0 .net *"_ivl_52", 0 0, L_0x5f7124aa3610;  1 drivers
v0x5f7124a87d40_0 .net *"_ivl_54", 0 0, L_0x5f7124aa3820;  1 drivers
v0x5f7124a87e20_0 .net *"_ivl_57", 0 0, L_0x5f7124aa3920;  1 drivers
v0x5f7124a87f00_0 .net *"_ivl_59", 0 0, L_0x5f7124aa39c0;  1 drivers
v0x5f7124a87fe0_0 .net *"_ivl_62", 0 0, L_0x5f7124aa3ab0;  1 drivers
v0x5f7124a880c0_0 .net *"_ivl_64", 0 0, L_0x5f7124aa3db0;  1 drivers
v0x5f7124a881a0_0 .net *"_ivl_68", 0 0, L_0x5f7124aa3e70;  1 drivers
v0x5f7124a88280_0 .net *"_ivl_70", 0 0, L_0x5f7124aa4100;  1 drivers
v0x5f7124a88360_0 .net *"_ivl_74", 0 0, L_0x5f7124aa41c0;  1 drivers
v0x5f7124a88650_0 .net *"_ivl_76", 0 0, L_0x5f7124aa4430;  1 drivers
v0x5f7124a88730_0 .net *"_ivl_79", 0 0, L_0x5f7124aa44f0;  1 drivers
v0x5f7124a88810_0 .net *"_ivl_81", 0 0, L_0x5f7124aa4630;  1 drivers
v0x5f7124a888f0_0 .net *"_ivl_84", 0 0, L_0x5f7124aa4710;  1 drivers
v0x5f7124a889d0_0 .net *"_ivl_86", 0 0, L_0x5f7124aa4920;  1 drivers
v0x5f7124a88ab0_0 .net *"_ivl_89", 0 0, L_0x5f7124aa4990;  1 drivers
v0x5f7124a88b90_0 .net *"_ivl_91", 0 0, L_0x5f7124aa4a80;  1 drivers
v0x5f7124a88c70_0 .net *"_ivl_94", 0 0, L_0x5f7124aa4c00;  1 drivers
v0x5f7124a88d50_0 .net *"_ivl_96", 0 0, L_0x5f7124aa46a0;  1 drivers
v0x5f7124a88e30_0 .net *"_ivl_99", 0 0, L_0x5f7124aa4dd0;  1 drivers
v0x5f7124a88f10_0 .net "notCLR", 0 0, L_0x5f7124aa30c0;  1 drivers
v0x5f7124a88fd0_0 .net "notSH_LD", 0 0, L_0x5f7124aa3050;  1 drivers
L_0x5f7124aa2120 .part L_0x5f7124aa54f0, 0, 1;
L_0x5f7124aa21c0 .part L_0x5f7124aa5100, 0, 1;
L_0x5f7124aa2330 .part L_0x5f7124aa2a40, 3, 1;
L_0x5f7124aa2430 .part L_0x5f7124aa54f0, 1, 1;
L_0x5f7124aa2530 .part L_0x5f7124aa5100, 1, 1;
L_0x5f7124aa26c0 .part L_0x5f7124aa2a40, 2, 1;
L_0x5f7124aa27e0 .part L_0x5f7124aa54f0, 2, 1;
L_0x5f7124aa2880 .part L_0x5f7124aa5100, 2, 1;
L_0x5f7124aa2a40 .concat8 [ 1 1 1 1], v0x5f7124a86550_0, v0x5f7124a85cf0_0, v0x5f7124a85460_0, v0x5f7124a84bf0_0;
L_0x5f7124aa2c50 .part L_0x5f7124aa2a40, 1, 1;
L_0x5f7124aa2d80 .part L_0x5f7124aa54f0, 3, 1;
L_0x5f7124aa2eb0 .part L_0x5f7124aa5100, 3, 1;
L_0x5f7124aa3200 .part L_0x5f7124aa59e0, 3, 1;
L_0x5f7124aa3430 .part L_0x5f7124aa59e0, 3, 1;
L_0x5f7124aa34d0 .part L_0x5f7124aa59e0, 2, 1;
L_0x5f7124aa3610 .part L_0x5f7124aa59e0, 2, 1;
L_0x5f7124aa3920 .part L_0x5f7124aa59e0, 1, 1;
L_0x5f7124aa3ab0 .part L_0x5f7124aa59e0, 1, 1;
L_0x5f7124aa3bf0 .concat8 [ 1 1 1 1], L_0x5f7124aa3160, L_0x5f7124aa2fe0, L_0x5f7124aa3820, L_0x5f7124aa3db0;
L_0x5f7124aa3e70 .part L_0x5f7124aa59e0, 0, 1;
L_0x5f7124aa3b50 .concat8 [ 1 1 1 1], L_0x5f7124aa32a0, L_0x5f7124aa3570, L_0x5f7124aa39c0, L_0x5f7124aa4100;
L_0x5f7124aa41c0 .part L_0x5f7124aa59e0, 0, 1;
L_0x5f7124aa44f0 .part L_0x5f7124aa3bf0, 0, 1;
L_0x5f7124aa4710 .part L_0x5f7124aa3b50, 0, 1;
L_0x5f7124aa4990 .part L_0x5f7124aa3bf0, 1, 1;
L_0x5f7124aa4c00 .part L_0x5f7124aa3b50, 1, 1;
L_0x5f7124aa4dd0 .part L_0x5f7124aa3bf0, 2, 1;
L_0x5f7124aa4f70 .part L_0x5f7124aa3b50, 2, 1;
L_0x5f7124aa5100 .concat8 [ 1 1 1 1], L_0x5f7124aa4430, L_0x5f7124aa4920, L_0x5f7124aa46a0, L_0x5f7124aa5240;
L_0x5f7124aa5300 .part L_0x5f7124aa3bf0, 3, 1;
L_0x5f7124aa54f0 .concat8 [ 1 1 1 1], L_0x5f7124aa4630, L_0x5f7124aa4a80, L_0x5f7124aa4e70, L_0x5f7124aa5680;
L_0x5f7124aa57e0 .part L_0x5f7124aa3b50, 3, 1;
S_0x5f7124a844b0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a841d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a847b0_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a84890_0 .net "CLR", 0 0, L_0x5f7124aa2120;  1 drivers
v0x5f7124a84950_0 .net "DATA", 0 0, L_0x778678732018;  alias, 1 drivers
v0x5f7124a84a20_0 .net "PRE", 0 0, L_0x5f7124aa21c0;  1 drivers
v0x5f7124a84ae0_0 .net "Q", 0 0, v0x5f7124a84bf0_0;  1 drivers
v0x5f7124a84bf0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a84730 .event edge, v0x5f7124a84a20_0, v0x5f7124a84890_0, v0x5f7124a847b0_0;
S_0x5f7124a84d50 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a841d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a85030_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a85120_0 .net "CLR", 0 0, L_0x5f7124aa2430;  1 drivers
v0x5f7124a851c0_0 .net "DATA", 0 0, L_0x5f7124aa2330;  1 drivers
v0x5f7124a85290_0 .net "PRE", 0 0, L_0x5f7124aa2530;  1 drivers
v0x5f7124a85350_0 .net "Q", 0 0, v0x5f7124a85460_0;  1 drivers
v0x5f7124a85460_0 .var "STORED_BIT", 0 0;
E_0x5f7124a84fd0 .event edge, v0x5f7124a85290_0, v0x5f7124a85120_0, v0x5f7124a847b0_0;
S_0x5f7124a855c0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a841d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a858b0_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a859c0_0 .net "CLR", 0 0, L_0x5f7124aa27e0;  1 drivers
v0x5f7124a85a80_0 .net "DATA", 0 0, L_0x5f7124aa26c0;  1 drivers
v0x5f7124a85b20_0 .net "PRE", 0 0, L_0x5f7124aa2880;  1 drivers
v0x5f7124a85be0_0 .net "Q", 0 0, v0x5f7124a85cf0_0;  1 drivers
v0x5f7124a85cf0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a85850 .event edge, v0x5f7124a85b20_0, v0x5f7124a859c0_0, v0x5f7124a847b0_0;
S_0x5f7124a85e50 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a841d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a86130_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a861f0_0 .net "CLR", 0 0, L_0x5f7124aa2d80;  1 drivers
v0x5f7124a862b0_0 .net "DATA", 0 0, L_0x5f7124aa2c50;  1 drivers
v0x5f7124a86380_0 .net "PRE", 0 0, L_0x5f7124aa2eb0;  1 drivers
v0x5f7124a86440_0 .net "Q", 0 0, v0x5f7124a86550_0;  1 drivers
v0x5f7124a86550_0 .var "STORED_BIT", 0 0;
E_0x5f7124a860b0 .event edge, v0x5f7124a86380_0, v0x5f7124a861f0_0, v0x5f7124a847b0_0;
S_0x5f7124a89190 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x5f7124a83ef0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5f7124aa6ad0 .functor NOT 1, L_0x5f7124aa9790, C4<0>, C4<0>, C4<0>;
L_0x5f7124aa6c50 .functor NOT 1, L_0x5f7124ab20e0, C4<0>, C4<0>, C4<0>;
L_0x5f7124aa6cf0 .functor AND 1, L_0x5f7124aa6ad0, L_0x5f7124aa6d90, C4<1>, C4<1>;
L_0x5f7124aa6e30 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa6f30, C4<0>, C4<0>;
L_0x5f7124aa6a60 .functor AND 1, L_0x5f7124aa6ad0, L_0x5f7124aa6fd0, C4<1>, C4<1>;
L_0x5f7124aa70c0 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa7160, C4<0>, C4<0>;
L_0x5f7124aa72e0 .functor AND 1, L_0x5f7124aa6ad0, L_0x5f7124aa73e0, C4<1>, C4<1>;
L_0x5f7124aa7480 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa7570, C4<0>, C4<0>;
L_0x5f7124aa7870 .functor AND 1, L_0x5f7124aa6ad0, L_0x5f7124aa7930, C4<1>, C4<1>;
L_0x5f7124aa7bc0 .functor NOR 1, L_0x5f7124aa9790, L_0x5f7124aa7c80, C4<0>, C4<0>;
L_0x5f7124aa7ef0 .functor AND 1, L_0x5f7124aa7fb0, L_0x5f7124aa6c50, C4<1>, C4<1>;
L_0x5f7124aa80f0 .functor OR 1, L_0x5f7124aa81d0, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa83e0 .functor AND 1, L_0x5f7124aa8450, L_0x5f7124aa6c50, C4<1>, C4<1>;
L_0x5f7124aa8540 .functor OR 1, L_0x5f7124aa85b0, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa8160 .functor AND 1, L_0x5f7124aa8780, L_0x5f7124aa6c50, C4<1>, C4<1>;
L_0x5f7124aa8820 .functor OR 1, L_0x5f7124aa8920, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa8c80 .functor AND 1, L_0x5f7124aa8d40, L_0x5f7124aa6c50, C4<1>, C4<1>;
L_0x5f7124aa90c0 .functor OR 1, L_0x5f7124aa9220, L_0x5f7124ab20e0, C4<0>, C4<0>;
L_0x5f7124aa9420 .functor BUFZ 4, L_0x5f7124aa9490, C4<0000>, C4<0000>, C4<0000>;
v0x5f7124a8b5a0_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a8b660_0 .net "CLR", 0 0, L_0x5f7124ab20e0;  alias, 1 drivers
v0x5f7124a8b770_0 .net "D_CLR", 3 0, L_0x5f7124aa8f30;  1 drivers
v0x5f7124a8b810_0 .net "D_DATA", 3 0, L_0x5f7124aa9420;  1 drivers
v0x5f7124a8b8f0_0 .net "D_PRE", 3 0, L_0x5f7124aa8b40;  1 drivers
v0x5f7124a8ba20_0 .net "P_DATA_IN", 3 0, L_0x5f7124aa9490;  1 drivers
v0x5f7124a8bb00_0 .net "P_DATA_OUT", 3 0, L_0x5f7124aa6550;  1 drivers
v0x5f7124a8bbe0_0 .net "SH_LD", 0 0, L_0x5f7124aa9790;  alias, 1 drivers
v0x5f7124a8bc80_0 .net "S_CLR", 3 0, L_0x5f7124aa7610;  1 drivers
v0x5f7124a8bd40_0 .net "S_DATA_IN", 0 0, L_0x5f7124aa9580;  1 drivers
v0x5f7124a8bde0_0 .net "S_PRE", 3 0, L_0x5f7124aa76b0;  1 drivers
v0x5f7124a8bea0_0 .net *"_ivl_101", 0 0, L_0x5f7124aa8820;  1 drivers
v0x5f7124a8bf80_0 .net *"_ivl_104", 0 0, L_0x5f7124aa8920;  1 drivers
v0x5f7124a8c060_0 .net *"_ivl_106", 0 0, L_0x5f7124aa8c80;  1 drivers
v0x5f7124a8c140_0 .net *"_ivl_110", 0 0, L_0x5f7124aa8d40;  1 drivers
v0x5f7124a8c220_0 .net *"_ivl_112", 0 0, L_0x5f7124aa90c0;  1 drivers
v0x5f7124a8c300_0 .net *"_ivl_116", 0 0, L_0x5f7124aa9220;  1 drivers
v0x5f7124a8c4f0_0 .net *"_ivl_34", 0 0, L_0x5f7124aa6cf0;  1 drivers
v0x5f7124a8c5d0_0 .net *"_ivl_37", 0 0, L_0x5f7124aa6d90;  1 drivers
v0x5f7124a8c6b0_0 .net *"_ivl_39", 0 0, L_0x5f7124aa6e30;  1 drivers
v0x5f7124a8c790_0 .net *"_ivl_42", 0 0, L_0x5f7124aa6f30;  1 drivers
v0x5f7124a8c870_0 .net *"_ivl_44", 0 0, L_0x5f7124aa6a60;  1 drivers
v0x5f7124a8c950_0 .net *"_ivl_47", 0 0, L_0x5f7124aa6fd0;  1 drivers
v0x5f7124a8ca30_0 .net *"_ivl_49", 0 0, L_0x5f7124aa70c0;  1 drivers
v0x5f7124a8cb10_0 .net *"_ivl_52", 0 0, L_0x5f7124aa7160;  1 drivers
v0x5f7124a8cbf0_0 .net *"_ivl_54", 0 0, L_0x5f7124aa72e0;  1 drivers
v0x5f7124a8ccd0_0 .net *"_ivl_57", 0 0, L_0x5f7124aa73e0;  1 drivers
v0x5f7124a8cdb0_0 .net *"_ivl_59", 0 0, L_0x5f7124aa7480;  1 drivers
v0x5f7124a8ce90_0 .net *"_ivl_62", 0 0, L_0x5f7124aa7570;  1 drivers
v0x5f7124a8cf70_0 .net *"_ivl_64", 0 0, L_0x5f7124aa7870;  1 drivers
v0x5f7124a8d050_0 .net *"_ivl_68", 0 0, L_0x5f7124aa7930;  1 drivers
v0x5f7124a8d130_0 .net *"_ivl_70", 0 0, L_0x5f7124aa7bc0;  1 drivers
v0x5f7124a8d210_0 .net *"_ivl_74", 0 0, L_0x5f7124aa7c80;  1 drivers
v0x5f7124a8d500_0 .net *"_ivl_76", 0 0, L_0x5f7124aa7ef0;  1 drivers
v0x5f7124a8d5e0_0 .net *"_ivl_79", 0 0, L_0x5f7124aa7fb0;  1 drivers
v0x5f7124a8d6c0_0 .net *"_ivl_81", 0 0, L_0x5f7124aa80f0;  1 drivers
v0x5f7124a8d7a0_0 .net *"_ivl_84", 0 0, L_0x5f7124aa81d0;  1 drivers
v0x5f7124a8d880_0 .net *"_ivl_86", 0 0, L_0x5f7124aa83e0;  1 drivers
v0x5f7124a8d960_0 .net *"_ivl_89", 0 0, L_0x5f7124aa8450;  1 drivers
v0x5f7124a8da40_0 .net *"_ivl_91", 0 0, L_0x5f7124aa8540;  1 drivers
v0x5f7124a8db20_0 .net *"_ivl_94", 0 0, L_0x5f7124aa85b0;  1 drivers
v0x5f7124a8dc00_0 .net *"_ivl_96", 0 0, L_0x5f7124aa8160;  1 drivers
v0x5f7124a8dce0_0 .net *"_ivl_99", 0 0, L_0x5f7124aa8780;  1 drivers
v0x5f7124a8ddc0_0 .net "notCLR", 0 0, L_0x5f7124aa6c50;  1 drivers
v0x5f7124a8de80_0 .net "notSH_LD", 0 0, L_0x5f7124aa6ad0;  1 drivers
L_0x5f7124aa5bb0 .part L_0x5f7124aa8f30, 0, 1;
L_0x5f7124aa5c50 .part L_0x5f7124aa8b40, 0, 1;
L_0x5f7124aa5df0 .part L_0x5f7124aa6550, 3, 1;
L_0x5f7124aa5ef0 .part L_0x5f7124aa8f30, 1, 1;
L_0x5f7124aa6040 .part L_0x5f7124aa8b40, 1, 1;
L_0x5f7124aa61d0 .part L_0x5f7124aa6550, 2, 1;
L_0x5f7124aa62f0 .part L_0x5f7124aa8f30, 2, 1;
L_0x5f7124aa6390 .part L_0x5f7124aa8b40, 2, 1;
L_0x5f7124aa6550 .concat8 [ 1 1 1 1], v0x5f7124a8b440_0, v0x5f7124a8abe0_0, v0x5f7124a8a370_0, v0x5f7124a89b10_0;
L_0x5f7124aa6760 .part L_0x5f7124aa6550, 1, 1;
L_0x5f7124aa6800 .part L_0x5f7124aa8f30, 3, 1;
L_0x5f7124aa6930 .part L_0x5f7124aa8b40, 3, 1;
L_0x5f7124aa6d90 .part L_0x5f7124aa9420, 3, 1;
L_0x5f7124aa6f30 .part L_0x5f7124aa9420, 3, 1;
L_0x5f7124aa6fd0 .part L_0x5f7124aa9420, 2, 1;
L_0x5f7124aa7160 .part L_0x5f7124aa9420, 2, 1;
L_0x5f7124aa73e0 .part L_0x5f7124aa9420, 1, 1;
L_0x5f7124aa7570 .part L_0x5f7124aa9420, 1, 1;
L_0x5f7124aa76b0 .concat8 [ 1 1 1 1], L_0x5f7124aa6cf0, L_0x5f7124aa6a60, L_0x5f7124aa72e0, L_0x5f7124aa7870;
L_0x5f7124aa7930 .part L_0x5f7124aa9420, 0, 1;
L_0x5f7124aa7610 .concat8 [ 1 1 1 1], L_0x5f7124aa6e30, L_0x5f7124aa70c0, L_0x5f7124aa7480, L_0x5f7124aa7bc0;
L_0x5f7124aa7c80 .part L_0x5f7124aa9420, 0, 1;
L_0x5f7124aa7fb0 .part L_0x5f7124aa76b0, 0, 1;
L_0x5f7124aa81d0 .part L_0x5f7124aa7610, 0, 1;
L_0x5f7124aa8450 .part L_0x5f7124aa76b0, 1, 1;
L_0x5f7124aa85b0 .part L_0x5f7124aa7610, 1, 1;
L_0x5f7124aa8780 .part L_0x5f7124aa76b0, 2, 1;
L_0x5f7124aa8920 .part L_0x5f7124aa7610, 2, 1;
L_0x5f7124aa8b40 .concat8 [ 1 1 1 1], L_0x5f7124aa7ef0, L_0x5f7124aa83e0, L_0x5f7124aa8160, L_0x5f7124aa8c80;
L_0x5f7124aa8d40 .part L_0x5f7124aa76b0, 3, 1;
L_0x5f7124aa8f30 .concat8 [ 1 1 1 1], L_0x5f7124aa80f0, L_0x5f7124aa8540, L_0x5f7124aa8820, L_0x5f7124aa90c0;
L_0x5f7124aa9220 .part L_0x5f7124aa7610, 3, 1;
S_0x5f7124a893e0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x5f7124a89190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a896f0_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a897b0_0 .net "CLR", 0 0, L_0x5f7124aa5bb0;  1 drivers
v0x5f7124a89870_0 .net "DATA", 0 0, L_0x5f7124aa9580;  alias, 1 drivers
v0x5f7124a89940_0 .net "PRE", 0 0, L_0x5f7124aa5c50;  1 drivers
v0x5f7124a89a00_0 .net "Q", 0 0, v0x5f7124a89b10_0;  1 drivers
v0x5f7124a89b10_0 .var "STORED_BIT", 0 0;
E_0x5f7124a89670 .event edge, v0x5f7124a89940_0, v0x5f7124a897b0_0, v0x5f7124a847b0_0;
S_0x5f7124a89c70 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x5f7124a89190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a89f50_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a8a010_0 .net "CLR", 0 0, L_0x5f7124aa5ef0;  1 drivers
v0x5f7124a8a0d0_0 .net "DATA", 0 0, L_0x5f7124aa5df0;  1 drivers
v0x5f7124a8a1a0_0 .net "PRE", 0 0, L_0x5f7124aa6040;  1 drivers
v0x5f7124a8a260_0 .net "Q", 0 0, v0x5f7124a8a370_0;  1 drivers
v0x5f7124a8a370_0 .var "STORED_BIT", 0 0;
E_0x5f7124a89ef0 .event edge, v0x5f7124a8a1a0_0, v0x5f7124a8a010_0, v0x5f7124a847b0_0;
S_0x5f7124a8a4d0 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x5f7124a89190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a8a7c0_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a8a880_0 .net "CLR", 0 0, L_0x5f7124aa62f0;  1 drivers
v0x5f7124a8a940_0 .net "DATA", 0 0, L_0x5f7124aa61d0;  1 drivers
v0x5f7124a8aa10_0 .net "PRE", 0 0, L_0x5f7124aa6390;  1 drivers
v0x5f7124a8aad0_0 .net "Q", 0 0, v0x5f7124a8abe0_0;  1 drivers
v0x5f7124a8abe0_0 .var "STORED_BIT", 0 0;
E_0x5f7124a8a760 .event edge, v0x5f7124a8aa10_0, v0x5f7124a8a880_0, v0x5f7124a847b0_0;
S_0x5f7124a8ad40 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x5f7124a89190;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5f7124a8b020_0 .net "CLK", 0 0, v0x5f7124a8ed30_0;  alias, 1 drivers
v0x5f7124a8b0e0_0 .net "CLR", 0 0, L_0x5f7124aa6800;  1 drivers
v0x5f7124a8b1a0_0 .net "DATA", 0 0, L_0x5f7124aa6760;  1 drivers
v0x5f7124a8b270_0 .net "PRE", 0 0, L_0x5f7124aa6930;  1 drivers
v0x5f7124a8b330_0 .net "Q", 0 0, v0x5f7124a8b440_0;  1 drivers
v0x5f7124a8b440_0 .var "STORED_BIT", 0 0;
E_0x5f7124a8afa0 .event edge, v0x5f7124a8b270_0, v0x5f7124a8b0e0_0, v0x5f7124a847b0_0;
S_0x5f7124a8f5a0 .scope module, "status" "STATUS_COMBINATION" 2 84, 8 1 0, S_0x5f7124a5c540;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 1 /INPUT 1 "SENDER_FULL_STATE";
    .port_info 2 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 3 /INPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 4 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 5 /INPUT 1 "RECEIVER_EMPTY_STATE";
    .port_info 6 /INPUT 1 "SENDER_WRITE";
    .port_info 7 /INPUT 1 "RECEIVER_READ";
    .port_info 8 /INPUT 1 "S_CLK";
    .port_info 9 /INPUT 1 "CLR";
    .port_info 10 /OUTPUT 8 "STATUS";
L_0x5f7124ab1bb0 .functor BUFZ 8, v0x5f7124a8fb30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5f7124a8f9d0_0 .net "CLR", 0 0, o0x77867877b7c8;  alias, 0 drivers
L_0x7786787322a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f7124a8fa70_0 .net "HIGH", 0 0, L_0x7786787322a0;  1 drivers
v0x5f7124a8fb30_0 .var "LOCAL_STATUS", 7 0;
L_0x7786787322e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f7124a8fc20_0 .net "LOW", 0 0, L_0x7786787322e8;  1 drivers
o0x778678784b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a8fce0_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, o0x778678784b28;  0 drivers
v0x5f7124a8fdf0_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5f7124ab1400;  alias, 1 drivers
v0x5f7124a8fe90_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5f7124ab1680;  alias, 1 drivers
o0x778678784b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a8ff80_0 .net "RECEIVER_READ", 0 0, o0x778678784b58;  0 drivers
o0x778678784b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f7124a90020_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, o0x778678784b88;  0 drivers
v0x5f7124a900e0_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5f7124aa9b50;  alias, 1 drivers
v0x5f7124a90180_0 .net "SENDER_FULL_STATE", 0 0, o0x778678784bb8;  alias, 0 drivers
v0x5f7124a90240_0 .net "SENDER_WRITE", 0 0, v0x5f7124a77430_0;  alias, 1 drivers
v0x5f7124a90330_0 .net "STATUS", 7 0, L_0x5f7124ab1bb0;  alias, 1 drivers
v0x5f7124a90410_0 .net "S_CLK", 0 0, o0x778678784c18;  alias, 0 drivers
E_0x5f7124a840f0 .event edge, v0x5f7124a76e50_0;
E_0x5f7124a8f880 .event edge, v0x5f7124a77370_0;
E_0x5f7124a8f8e0 .event posedge, v0x5f7124a90410_0;
E_0x5f7124a8f940 .event edge, v0x5f7124a63fd0_0;
    .scope S_0x5f7124a6bf50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6c640_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5f7124a6bf50;
T_1 ;
    %wait E_0x5f7124a6c1d0;
    %load/vec4 v0x5f7124a6c310_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6c470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5f7124a6c250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5f7124a6c3d0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5f7124a6c640_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x5f7124a6c640_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5f7124a6c310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6c470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6c640_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5f7124a6c310_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6c470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a6c640_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a6c640_0;
    %store/vec4 v0x5f7124a6c640_0, 0, 1;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5f7124a6c7a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6ce70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5f7124a6c7a0;
T_3 ;
    %wait E_0x5f7124a6ca20;
    %load/vec4 v0x5f7124a6cb40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6cca0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5f7124a6ca80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5f7124a6cc00_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x5f7124a6ce70_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x5f7124a6ce70_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5f7124a6cb40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6cca0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6ce70_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5f7124a6cb40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6cca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a6ce70_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a6ce70_0;
    %store/vec4 v0x5f7124a6ce70_0, 0, 1;
T_3.7 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5f7124a6cfd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6d6e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5f7124a6cfd0;
T_5 ;
    %wait E_0x5f7124a6d260;
    %load/vec4 v0x5f7124a6d380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6d510_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5f7124a6d2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x5f7124a6d440_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5f7124a6d6e0_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x5f7124a6d6e0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5f7124a6d380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6d510_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6d6e0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5f7124a6d380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6d510_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a6d6e0_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a6d6e0_0;
    %store/vec4 v0x5f7124a6d6e0_0, 0, 1;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f7124a6d840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6df40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5f7124a6d840;
T_7 ;
    %wait E_0x5f7124a6daa0;
    %load/vec4 v0x5f7124a6dbe0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6dd70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5f7124a6db20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5f7124a6dca0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5f7124a6df40_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x5f7124a6df40_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5f7124a6dbe0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6dd70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a6df40_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5f7124a6dbe0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a6dd70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a6df40_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a6df40_0;
    %store/vec4 v0x5f7124a6df40_0, 0, 1;
T_7.7 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5f7124a70c70;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a715b0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5f7124a70c70;
T_9 ;
    %wait E_0x5f7124a70f00;
    %load/vec4 v0x5f7124a71250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a713e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5f7124a70f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x5f7124a71310_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x5f7124a715b0_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x5f7124a715b0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5f7124a71250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a713e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a715b0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5f7124a71250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a713e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a715b0_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a715b0_0;
    %store/vec4 v0x5f7124a715b0_0, 0, 1;
T_9.7 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5f7124a71710;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a71e10_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5f7124a71710;
T_11 ;
    %wait E_0x5f7124a71990;
    %load/vec4 v0x5f7124a71ab0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a71c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5f7124a719f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x5f7124a71b70_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x5f7124a71e10_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x5f7124a71e10_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5f7124a71ab0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a71c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a71e10_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5f7124a71ab0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a71c40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a71e10_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a71e10_0;
    %store/vec4 v0x5f7124a71e10_0, 0, 1;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5f7124a71f70;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a72680_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5f7124a71f70;
T_13 ;
    %wait E_0x5f7124a72200;
    %load/vec4 v0x5f7124a72320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a724b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5f7124a72260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0x5f7124a723e0_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x5f7124a72680_0;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0x5f7124a72680_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5f7124a72320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a724b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a72680_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5f7124a72320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a724b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a72680_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a72680_0;
    %store/vec4 v0x5f7124a72680_0, 0, 1;
T_13.7 ;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5f7124a727e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a72ee0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5f7124a727e0;
T_15 ;
    %wait E_0x5f7124a72a40;
    %load/vec4 v0x5f7124a72b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a72d10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5f7124a72ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x5f7124a72c40_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x5f7124a72ee0_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0x5f7124a72ee0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5f7124a72b80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a72d10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a72ee0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5f7124a72b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a72d10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a72ee0_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a72ee0_0;
    %store/vec4 v0x5f7124a72ee0_0, 0, 1;
T_15.7 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5f7124a562c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a62b40_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5f7124a562c0;
T_17 ;
    %wait E_0x5f7124975ab0;
    %load/vec4 v0x5f7124a5bec0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a4e370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5f7124a52e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0x5f7124a54390_0;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x5f7124a62b40_0;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0x5f7124a62b40_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5f7124a5bec0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a4e370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a62b40_0, 0, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5f7124a5bec0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a4e370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a62b40_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a62b40_0;
    %store/vec4 v0x5f7124a62b40_0, 0, 1;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5f7124a26ac0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a63100_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5f7124a26ac0;
T_19 ;
    %wait E_0x5f712496d080;
    %load/vec4 v0x5f7124a62df0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a62f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5f7124a62d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x5f7124a62e90_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x5f7124a63100_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x5f7124a63100_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5f7124a62df0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a62f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a63100_0, 0, 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5f7124a62df0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a62f30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a63100_0, 0, 1;
    %jmp T_19.7;
T_19.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a63100_0;
    %store/vec4 v0x5f7124a63100_0, 0, 1;
T_19.7 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5f7124a39320;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a63710_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5f7124a39320;
T_21 ;
    %wait E_0x5f712496b060;
    %load/vec4 v0x5f7124a633e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a63540_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5f7124a632d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.2, 8;
    %load/vec4 v0x5f7124a634a0_0;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %load/vec4 v0x5f7124a63710_0;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %store/vec4 v0x5f7124a63710_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5f7124a633e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a63540_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a63710_0, 0, 1;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x5f7124a633e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a63540_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a63710_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a63710_0;
    %store/vec4 v0x5f7124a63710_0, 0, 1;
T_21.7 ;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5f71249fd220;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a63d20_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5f71249fd220;
T_23 ;
    %wait E_0x5f712493b0f0;
    %load/vec4 v0x5f7124a639c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a63b50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5f7124a63900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0x5f7124a63a80_0;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v0x5f7124a63d20_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0x5f7124a63d20_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5f7124a639c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a63b50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a63d20_0, 0, 1;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5f7124a639c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a63b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a63d20_0, 0, 1;
    %jmp T_23.7;
T_23.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a63d20_0;
    %store/vec4 v0x5f7124a63d20_0, 0, 1;
T_23.7 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5f7124a669b0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a67060_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5f7124a669b0;
T_25 ;
    %wait E_0x5f7124a66bc0;
    %load/vec4 v0x5f7124a66d00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a66e90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5f7124a66c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.2, 8;
    %load/vec4 v0x5f7124a66dc0_0;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v0x5f7124a67060_0;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0x5f7124a67060_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5f7124a66d00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a66e90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a67060_0, 0, 1;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5f7124a66d00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a66e90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a67060_0, 0, 1;
    %jmp T_25.7;
T_25.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a67060_0;
    %store/vec4 v0x5f7124a67060_0, 0, 1;
T_25.7 ;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5f7124a671c0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a67840_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5f7124a671c0;
T_27 ;
    %wait E_0x5f7124a673c0;
    %load/vec4 v0x5f7124a674e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a67670_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5f7124a67420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0x5f7124a675a0_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v0x5f7124a67840_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v0x5f7124a67840_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5f7124a674e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a67670_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a67840_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x5f7124a674e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a67670_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a67840_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a67840_0;
    %store/vec4 v0x5f7124a67840_0, 0, 1;
T_27.7 ;
T_27.5 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5f7124a679a0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a68030_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5f7124a679a0;
T_29 ;
    %wait E_0x5f7124a67bb0;
    %load/vec4 v0x5f7124a67cd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a67e60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5f7124a67c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.2, 8;
    %load/vec4 v0x5f7124a67d90_0;
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %load/vec4 v0x5f7124a68030_0;
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %store/vec4 v0x5f7124a68030_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5f7124a67cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a67e60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a68030_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x5f7124a67cd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a67e60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a68030_0, 0, 1;
    %jmp T_29.7;
T_29.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a68030_0;
    %store/vec4 v0x5f7124a68030_0, 0, 1;
T_29.7 ;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5f7124a68190;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a68810_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5f7124a68190;
T_31 ;
    %wait E_0x5f7124a68370;
    %load/vec4 v0x5f7124a684b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a68640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5f7124a683f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x5f7124a68570_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0x5f7124a68810_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0x5f7124a68810_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5f7124a684b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a68640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a68810_0, 0, 1;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x5f7124a684b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a68640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a68810_0, 0, 1;
    %jmp T_31.7;
T_31.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a68810_0;
    %store/vec4 v0x5f7124a68810_0, 0, 1;
T_31.7 ;
T_31.5 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5f7124a844b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a84bf0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x5f7124a844b0;
T_33 ;
    %wait E_0x5f7124a84730;
    %load/vec4 v0x5f7124a84890_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a84a20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5f7124a847b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0x5f7124a84950_0;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v0x5f7124a84bf0_0;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v0x5f7124a84bf0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5f7124a84890_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a84a20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a84bf0_0, 0, 1;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x5f7124a84890_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a84a20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a84bf0_0, 0, 1;
    %jmp T_33.7;
T_33.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a84bf0_0;
    %store/vec4 v0x5f7124a84bf0_0, 0, 1;
T_33.7 ;
T_33.5 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5f7124a84d50;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a85460_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5f7124a84d50;
T_35 ;
    %wait E_0x5f7124a84fd0;
    %load/vec4 v0x5f7124a85120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a85290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5f7124a85030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.2, 8;
    %load/vec4 v0x5f7124a851c0_0;
    %jmp/1 T_35.3, 8;
T_35.2 ; End of true expr.
    %load/vec4 v0x5f7124a85460_0;
    %jmp/0 T_35.3, 8;
 ; End of false expr.
    %blend;
T_35.3;
    %store/vec4 v0x5f7124a85460_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5f7124a85120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a85290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a85460_0, 0, 1;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x5f7124a85120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a85290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a85460_0, 0, 1;
    %jmp T_35.7;
T_35.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a85460_0;
    %store/vec4 v0x5f7124a85460_0, 0, 1;
T_35.7 ;
T_35.5 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5f7124a855c0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a85cf0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5f7124a855c0;
T_37 ;
    %wait E_0x5f7124a85850;
    %load/vec4 v0x5f7124a859c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a85b20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5f7124a858b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.2, 8;
    %load/vec4 v0x5f7124a85a80_0;
    %jmp/1 T_37.3, 8;
T_37.2 ; End of true expr.
    %load/vec4 v0x5f7124a85cf0_0;
    %jmp/0 T_37.3, 8;
 ; End of false expr.
    %blend;
T_37.3;
    %store/vec4 v0x5f7124a85cf0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5f7124a859c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a85b20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a85cf0_0, 0, 1;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x5f7124a859c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a85b20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a85cf0_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a85cf0_0;
    %store/vec4 v0x5f7124a85cf0_0, 0, 1;
T_37.7 ;
T_37.5 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5f7124a85e50;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a86550_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x5f7124a85e50;
T_39 ;
    %wait E_0x5f7124a860b0;
    %load/vec4 v0x5f7124a861f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a86380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x5f7124a86130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.2, 8;
    %load/vec4 v0x5f7124a862b0_0;
    %jmp/1 T_39.3, 8;
T_39.2 ; End of true expr.
    %load/vec4 v0x5f7124a86550_0;
    %jmp/0 T_39.3, 8;
 ; End of false expr.
    %blend;
T_39.3;
    %store/vec4 v0x5f7124a86550_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5f7124a861f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a86380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a86550_0, 0, 1;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x5f7124a861f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a86380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a86550_0, 0, 1;
    %jmp T_39.7;
T_39.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a86550_0;
    %store/vec4 v0x5f7124a86550_0, 0, 1;
T_39.7 ;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5f7124a893e0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a89b10_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5f7124a893e0;
T_41 ;
    %wait E_0x5f7124a89670;
    %load/vec4 v0x5f7124a897b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a89940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x5f7124a896f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0x5f7124a89870_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0x5f7124a89b10_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x5f7124a89b10_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5f7124a897b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a89940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a89b10_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x5f7124a897b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a89940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a89b10_0, 0, 1;
    %jmp T_41.7;
T_41.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a89b10_0;
    %store/vec4 v0x5f7124a89b10_0, 0, 1;
T_41.7 ;
T_41.5 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5f7124a89c70;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a8a370_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x5f7124a89c70;
T_43 ;
    %wait E_0x5f7124a89ef0;
    %load/vec4 v0x5f7124a8a010_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8a1a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5f7124a89f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x5f7124a8a0d0_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x5f7124a8a370_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0x5f7124a8a370_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5f7124a8a010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8a1a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a8a370_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x5f7124a8a010_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8a1a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a8a370_0, 0, 1;
    %jmp T_43.7;
T_43.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a8a370_0;
    %store/vec4 v0x5f7124a8a370_0, 0, 1;
T_43.7 ;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5f7124a8a4d0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a8abe0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x5f7124a8a4d0;
T_45 ;
    %wait E_0x5f7124a8a760;
    %load/vec4 v0x5f7124a8a880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8aa10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x5f7124a8a7c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.2, 8;
    %load/vec4 v0x5f7124a8a940_0;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %load/vec4 v0x5f7124a8abe0_0;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %store/vec4 v0x5f7124a8abe0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5f7124a8a880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8aa10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a8abe0_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x5f7124a8a880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8aa10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a8abe0_0, 0, 1;
    %jmp T_45.7;
T_45.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a8abe0_0;
    %store/vec4 v0x5f7124a8abe0_0, 0, 1;
T_45.7 ;
T_45.5 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5f7124a8ad40;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a8b440_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x5f7124a8ad40;
T_47 ;
    %wait E_0x5f7124a8afa0;
    %load/vec4 v0x5f7124a8b0e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8b270_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x5f7124a8b020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.2, 8;
    %load/vec4 v0x5f7124a8b1a0_0;
    %jmp/1 T_47.3, 8;
T_47.2 ; End of true expr.
    %load/vec4 v0x5f7124a8b440_0;
    %jmp/0 T_47.3, 8;
 ; End of false expr.
    %blend;
T_47.3;
    %store/vec4 v0x5f7124a8b440_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5f7124a8b0e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8b270_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a8b440_0, 0, 1;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x5f7124a8b0e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8b270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a8b440_0, 0, 1;
    %jmp T_47.7;
T_47.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a8b440_0;
    %store/vec4 v0x5f7124a8b440_0, 0, 1;
T_47.7 ;
T_47.5 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5f7124a83b50;
T_48 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5f7124a8e760_0, 0, 4;
    %end;
    .thread T_48;
    .scope S_0x5f7124a83b50;
T_49 ;
    %wait E_0x5f7124a83e90;
    %load/vec4 v0x5f7124a8e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5f7124a8e760_0, 0, 4;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5f7124a8ee70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f7124a8e760_0, 0, 4;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x5f7124a8edd0_0;
    %load/vec4 v0x5f7124a8ea50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a8e8c0_0;
    %load/vec4 v0x5f7124a8eb10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x5f7124a8e760_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5f7124a8e760_0, 0, 4;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5f7124a83b50;
T_50 ;
    %wait E_0x5f7124a78830;
    %load/vec4 v0x5f7124a8e600_0;
    %load/vec4 v0x5f7124a8edd0_0;
    %and;
    %store/vec4 v0x5f7124a8f220_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5f7124a8f220_0;
    %store/vec4 v0x5f7124a8ed30_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5f7124a78bf0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a79300_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5f7124a78bf0;
T_52 ;
    %wait E_0x5f7124a78e70;
    %load/vec4 v0x5f7124a78fd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a79130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5f7124a78ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.2, 8;
    %load/vec4 v0x5f7124a79090_0;
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0x5f7124a79300_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0x5f7124a79300_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5f7124a78fd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a79130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a79300_0, 0, 1;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x5f7124a78fd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a79130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a79300_0, 0, 1;
    %jmp T_52.7;
T_52.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a79300_0;
    %store/vec4 v0x5f7124a79300_0, 0, 1;
T_52.7 ;
T_52.5 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5f7124a79460;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a79b70_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x5f7124a79460;
T_54 ;
    %wait E_0x5f7124a796e0;
    %load/vec4 v0x5f7124a79830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a799a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5f7124a79740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_54.2, 8;
    %load/vec4 v0x5f7124a798d0_0;
    %jmp/1 T_54.3, 8;
T_54.2 ; End of true expr.
    %load/vec4 v0x5f7124a79b70_0;
    %jmp/0 T_54.3, 8;
 ; End of false expr.
    %blend;
T_54.3;
    %store/vec4 v0x5f7124a79b70_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5f7124a79830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a799a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a79b70_0, 0, 1;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x5f7124a79830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a799a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a79b70_0, 0, 1;
    %jmp T_54.7;
T_54.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a79b70_0;
    %store/vec4 v0x5f7124a79b70_0, 0, 1;
T_54.7 ;
T_54.5 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x5f7124a79cd0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7a400_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x5f7124a79cd0;
T_56 ;
    %wait E_0x5f7124a79f60;
    %load/vec4 v0x5f7124a7a0d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7a230_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5f7124a79fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0x5f7124a7a190_0;
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0x5f7124a7a400_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0x5f7124a7a400_0, 0, 1;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5f7124a7a0d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7a230_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7a400_0, 0, 1;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x5f7124a7a0d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7a230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a7a400_0, 0, 1;
    %jmp T_56.7;
T_56.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a7a400_0;
    %store/vec4 v0x5f7124a7a400_0, 0, 1;
T_56.7 ;
T_56.5 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5f7124a7a560;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7ac60_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x5f7124a7a560;
T_58 ;
    %wait E_0x5f7124a7a7c0;
    %load/vec4 v0x5f7124a7a900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7aa90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x5f7124a7a840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.2, 8;
    %load/vec4 v0x5f7124a7a9c0_0;
    %jmp/1 T_58.3, 8;
T_58.2 ; End of true expr.
    %load/vec4 v0x5f7124a7ac60_0;
    %jmp/0 T_58.3, 8;
 ; End of false expr.
    %blend;
T_58.3;
    %store/vec4 v0x5f7124a7ac60_0, 0, 1;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5f7124a7a900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7aa90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7ac60_0, 0, 1;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x5f7124a7a900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7aa90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a7ac60_0, 0, 1;
    %jmp T_58.7;
T_58.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a7ac60_0;
    %store/vec4 v0x5f7124a7ac60_0, 0, 1;
T_58.7 ;
T_58.5 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5f7124a7d9e0;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7e110_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x5f7124a7d9e0;
T_60 ;
    %wait E_0x5f7124a7dc70;
    %load/vec4 v0x5f7124a7ddb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7df40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x5f7124a7dcf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_60.2, 8;
    %load/vec4 v0x5f7124a7de70_0;
    %jmp/1 T_60.3, 8;
T_60.2 ; End of true expr.
    %load/vec4 v0x5f7124a7e110_0;
    %jmp/0 T_60.3, 8;
 ; End of false expr.
    %blend;
T_60.3;
    %store/vec4 v0x5f7124a7e110_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5f7124a7ddb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7df40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7e110_0, 0, 1;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x5f7124a7ddb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7df40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a7e110_0, 0, 1;
    %jmp T_60.7;
T_60.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a7e110_0;
    %store/vec4 v0x5f7124a7e110_0, 0, 1;
T_60.7 ;
T_60.5 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x5f7124a7e270;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7e970_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x5f7124a7e270;
T_62 ;
    %wait E_0x5f7124a7e4f0;
    %load/vec4 v0x5f7124a7e610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7e7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x5f7124a7e550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_62.2, 8;
    %load/vec4 v0x5f7124a7e6d0_0;
    %jmp/1 T_62.3, 8;
T_62.2 ; End of true expr.
    %load/vec4 v0x5f7124a7e970_0;
    %jmp/0 T_62.3, 8;
 ; End of false expr.
    %blend;
T_62.3;
    %store/vec4 v0x5f7124a7e970_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5f7124a7e610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7e7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7e970_0, 0, 1;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0x5f7124a7e610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7e7a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a7e970_0, 0, 1;
    %jmp T_62.7;
T_62.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a7e970_0;
    %store/vec4 v0x5f7124a7e970_0, 0, 1;
T_62.7 ;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5f7124a7ead0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7f1e0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5f7124a7ead0;
T_64 ;
    %wait E_0x5f7124a7ed60;
    %load/vec4 v0x5f7124a7ee80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7f010_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x5f7124a7edc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0x5f7124a7ef40_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v0x5f7124a7f1e0_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v0x5f7124a7f1e0_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5f7124a7ee80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7f010_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7f1e0_0, 0, 1;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0x5f7124a7ee80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7f010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a7f1e0_0, 0, 1;
    %jmp T_64.7;
T_64.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a7f1e0_0;
    %store/vec4 v0x5f7124a7f1e0_0, 0, 1;
T_64.7 ;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x5f7124a7f340;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7fa40_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x5f7124a7f340;
T_66 ;
    %wait E_0x5f7124a7f5a0;
    %load/vec4 v0x5f7124a7f6e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7f870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5f7124a7f620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0x5f7124a7f7a0_0;
    %jmp/1 T_66.3, 8;
T_66.2 ; End of true expr.
    %load/vec4 v0x5f7124a7fa40_0;
    %jmp/0 T_66.3, 8;
 ; End of false expr.
    %blend;
T_66.3;
    %store/vec4 v0x5f7124a7fa40_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5f7124a7f6e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7f870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7124a7fa40_0, 0, 1;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v0x5f7124a7f6e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a7f870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7124a7fa40_0, 0, 1;
    %jmp T_66.7;
T_66.6 ;
    %delay 5, 0;
    %load/vec4 v0x5f7124a7fa40_0;
    %store/vec4 v0x5f7124a7fa40_0, 0, 1;
T_66.7 ;
T_66.5 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5f7124a782a0;
T_67 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f7124a82c60_0, 0, 4;
    %end;
    .thread T_67;
    .scope S_0x5f7124a782a0;
T_68 ;
    %wait E_0x5f7124a785d0;
    %load/vec4 v0x5f7124a82bc0_0;
    %load/vec4 v0x5f7124a82f00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x5f7124a832a0_0;
    %load/vec4 v0x5f7124a82f00_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_68.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f7124a82c60_0, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x5f7124a831d0_0;
    %load/vec4 v0x5f7124a82e60_0;
    %inv;
    %and;
    %load/vec4 v0x5f7124a832a0_0;
    %inv;
    %load/vec4 v0x5f7124a82f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x5f7124a82c60_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5f7124a82c60_0, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x5f7124a782a0;
T_69 ;
    %wait E_0x5f7124a78550;
    %load/vec4 v0x5f7124a82b00_0;
    %load/vec4 v0x5f7124a831d0_0;
    %and;
    %load/vec4 v0x5f7124a82e60_0;
    %inv;
    %and;
    %load/vec4 v0x5f7124a832a0_0;
    %inv;
    %and;
    %store/vec4 v0x5f7124a837d0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5f7124a837d0_0;
    %store/vec4 v0x5f7124a83370_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5f7124a8f5a0;
T_70 ;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x5f7124a8fb30_0, 0, 8;
    %end;
    .thread T_70;
    .scope S_0x5f7124a8f5a0;
T_71 ;
    %wait E_0x5f7124a8f940;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x5f7124a8fb30_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x5f7124a8f5a0;
T_72 ;
    %wait E_0x5f7124a8f8e0;
    %load/vec4 v0x5f7124a8fe90_0;
    %load/vec4 v0x5f7124a8fa70_0;
    %cmp/e;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0x5f7124a8fa70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5f7124a8fc20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5f7124a8f5a0;
T_73 ;
    %wait E_0x5f7124a8f8e0;
    %load/vec4 v0x5f7124a900e0_0;
    %load/vec4 v0x5f7124a8fc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f7124a90240_0;
    %load/vec4 v0x5f7124a8fa70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x5f7124a8fa70_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5f7124a8f9d0_0;
    %load/vec4 v0x5f7124a8fa70_0;
    %cmp/e;
    %jmp/0xz  T_73.2, 4;
    %load/vec4 v0x5f7124a8fc20_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x5f7124a8fc20_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5f7124a8f5a0;
T_74 ;
    %wait E_0x5f7124a8f880;
    %load/vec4 v0x5f7124a900e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5f7124a8f5a0;
T_75 ;
    %wait E_0x5f7124a8f880;
    %load/vec4 v0x5f7124a900e0_0;
    %load/vec4 v0x5f7124a8fa70_0;
    %cmp/e;
    %jmp/0xz  T_75.0, 4;
    %load/vec4 v0x5f7124a8fa70_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5f7124a8fc20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5f7124a8f5a0;
T_76 ;
    %wait E_0x5f7124a840f0;
    %load/vec4 v0x5f7124a8fdf0_0;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f7124a8fb30_0, 4, 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5f7124a75f30;
T_77 ;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a77690_0, 0, 1;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a769f0_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x5f7124a75f30;
T_78 ;
    %wait E_0x5f7124a763f0;
    %load/vec4 v0x5f7124a77750_0;
    %load/vec4 v0x5f7124a766a0_0;
    %cmp/e;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0x5f7124a766a0_0;
    %store/vec4 v0x5f7124a76fd0_0, 0, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5f7124a77370_0;
    %load/vec4 v0x5f7124a766a0_0;
    %cmp/e;
    %jmp/0xz  T_78.2, 4;
    %delay 5, 0;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a76fd0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5f7124a766a0_0;
    %store/vec4 v0x5f7124a77430_0, 0, 1;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x5f7124a76fd0_0;
    %store/vec4 v0x5f7124a76fd0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a77430_0, 0, 1;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x5f7124a75f30;
T_79 ;
    %wait E_0x5f7124a76390;
    %load/vec4 v0x5f7124a76600_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5f7124a76600_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a77690_0, 0, 1;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x5f7124a766a0_0;
    %store/vec4 v0x5f7124a77690_0, 0, 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x5f7124a75f30;
T_80 ;
    %wait E_0x5f7124a76330;
    %load/vec4 v0x5f7124a76ab0_0;
    %load/vec4 v0x5f7124a766a0_0;
    %cmp/e;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0x5f7124a76ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a76b70_0, 0, 1;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x5f7124a76b70_0;
    %store/vec4 v0x5f7124a76b70_0, 0, 1;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5f7124a76e50_0;
    %load/vec4 v0x5f7124a766a0_0;
    %cmp/e;
    %jmp/0xz  T_80.4, 4;
    %delay 5, 0;
    %load/vec4 v0x5f7124a766a0_0;
    %store/vec4 v0x5f7124a76b70_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5f7124a766a0_0;
    %store/vec4 v0x5f7124a76f10_0, 0, 1;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x5f7124a76b70_0;
    %store/vec4 v0x5f7124a76b70_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a76f10_0, 0, 1;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x5f7124a75f30;
T_81 ;
    %wait E_0x5f712496cdc0;
    %load/vec4 v0x5f7124a76600_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5f7124a766a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x5f7124a76600_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5f7124a766a0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0x5f7124a76870_0;
    %store/vec4 v0x5f7124a769f0_0, 0, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x5f7124a766a0_0;
    %store/vec4 v0x5f7124a769f0_0, 0, 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SPI_Interface.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
    "./control.v";
    "./sender_receiver.v";
    "./status.v";
