# Compile of AAC2M3H1.v failed with 3 errors.
# Compile of AAC2M3H1_tb.vp was successful.
# Compile of vector.out failed with 1 errors.
# 3 compiles, 2 failed with 4 errors.
# Compile of AAC2M3H1.v failed with 2 errors.
# Compile of AAC2M3H1.v failed with 2 errors.
# Compile of AAC2M3H1.v was successful.
# Compile of AAC2M3H1.v failed with 1 errors.
# Compile of AAC2M3H1.v failed with 8 errors.
# Compile of AAC2M3H1.v was successful.
vsim -gui work.AAC2M3H1_tb
# vsim -gui work.AAC2M3H1_tb 
# Start time: 13:24:13 on Nov 28,2023
# Loading work.AAC2M3H1_tb
# Loading work.FullAdd4
add wave -position end  sim:/AAC2M3H1_tb/y_tb
add wave -position end  sim:/AAC2M3H1_tb/vector
add wave -position end  sim:/AAC2M3H1_tb/ValidCheck
add wave -position end  sim:/AAC2M3H1_tb/testresults
add wave -position end  sim:/AAC2M3H1_tb/score
add wave -position end  sim:/AAC2M3H1_tb/rom
add wave -position end  sim:/AAC2M3H1_tb/k
add wave -position end  sim:/AAC2M3H1_tb/j
add wave -position end  sim:/AAC2M3H1_tb/i
add wave -position end  sim:/AAC2M3H1_tb/FirstError
add wave -position end  sim:/AAC2M3H1_tb/ErrorCount
add wave -position end  sim:/AAC2M3H1_tb/delay
add wave -position end  sim:/AAC2M3H1_tb/data
add wave -position end  sim:/AAC2M3H1_tb/Cout_tb
add wave -position end  sim:/AAC2M3H1_tb/c_tb
add wave -position end  sim:/AAC2M3H1_tb/b_tb
add wave -position end  sim:/AAC2M3H1_tb/address
add wave -position end  sim:/AAC2M3H1_tb/a_tb
run -all
# This simulation is complete
# ** Note: $stop    : D:/Verilog/4-bit FA/AAC2M3H1_tb.vp(120)
#    Time: 5130 ns  Iteration: 0  Instance: /AAC2M3H1_tb
# Break in Module AAC2M3H1_tb in file D:/Verilog/4-bit FA/AAC2M3H1_tb.vp
quit -sim
# End time: 13:50:04 on Nov 28,2023, Elapsed time: 0:25:51
# Errors: 0, Warnings: 12
