$date
  Thu Nov  4 14:45:19 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fa_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ cout $end
$var reg 1 % sum $end
$scope module full_adder $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$var reg 1 ) cout $end
$var reg 1 * sum $end
$var reg 1 + o1 $end
$var reg 1 , c1 $end
$var reg 1 - o2 $end
$var reg 1 . c2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
#10000000
1#
1%
1(
1*
1-
#20000000
1"
0#
1%
1'
0(
1*
1+
1-
#30000000
1#
1$
0%
1(
1)
0*
0-
1.
#40000000
1!
0"
0#
0$
1%
1&
0'
0(
0)
1*
1-
0.
#50000000
1#
1$
0%
1(
1)
0*
0-
1.
#60000000
1"
0#
0%
1'
0(
0*
0+
1,
0-
0.
#70000000
1#
1%
1(
1*
1-
#80000000
