// Seed: 2989501385
module module_0 ();
  uwire id_1 = 1;
  assign module_2.id_7 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2
    , id_16,
    output uwire id_3,
    inout tri id_4#(.id_17(-1 == 1)),
    output logic id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output supply0 id_14
);
  always @(id_12 or posedge -1) begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 ();
endmodule
