<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Mar 05 01:03:11 2014" Device="XA2C32A-6VQ44" Module="FOUR_BIT_ADDER" Version="2"><Net IoT="out" Loc="FB1_6" NNm="sum&lt;0&gt;" SNm="sum&lt;0&gt;"/><Net IoT="out" Loc="FB1_1" NNm="sum&lt;1&gt;" SNm="sum&lt;1&gt;"/><Net IoT="out" Loc="FB1_2" NNm="sum&lt;2&gt;" SNm="sum&lt;2&gt;"/><Net IoT="out" Loc="FB1_4" NNm="sum&lt;3&gt;" SNm="sum&lt;3&gt;"/><Net IoT="in" Loc="FB1_7" NNm="a&lt;0&gt;" SNm="a&lt;0&gt;"/><Net IoT="in" Loc="FB1_8" NNm="a&lt;1&gt;" SNm="a&lt;1&gt;"/><Net IoT="in" Loc="FB1_11" NNm="b&lt;0&gt;" SNm="b&lt;0&gt;"/><Net IoT="in" Loc="FB1_9" NNm="a&lt;2&gt;" SNm="a&lt;2&gt;"/><Net IoT="in" Loc="FB1_12" NNm="b&lt;1&gt;" SNm="b&lt;1&gt;"/><Net IoT="in" Loc="FB1_10" NNm="a&lt;3&gt;" SNm="a&lt;3&gt;"/><Net IoT="in" Loc="FB1_13" NNm="b&lt;2&gt;" SNm="b&lt;2&gt;"/><Net IoT="in" Loc="FB1_14" NNm="b&lt;3&gt;" SNm="b&lt;3&gt;"/><Net IoT="none" NNm="FB1_7_I" SNm="a&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB1_8_I" SNm="a&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB1_11_I" SNm="b&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB1_9_I" SNm="a&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB1_12_I" SNm="b&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB1_10_I" SNm="a&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB1_13_I" SNm="b&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB1_14_I" SNm="b&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT10" SNm="FB1_PT10"/><Net IoT="none" NNm="FB1_PT11" SNm="FB1_PT11"/><Net IoT="none" NNm="FB1_PT20" SNm="FB1_PT20"/><Net IoT="none" NNm="FB1_PT12" SNm="FB1_PT12"/><Net IoT="none" NNm="FB1_PT21" SNm="FB1_PT21"/><Net IoT="none" NNm="FB1_PT13" SNm="FB1_PT13"/><Net IoT="none" NNm="FB1_PT22" SNm="FB1_PT22"/><Net IoT="none" NNm="FB1_PT14" SNm="FB1_PT14"/><Net IoT="none" NNm="FB1_PT23" SNm="FB1_PT23"/><Net IoT="none" NNm="FB1_PT15" SNm="FB1_PT15"/><Net IoT="none" NNm="FB1_PT24" SNm="FB1_PT24"/><Net IoT="none" NNm="FB1_PT16" SNm="FB1_PT16"/><Net IoT="none" NNm="FB1_PT25" SNm="FB1_PT25"/><Net IoT="none" NNm="FB1_PT17" SNm="FB1_PT17"/><Net IoT="none" NNm="FB1_PT18" SNm="FB1_PT18"/><Net IoT="none" NNm="FB1_PT19" SNm="FB1_PT19"/><Net IoT="in" Loc="FB1_15" NNm="cin" SNm="cin"/><Net IoT="none" NNm="FB1_15_I" SNm="cin_II/UIM"/><Net IoT="none" NNm="FB1_1_OR" SNm="sum&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB1_2_OR" SNm="sum&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB1_3_OR" SNm="v_MC.Q"/><Net IoT="none" NNm="FB1_4_OR" SNm="sum&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_5_OR" SNm="cout_MC.Q"/><Net IoT="none" NNm="FB1_6_OR" SNm="sum&lt;0&gt;_MC.Q"/><Net IoT="out" Loc="FB1_3" NNm="v" SNm="v"/><Net IoT="none" NNm="FB1_14_OR" SNm="c&lt;3&gt;"/><Net IoT="none" NNm="FB1_15_OR" SNm="N_PZ_30"/><Net IoT="none" NNm="FB1_16_OR" SNm="N_PZ_21"/><Net IoT="out" Loc="FB1_5" NNm="cout" SNm="cout"/><Net IoT="none" NNm="PT_GND" SNm="PT_GND"/><Net IoT="none" NNm="FB1_PT0" SNm="FB1_PT0"/><Net IoT="none" NNm="FB1_PT1" SNm="FB1_PT1"/><Net IoT="none" NNm="FB1_PT2" SNm="FB1_PT2"/><Net IoT="none" NNm="FB1_PT3" SNm="FB1_PT3"/><Net IoT="none" NNm="FB1_PT4" SNm="FB1_PT4"/><Net IoT="none" NNm="FB1_PT5" SNm="FB1_PT5"/><Net IoT="none" NNm="FB1_PT6" SNm="FB1_PT6"/><Net IoT="none" NNm="FB1_PT7" SNm="FB1_PT7"/><Net IoT="none" NNm="FB1_PT8" SNm="FB1_PT8"/><Net IoT="none" NNm="FB1_PT9" SNm="FB1_PT9"/><Globals/><Lb Nm="FB1"><LbT Nm="FB1_PT0" PtT="XBR_CT_X"><OPort NNm="FB1_PT0"/><IPort NNm="FB1_14_I"/><IPort NNm="FB1_10_I"/></LbT><LbT Nm="FB1_PT1" PtT="XBR_CT_X"><OPort NNm="FB1_PT1"/><IPort NNm="FB1_14_I"/><IPort NNm="FB1_10_I"/><IPort NNm="FB1_14_OR"/></LbT><LbT Nm="FB1_PT2" PtT="XBR_CT_X"><OPort NNm="FB1_PT2"/><IPort NNm="FB1_14_I"/><IPort NNm="FB1_10_I"/><IPort NNm="FB1_14_OR"/></LbT><LbT Nm="FB1_PT3" PtT="XBR_CT_X"><OPort NNm="FB1_PT3"/><IPort NNm="FB1_7_I"/><IPort NNm="FB1_15_I"/></LbT><LbT Nm="FB1_PT4" PtT="XBR_CT"><OPort NNm="FB1_PT4"/><IPort NNm="FB1_7_I"/><IPort NNm="FB1_15_I"/></LbT><LbT Nm="FB1_PT5" PtT="XBR_CT"><OPort NNm="FB1_PT5"/><IPort NNm="FB1_12_I"/><IPort NNm="FB1_8_I"/><IPort NNm="FB1_15_OR"/><IPort NNm="FB1_16_OR"/></LbT><LbT Nm="FB1_PT6" PtT="XBR_CT"><OPort NNm="FB1_PT6"/><IPort NNm="FB1_12_I"/><IPort NNm="FB1_8_I"/><IPort NNm="FB1_15_OR"/><IPort NNm="FB1_16_OR"/></LbT><LbT Nm="FB1_PT7" PtT="XBR_CT"><OPort NNm="FB1_PT7"/><IPort NNm="FB1_9_I"/><IPort NNm="FB1_15_OR"/></LbT><LbT Nm="FB1_PT8" PtT="XBR_A"><OPort NNm="FB1_PT8"/><IPort NNm="FB1_9_I"/><IPort NNm="FB1_15_OR"/></LbT><LbT Nm="FB1_PT9" PtT="XBR_B"><OPort NNm="FB1_PT9"/><IPort NNm="FB1_10_I"/><IPort NNm="FB1_14_OR"/></LbT><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB1_15_OR"/></LbT><LbT Nm="FB1_PT11" PtT="XBR_A"><OPort NNm="FB1_PT11"/><IPort NNm="FB1_10_I"/><IPort NNm="FB1_14_OR"/></LbT><LbT Nm="FB1_PT12" PtT="XBR_B"><OPort NNm="FB1_PT12"/><IPort NNm="FB1_14_OR"/><IPort NNm="FB1_5_OR"/></LbT><LbT Nm="FB1_PT13" PtT="XBR_C"><OPort NNm="FB1_PT13"/><IPort NNm="FB1_13_I"/></LbT><LbT Nm="FB1_PT14" PtT="XBR_A"><OPort NNm="FB1_PT14"/><IPort NNm="FB1_14_OR"/><IPort NNm="FB1_5_OR"/></LbT><LbT Nm="FB1_PT15" PtT="XBR_B"><OPort NNm="FB1_PT15"/><IPort NNm="FB1_11_I"/><IPort NNm="FB1_7_I"/></LbT><LbT Nm="FB1_PT16" PtT="XBR_C"><OPort NNm="FB1_PT16"/><IPort NNm="FB1_11_I"/><IPort NNm="FB1_7_I"/><IPort NNm="FB1_15_I"/></LbT><LbT Nm="FB1_PT17" PtT="XBR_A"><OPort NNm="FB1_PT17"/><IPort NNm="FB1_11_I"/><IPort NNm="FB1_7_I"/><IPort NNm="FB1_15_I"/></LbT><LbT Nm="FB1_PT18" PtT="XBR_B"><OPort NNm="FB1_PT18"/><IPort NNm="FB1_12_I"/><IPort NNm="FB1_8_I"/></LbT><LbT Nm="FB1_PT19" PtT="XBR_C"><OPort NNm="FB1_PT19"/><IPort NNm="FB1_14_I"/></LbT><LbT Nm="FB1_PT20" PtT="XBR_A"><OPort NNm="FB1_PT20"/><IPort NNm="FB1_12_I"/><IPort NNm="FB1_16_OR"/></LbT><LbT Nm="FB1_PT21" PtT="XBR_B"><OPort NNm="FB1_PT21"/><IPort NNm="FB1_8_I"/><IPort NNm="FB1_16_OR"/></LbT><LbT Nm="FB1_PT22" PtT="XBR_C"><OPort NNm="FB1_PT22"/><IPort NNm="FB1_13_I"/><IPort NNm="FB1_9_I"/></LbT><LbT Nm="FB1_PT23" PtT="XBR_A"><OPort NNm="FB1_PT23"/><IPort NNm="FB1_13_I"/><IPort NNm="FB1_9_I"/><IPort NNm="FB1_15_OR"/></LbT><LbT Nm="FB1_PT24" PtT="XBR_B"><OPort NNm="FB1_PT24"/><IPort NNm="FB1_13_I"/><IPort NNm="FB1_9_I"/><IPort NNm="FB1_15_OR"/></LbT><LbT Nm="FB1_PT25" PtT="XBR_C"><OPort NNm="FB1_PT25"/><IPort NNm="FB1_11_I"/></LbT><Mc Nm="FB1_1"><XorMux Nm="FB1_1_AND"><IPort NNm="FB1_1_OR"/></XorMux><InBuf Nm="FB1_1_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="sum&lt;1&gt;"/></InBuf><OutBuf Nm="FB1_1_O" IOS="LVCMOS18"><IPort NNm="FB1_1_OR"/><OPort NNm="sum&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_1_OR"><OPort NNm="FB1_1_OR"/><IPort NNm="FB1_PT6"/><IPort NNm="FB1_PT5"/><IPort NNm="FB1_PT10"/></Or></Mc><Mc Nm="FB1_2"><XorMux Nm="FB1_2_AND"><IPort NNm="FB1_2_OR"/></XorMux><InBuf Nm="FB1_2_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="sum&lt;2&gt;"/></InBuf><OutBuf Nm="FB1_2_O" IOS="LVCMOS18"><IPort NNm="FB1_2_OR"/><OPort NNm="sum&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_2_OR"><OPort NNm="FB1_2_OR"/><IPort NNm="FB1_PT7"/><IPort NNm="FB1_PT8"/><IPort NNm="FB1_PT13"/></Or></Mc><Mc Nm="FB1_3"><InBuf Nm="FB1_3_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="v"/></InBuf><OutBuf Nm="FB1_3_O" IOS="LVCMOS18"><IPort NNm="FB1_3_OR"/><OPort NNm="v"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_3_OR"><OPort NNm="FB1_3_OR"/><IPort NNm="FB1_PT12"/><IPort NNm="FB1_PT14"/></Or></Mc><Mc Nm="FB1_4"><XorMux Nm="FB1_4_AND"><IPort NNm="FB1_4_OR"/></XorMux><InBuf Nm="FB1_4_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="sum&lt;3&gt;"/></InBuf><OutBuf Nm="FB1_4_O" IOS="LVCMOS18"><IPort NNm="FB1_4_OR"/><OPort NNm="sum&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_4_OR"><OPort NNm="FB1_4_OR"/><IPort NNm="FB1_PT9"/><IPort NNm="FB1_PT11"/><IPort NNm="FB1_PT19"/></Or></Mc><Mc Nm="FB1_5"><FbMux Nm="FB1_5_N"><IPort NNm="FB1_5_OR"/></FbMux><InBuf Nm="FB1_5_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="cout"/></InBuf><OutBuf Nm="FB1_5_O" IOS="LVCMOS18"><IPort NNm="FB1_5_OR"/><OPort NNm="cout"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_5_OR"><OPort NNm="FB1_5_OR"/><IPort NNm="FB1_PT0"/><IPort NNm="FB1_PT2"/><IPort NNm="FB1_PT1"/></Or></Mc><Mc Nm="FB1_6"><XorMux Nm="FB1_6_AND"><IPort NNm="FB1_6_OR"/></XorMux><InBuf Nm="FB1_6_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="sum&lt;0&gt;"/></InBuf><OutBuf Nm="FB1_6_O" IOS="LVCMOS18"><IPort NNm="FB1_6_OR"/><OPort NNm="sum&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_6_OR"><OPort NNm="FB1_6_OR"/><IPort NNm="FB1_PT4"/><IPort NNm="FB1_PT3"/><IPort NNm="FB1_PT25"/></Or></Mc><Mc Nm="FB1_7"><FbMux Nm="FB1_7_P"><IPort NNm="FB1_7_I"/></FbMux><InBuf Nm="FB1_7_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="a&lt;0&gt;"/><OPort NNm="FB1_7_I"/></InBuf></Mc><Mc Nm="FB1_8"><FbMux Nm="FB1_8_P"><IPort NNm="FB1_8_I"/></FbMux><InBuf Nm="FB1_8_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="a&lt;1&gt;"/><OPort NNm="FB1_8_I"/></InBuf></Mc><Mc Nm="FB1_9"><FbMux Nm="FB1_9_P"><IPort NNm="FB1_9_I"/></FbMux><InBuf Nm="FB1_9_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="a&lt;2&gt;"/><OPort NNm="FB1_9_I"/></InBuf></Mc><Mc Nm="FB1_10"><FbMux Nm="FB1_10_P"><IPort NNm="FB1_10_I"/></FbMux><InBuf Nm="FB1_10_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="a&lt;3&gt;"/><OPort NNm="FB1_10_I"/></InBuf></Mc><Mc Nm="FB1_11"><FbMux Nm="FB1_11_P"><IPort NNm="FB1_11_I"/></FbMux><InBuf Nm="FB1_11_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="b&lt;0&gt;"/><OPort NNm="FB1_11_I"/></InBuf></Mc><Mc Nm="FB1_12"><FbMux Nm="FB1_12_P"><IPort NNm="FB1_12_I"/></FbMux><InBuf Nm="FB1_12_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="b&lt;1&gt;"/><OPort NNm="FB1_12_I"/></InBuf></Mc><Mc Nm="FB1_13"><FbMux Nm="FB1_13_P"><IPort NNm="FB1_13_I"/></FbMux><InBuf Nm="FB1_13_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="b&lt;2&gt;"/><OPort NNm="FB1_13_I"/></InBuf></Mc><Mc Nm="FB1_14"><FbMux Nm="FB1_14_N"><IPort NNm="FB1_14_OR"/></FbMux><FbMux Nm="FB1_14_P"><IPort NNm="FB1_14_I"/></FbMux><InBuf Nm="FB1_14_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="b&lt;3&gt;"/><OPort NNm="FB1_14_I"/></InBuf><Or Nm="FB1_14_OR"><OPort NNm="FB1_14_OR"/><IPort NNm="FB1_PT22"/><IPort NNm="FB1_PT24"/><IPort NNm="FB1_PT23"/></Or></Mc><Mc Nm="FB1_15"><FbMux Nm="FB1_15_N"><IPort NNm="FB1_15_OR"/></FbMux><FbMux Nm="FB1_15_P"><IPort NNm="FB1_15_I"/></FbMux><InBuf Nm="FB1_15_I" IOS="LVCMOS18" DataGate="N"><IPort NNm="cin"/><OPort NNm="FB1_15_I"/></InBuf><Or Nm="FB1_15_OR"><OPort NNm="FB1_15_OR"/><IPort NNm="FB1_PT18"/><IPort NNm="FB1_PT20"/><IPort NNm="FB1_PT21"/></Or></Mc><Mc Nm="FB1_16"><FbMux Nm="FB1_16_N"><IPort NNm="FB1_16_OR"/></FbMux><Or Nm="FB1_16_OR"><OPort NNm="FB1_16_OR"/><IPort NNm="FB1_PT15"/><IPort NNm="FB1_PT17"/><IPort NNm="FB1_PT16"/></Or></Mc></Lb><Lb Nm="FB2"><Mc Nm="FB2_1"/><Mc Nm="FB2_2"/><Mc Nm="FB2_3"/><Mc Nm="FB2_4"/><Mc Nm="FB2_5"/><Mc Nm="FB2_6"/><Mc Nm="FB2_7"/><Mc Nm="FB2_8"/><Mc Nm="FB2_9"/><Mc Nm="FB2_10"/><Mc Nm="FB2_11"/><Mc Nm="FB2_12"/><Mc Nm="FB2_13"/><Mc Nm="FB2_14"/><Mc Nm="FB2_15"/><Mc Nm="FB2_16"/></Lb></Document>
