// Seed: 3551120176
module module_0 (
    input tri id_0,
    output wire id_1,
    input wor id_2,
    output tri id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire id_10, id_11;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd86,
    parameter id_9 = 32'd99
) (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    inout uwire id_3,
    output supply1 id_4,
    output tri id_5,
    output tri0 _id_6#(
        .id_8 (-1'b0),
        ._id_9(1),
        .id_10(1),
        .id_11(1),
        .id_12(1 == -1'h0),
        .id_13(-1),
        .id_14(-1)
    )
);
  logic [id_9 : id_6] id_15;
  and primCall (id_3, id_15, id_1, id_0, id_2, id_14, id_13);
  wire id_16;
  ;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_4,
      id_5,
      id_0,
      id_3,
      id_2,
      id_3
  );
endmodule
