digraph "CFG for '_Z14stencil_kernelPfS_' function" {
	label="CFG for '_Z14stencil_kernelPfS_' function";

	Node0x63f1440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = shl i32 %3, 5\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = add i32 %4, %5\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %8 = shl i32 %7, 4\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %10 = add i32 %8, %9\l  %11 = add i32 %10, -1\l  %12 = icmp ult i32 %11, 2046\l  %13 = icmp sgt i32 %6, 0\l  %14 = select i1 %12, i1 %13, i1 false\l  %15 = icmp slt i32 %6, 4095\l  %16 = select i1 %14, i1 %15, i1 false\l  br i1 %16, label %17, label %45\l|{<s0>T|<s1>F}}"];
	Node0x63f1440:s0 -> Node0x63f2e00;
	Node0x63f1440:s1 -> Node0x63f3cc0;
	Node0x63f2e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = shl nuw nsw i32 %10, 12\l  %19 = add nuw nsw i32 %18, %6\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %1, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %23 = add nsw i32 %19, -1\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %27 = fadd contract float %22, %26\l  %28 = add nuw nsw i32 %19, 1\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %32 = fadd contract float %27, %31\l  %33 = add nuw nsw i32 %19, 4096\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %37 = fadd contract float %32, %36\l  %38 = add nsw i32 %19, -4096\l  %39 = zext i32 %38 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %1, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %42 = fadd contract float %37, %41\l  %43 = fdiv contract float %42, 5.000000e+00\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !5\l  br label %45\l}"];
	Node0x63f2e00 -> Node0x63f3cc0;
	Node0x63f3cc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
