INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:35:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 load5/data_tehb/dataReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.499ns (38.231%)  route 2.422ns (61.769%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1119, unset)         0.508     0.508    load5/data_tehb/clk
    SLICE_X23Y102        FDRE                                         r  load5/data_tehb/dataReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  load5/data_tehb/dataReg_reg[30]/Q
                         net (fo=2, routed)           0.417     1.141    load5/data_tehb/control/Q[30]
    SLICE_X23Y103        LUT5 (Prop_lut5_I0_O)        0.043     1.184 f  load5/data_tehb/control/expX_c1[7]_i_3/O
                         net (fo=5, routed)           0.384     1.568    load5/data_tehb/control/dataReg_reg[30]_0
    SLICE_X23Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.611 f  load5/data_tehb/control/newY_c1[22]_i_10/O
                         net (fo=1, routed)           0.179     1.790    load5/data_tehb/control/newY_c1[22]_i_10_n_0
    SLICE_X22Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.833 r  load5/data_tehb/control/newY_c1[22]_i_9/O
                         net (fo=3, routed)           0.100     1.933    load5/data_tehb/control/newY_c1[22]_i_9_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.976 r  load5/data_tehb/control/newY_c1[21]_i_6/O
                         net (fo=22, routed)          0.304     2.280    load5/data_tehb/control/newY_c1[21]_i_6_n_0
    SLICE_X18Y103        LUT3 (Prop_lut3_I1_O)        0.043     2.323 f  load5/data_tehb/control/newY_c1[11]_i_3/O
                         net (fo=4, routed)           0.310     2.633    load1/data_tehb/control/newY_c1_reg[11]
    SLICE_X18Y104        LUT6 (Prop_lut6_I4_O)        0.043     2.676 r  load1/data_tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.256     2.933    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X17Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.175 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.175    addf0/operator/ltOp_carry__0_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.224 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.224    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.273 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.273    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.400 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.299     3.698    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.130     3.828 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.173     4.001    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X18Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.277 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.277    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.429 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.429    addf0/operator/expDiff_c0[5]
    SLICE_X18Y106        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1119, unset)         0.483     3.683    addf0/operator/clk
    SLICE_X18Y106        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X18Y106        FDRE (Setup_fdre_C_D)        0.076     3.723    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                 -0.706    




