Source Block: hdl/projects/fmcadc2/vc707/system_top.v@117:127@HdlIdDef
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk;
  wire              rx_sync;
  wire              rx_sysref;
  wire              rx_clk;

  // default logic

  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

Diff Content:
+ 122   wire    [ 7:0]    rx_data_p_loc;
+ 122   wire    [ 7:0]    rx_data_n_loc;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad6676evb/vc707/system_top.v@119:129
  wire    [63:0]  gpio_t;
  wire    [ 6:0]  spi_csn_open;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire            rx_clk;

  // default logic

  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

Clone Blocks 2:
hdl/projects/fmcadc5/vc707/system_top.v@141:151
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk_0;
  wire              rx_ref_clk_1;
  wire              psync;
  wire              vcal;

  // spi & misc

  assign iic_rstn = 1'b1;
  assign fan_pwm = 1'b1;

Clone Blocks 3:
hdl/projects/fmcadc2/vc707/system_top.v@116:126
  wire    [ 7:0]    spi_csn;
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk;
  wire              rx_sync;
  wire              rx_sysref;
  wire              rx_clk;

  // default logic

  assign fan_pwm = 1'b1;

