<profile>

<ReportVersion>
<Version>2020.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>cnn</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.858</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_38_1>
<TripCount>inf</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_46_2>
<TripCount>17</TripCount>
<Latency>171</Latency>
<AbsoluteTimeLatency>1710</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>12</PipelineDepth>
</VITIS_LOOP_46_2>
<VITIS_LOOP_79_3>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>33</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>330</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>34</PipelineDepth>
</VITIS_LOOP_79_3>
<VITIS_LOOP_90_4>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>33</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>330</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>34</PipelineDepth>
</VITIS_LOOP_90_4>
<VITIS_LOOP_99_5>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>33</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>330</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>34</PipelineDepth>
</VITIS_LOOP_99_5>
<VITIS_LOOP_121_6_VITIS_LOOP_123_7_VITIS_LOOP_125_8>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_130_9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_133_10>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_136_11>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
</VITIS_LOOP_136_11>
</VITIS_LOOP_133_10>
</VITIS_LOOP_130_9>
</VITIS_LOOP_121_6_VITIS_LOOP_123_7_VITIS_LOOP_125_8>
<VITIS_LOOP_188_12>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>17</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>170</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>18</PipelineDepth>
</VITIS_LOOP_188_12>
<VITIS_LOOP_205_13_VITIS_LOOP_207_14_VITIS_LOOP_209_15>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_213_16>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<VITIS_LOOP_215_17>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>12</max>
</range>
</IterationLatency>
</VITIS_LOOP_215_17>
</VITIS_LOOP_213_16>
</VITIS_LOOP_205_13_VITIS_LOOP_207_14_VITIS_LOOP_209_15>
<VITIS_LOOP_272_18>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>33</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>330</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>34</PipelineDepth>
</VITIS_LOOP_272_18>
<VITIS_LOOP_282_19>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>33</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>330</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>34</PipelineDepth>
</VITIS_LOOP_282_19>
<VITIS_LOOP_290_20>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>55</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>550</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>55</min>
<max>-1</max>
</range>
</IterationLatency>
<VITIS_LOOP_293_21>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>45</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>450</min>
<max>-10</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>42</PipelineDepth>
</VITIS_LOOP_293_21>
</VITIS_LOOP_290_20>
<VITIS_LOOP_310_22>
<TripCount>
<range>
<min>1</min>
<max>32767</max>
</range>
</TripCount>
<Latency>
<range>
<min>15</min>
<max>327675</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>150</min>
<max>3276750</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>16</PipelineDepth>
</VITIS_LOOP_310_22>
</VITIS_LOOP_38_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>132</BRAM_18K>
<DSP>72</DSP>
<FF>8944</FF>
<LUT>9190</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>cnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_data_TDATA</name>
<Object>in_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_data_TVALID</name>
<Object>in_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_data_TREADY</name>
<Object>in_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_TDATA</name>
<Object>out_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_TVALID</name>
<Object>out_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_data_TREADY</name>
<Object>out_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
