# Execution Log
Clock Cycle 1:
lw: IF
Clock Cycle 2:
lw: ID
beq: IF
Clock Cycle 3:
lw: EX RegDst=0 ALUSrc=1 Branch=X MemRead=1 MemWrite=0 RegWrite=1 MemToReg=1
beq: ID
add: IF
Clock Cycle 4:
lw: MEM Branch=X MemRead=1 MemWrite=0 RegWrite=1 MemToReg=1
beq: ID
add: IF
Clock Cycle 5:
lw: WB RegWrite=1 MemToReg=1
beq: ID
add: IF
Clock Cycle 6:
beq: EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sub: IF
Clock Cycle 7:
beq: MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sub: ID
beq: IF
Clock Cycle 8:
beq: WB RegWrite=0 MemToReg=X
sub: EX RegDst=1 ALUSrc=0 Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
beq: ID
sw: IF
Clock Cycle 9:
sub: MEM Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
beq: ID
sw: IF
Clock Cycle 10:
sub: WB RegWrite=1 MemToReg=0
beq: EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sw: ID
Clock Cycle 11:
beq: MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sw: EX RegDst=X ALUSrc=1 Branch=X MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X
Clock Cycle 12:
beq: WB RegWrite=0 MemToReg=X
sw: MEM Branch=X MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X
Clock Cycle 13:
sw: WB RegWrite=0 MemToReg=X

## Final Results:
Total Cycles: 13

Final Register Values:
0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Final Memory Values:
1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
