

================================================================
== Vivado HLS Report for 'pool_layer2'
================================================================
* Date:           Wed Apr 25 19:19:51 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11169|  11169|  11169|  11169|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  11168|  11168|       698|          -|          -|    16|    no    |
        | + Loop 1.1              |    696|    696|       116|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1          |    114|    114|        19|          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      6|      6|         3|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    300|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     128|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     128|    425|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_16_fu_317_p2     |     *    |      0|  0|  13|           4|           4|
    |tmp_fu_201_p2        |     *    |      0|  0|  13|           4|           4|
    |channel_1_fu_177_p2  |     +    |      0|  0|  15|           5|           1|
    |i_1_fu_285_p2        |     +    |      0|  0|  13|           4|           2|
    |j_1_fu_360_p2        |     +    |      0|  0|  13|           4|           2|
    |k_1_fu_301_p2        |     +    |      0|  0|  10|           2|           1|
    |l_1_fu_376_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_14_fu_337_p2     |     +    |      0|  0|  15|           7|           7|
    |tmp_15_fu_350_p2     |     +    |      0|  0|  18|          11|          11|
    |tmp_17_fu_392_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_19_fu_409_p2     |     +    |      0|  0|  20|          13|          13|
    |tmp_4_fu_382_p2      |     +    |      0|  0|  13|           4|           4|
    |tmp_6_fu_257_p2      |     +    |      0|  0|  15|           8|           8|
    |tmp_9_fu_307_p2      |     +    |      0|  0|  13|           4|           4|
    |tmp_3_fu_241_p2      |     -    |      0|  0|  15|           7|           7|
    |exitcond1_fu_171_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond2_fu_295_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_370_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_11_fu_418_p2     |   icmp   |      0|  0|  18|          24|          24|
    |tmp_2_fu_191_p2      |   icmp   |      0|  0|   9|           4|           4|
    |tmp_7_fu_247_p2      |   icmp   |      0|  0|   9|           4|           4|
    |max_V_1_fu_424_p3    |  select  |      0|  0|  24|           1|          24|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 300|         129|         145|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |channel_reg_90    |   9|          2|    5|         10|
    |i_reg_102         |   9|          2|    4|          8|
    |image_V_address0  |  15|          3|   12|         36|
    |j_reg_114         |   9|          2|    4|          8|
    |k_reg_137         |   9|          2|    2|          4|
    |l_reg_160         |   9|          2|    2|          4|
    |max_V1_reg_126    |   9|          2|   24|         48|
    |max_V_s_reg_148   |   9|          2|   24|         48|
    +------------------+----+-----------+-----+-----------+
    |Total             | 125|         27|   78|        176|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |channel_1_reg_435    |   5|   0|    5|          0|
    |channel_reg_90       |   5|   0|    5|          0|
    |i_reg_102            |   4|   0|    4|          0|
    |j_reg_114            |   4|   0|    4|          0|
    |k_1_reg_484          |   2|   0|    2|          0|
    |k_reg_137            |   2|   0|    2|          0|
    |l_1_reg_502          |   2|   0|    2|          0|
    |l_reg_160            |   2|   0|    2|          0|
    |max_V1_reg_126       |  24|   0|   24|          0|
    |max_V_s_reg_148      |  24|   0|   24|          0|
    |tmp_16_reg_489       |   8|   0|    8|          0|
    |tmp_19_reg_507       |  13|   0|   13|          0|
    |tmp_1_cast2_reg_440  |   5|   0|   13|          8|
    |tmp_1_cast_reg_445   |   5|   0|   11|          6|
    |tmp_3_reg_458        |   6|   0|    7|          1|
    |tmp_reg_453          |   8|   0|    8|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 128|   0|  143|         15|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pool_layer2 | return value |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   24|  ap_memory |   output_V   |     array    |
|image_V_address0   | out |   12|  ap_memory |    image_V   |     array    |
|image_V_ce0        | out |    1|  ap_memory |    image_V   |     array    |
|image_V_q0         |  in |   24|  ap_memory |    image_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

