INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Sun Jun 09 05:14:55 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/m1'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/m1/m1/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project m1 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/m1/m1'.
INFO: [HLS 200-1510] Running: set_top circular_shift_reg 
INFO: [HLS 200-1510] Running: add_files ../src/shift_reg.h 
INFO: [HLS 200-10] Adding design file '../src/shift_reg.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/shift_reg.cpp 
INFO: [HLS 200-10] Adding design file '../src/shift_reg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/circular_shift.h 
INFO: [HLS 200-10] Adding design file '../src/circular_shift.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/tb_shift_reg.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/tb_shift_reg.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/m1/m1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_circular_shift_reg.cpp
   Compiling shift_reg.cpp_pre.cpp.tb.cpp
   Compiling tb_shift_reg.cpp_pre.cpp.tb.cpp
   Compiling apatb_circular_shift_reg_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test Pass!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.962 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.237 seconds; peak allocated memory: 1.161 GB.
