// Seed: 1343100953
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_4, id_5 = id_5[1-1 :-1], id_6, id_7, id_8;
  generate
    wire id_9, id_10, id_11;
    wire id_12;
  endgenerate
  parameter id_13 = -1;
  wire id_14;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri id_8
);
  assign id_0 = id_7;
endmodule
module module_3 (
    output logic id_0,
    input  wor   id_1,
    output wire  id_2,
    output tri1  id_3,
    output wire  id_4,
    output tri0  id_5,
    input  wire  id_6
);
  always id_0 <= -1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_2,
      id_6,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.type_0 = 0;
  id_8(
      -1, id_1, 1
  );
  wire id_9;
  id_10(
      -1
  );
  assign id_2 = -1;
  supply0 id_11 = 1;
  initial id_8 = id_1;
endmodule
