From 29fb79b190595f26e569370032be5701cca8606a Mon Sep 17 00:00:00 2001
From: Xing Zhao <xzhao@cavium.com>
Date: Tue, 13 Mar 2012 15:43:08 -0700
Subject: [PATCH 030/122] MIPS: Change sparsemem physical memory bits from 35
 to 38

Source: Cavium Networks, Inc.
MR: 00000
Type: Integration
Disposition: Merged from Octeon Tree
ChangeID: b1d9a98b98f04a03d175d20245f579518c356476
Description:

Some systems have large amounts of RAM and require this.

Signed-off-by: Xing Zhao <xzhao@cavium.com>
Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
[Original patch taken from Cavium SDK 3.1.1 525]
Signed-off-by: Bin Jiang <bin.jiang@windriver.com>
---
 arch/mips/include/asm/sparsemem.h | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/mips/include/asm/sparsemem.h b/arch/mips/include/asm/sparsemem.h
index d2da53c..88c823d 100644
--- a/arch/mips/include/asm/sparsemem.h
+++ b/arch/mips/include/asm/sparsemem.h
@@ -11,7 +11,8 @@
 #else
 # define SECTION_SIZE_BITS	28
 #endif
-#define MAX_PHYSMEM_BITS	35
+
+#define MAX_PHYSMEM_BITS	38
 
 #endif /* CONFIG_SPARSEMEM */
 #endif /* _MIPS_SPARSEMEM_H */
-- 
1.8.2.1

