# Galaga Game on FPGA
Term Project for SKKU Logic Design Lab ICE2005 (Galaga style game) 2025-1

A simplified **Galaga-style shooting game** designed and implemented using **Verilog HDL** on an **FPGA development board**.

## Contribution (for report)
- ê·¸ë˜í”½ ë° ì‚¬ìš´ë“œ ë‹´ë‹¹ì: ë°•ì§€í›ˆ
- ë¡œì§ ë‹´ë‹¹ì: ìœ í˜¸ì„ 
- ì…ë ¥ ë° í†µí•© ë‹´ë‹¹ì: ê¹€ë²”ìˆ˜

### 5/26
í•¨ê»˜ ìŠ¤í„°ë”” í›„, ê¸°ì´ˆ ì½”ë“œ ì‘ì„±

(vga_test.v, vga_controller.v, user_controller.v)

íŒŒíŠ¸ ë¶„ë°°

### 6/2
ë°•ì§€í›ˆ: color_sprite8.v, color_sprite16.v, color_sprite32.v, *.mem ë° game_bgm.víŒŒì¼ ì‘ì„±

ìœ í˜¸ì„ : user_controller.v, bullet_controller.v, fly_enemy_controller.v ì‘ì„±

ê¹€ë²”ìˆ˜: vga_test.v ë° vga ì¶œë ¥, íŒŒì¼ í†µí•© ë° ì‘ë™ í™•ì¸ í›„ í”¼ë“œë°±

### 6/9
ë°•ì§€í›ˆ: fly_sprite_drawer.v, mosquito_sprite_drawer.v, spider_sprite_drawer.v, bullet_sound.v, hit_sound.v ì‘ì„±

ìœ í˜¸ì„ : stage_controller.v, star_controller.v ì‘ì„±

ê¹€ë²”ìˆ˜: vga_test.v ë° vga ì¶œë ¥, íŒŒì¼ í†µí•© ë° ì‘ë™ í™•ì¸ í›„ í”¼ë“œë°±



## ğŸ“º Display

- The game **must display on a monitor via a VGA connection**.

## ğŸ® Input & Interaction

- Uses **FPGA hardware** (e.g., push buttons or DIP switches) to receive input from the **user**.

---

## âœ… Term Project Requirements (Mandatory)

- Player can move horizontally (controlled by push buttons or DIP switches).
- Player can fire bullets.
- Enemies appear and move (simple downward or patterned movement).
- Bullets can hit and eliminate enemies.
- One player, one type of enemy, and a single bullet instance.

---

## â­ Bonus Credits (Optional)

- Graphic Quality
- Player can move vertically or diagonally
- Two or multi player mode
- Multiple enemy/bullet types or movement patterns
- Score display (using 7-segment LEDs or VGA text rendering)
- Multiple game stages or boss enemies
- Basic sound effects (using buzzer)

---

## ğŸ§° Hardware Specification

- **FPGA**: 75,520 Logic Cell Xilinx Artix-7 Series XC7A75T FPGA Device
- **Programming Interface**: USB to JTAG Module (connect without JTAG cable)
- **Display & Indicators**:
  - 16x2 Character LCD
  - 7-Segment Display (8 digits)
  - 16-bit LED Display
- **Output**:
  - RGB VGA Port
  - Piezo Buzzer
- **Input**:
  - Push Buttons: 6 EA
  - DIP Switches: 16 EA
- **Memory**:
  - 256MB DDR3 SDRAM
  - 128KB SRAM
  - 128B I2C EEPROM
  - 128B SPI EEPROM
- **Other Interfaces**:
  - PMOD 3 Port
  - Xilinx XADC Header
  - FMC LPC Connector
 
---

## ğŸ›  Development

### Tools & Hardware
- FPGA Development Board (e.g., DE10-Lite, Nexys A7, etc.)
- VGA Monitor and Cable
- Push buttons / DIP switches
- Verilog HDL
- Optional: Buzzer, 7-segment display

---


## Weekly report (for attendance check)
â€¢Report project status within 1 pages 
â€¢Upload i-Campus / Individual submission

1) Due 5/26 ~ 23:59
- Briefly introduce project topic / individual contribution
2) Due 6/2 ~ 23:59
- Briefly report implementation status / individual contribution
3) Due 6/9 ~ 23:59
- Briefly report implementation status / individual contribution
