INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan-ming.dennis-won/Reset_Synchronizer/Reset_Synchronizer.srcs/sources_1/new/Reset_Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reset_Synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan-ming.dennis-won/Reset_Synchronizer/Reset_Synchronizer.srcs/sim_1/new/my_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_sim
