{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "Serializer4 = DefineCircuit(\"Serializer4\", \"O\", Out(Bits(16)), \"I\", In(Array(4,Bits(16))), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferSerializer4\", \"I\", In(Bits(5)), \"O\", Out(Bits(5)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(5, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Serializer4, __silica_yield_state)\n",
      "wire(or_(__silica_yield_state.O[0], __silica_yield_state.O[4]), __silica_yield_state.I[1])\n",
      "wire(__silica_yield_state.O[1], __silica_yield_state.I[2])\n",
      "wire(__silica_yield_state.O[2], __silica_yield_state.I[3])\n",
      "wire(__silica_yield_state.O[3], __silica_yield_state.I[4])\n",
      "wire(0, __silica_yield_state.I[0])\n",
      "I = Serializer4.I\n",
      "data = [Register(16, has_ce=False) for _ in range(3)]\n",
      "data_next = [DefineSilicaMux(5, 16)() for _ in range(3)]\n",
      "for __silica_i in range(3):\n",
      "    wire(__silica_path_state.O, data_next[__silica_i].S)\n",
      "\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next[__silica_i].O, data[__silica_i].I)\n",
      "data_next_0_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_0_tmp.append(data[__silica_j].O)\n",
      "data_next_1_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_1_tmp.append(data[__silica_j].O)\n",
      "data_next_2_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_2_tmp.append(data[__silica_j].O)\n",
      "data_next_3_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_3_tmp.append(data[__silica_j].O)\n",
      "data_next_4_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_4_tmp.append(data[__silica_j].O)\n",
      "O = DefineSilicaMux(5, 16)()\n",
      "wire(__silica_path_state.O, O.S)\n",
      "wire(O.O, Serializer4.O)\n",
      "O_0_tmp = I[0]\n",
      "data_next_0_tmp[0] = I[1]\n",
      "data_next_0_tmp[1] = I[2]\n",
      "data_next_0_tmp[2] = I[3]\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_0_tmp[__silica_i], data_next[__silica_i].I0)\n",
      "wire(O_0_tmp, O.I0)\n",
      "wire(__silica_path_state.I[0], __silica_yield_state.O[0])\n",
      "O_1_tmp = data[0].O\n",
      "for __silica_i in range(3):\n",
      "    wire(data[__silica_i].O, data_next[__silica_i].I1)\n",
      "wire(O_1_tmp, O.I1)\n",
      "wire(__silica_path_state.I[1], __silica_yield_state.O[1])\n",
      "O_2_tmp = data[1].O\n",
      "for __silica_i in range(3):\n",
      "    wire(data[__silica_i].O, data_next[__silica_i].I2)\n",
      "wire(O_2_tmp, O.I2)\n",
      "wire(__silica_path_state.I[2], __silica_yield_state.O[2])\n",
      "O_3_tmp = data[2].O\n",
      "for __silica_i in range(3):\n",
      "    wire(data[__silica_i].O, data_next[__silica_i].I3)\n",
      "wire(O_3_tmp, O.I3)\n",
      "wire(__silica_path_state.I[3], __silica_yield_state.O[3])\n",
      "O_4_tmp = I[0]\n",
      "data_next_4_tmp[0] = I[1]\n",
      "data_next_4_tmp[1] = I[2]\n",
      "data_next_4_tmp[2] = I[3]\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_4_tmp[__silica_i], data_next[__silica_i].I4)\n",
      "wire(O_4_tmp, O.I4)\n",
      "wire(__silica_path_state.I[4], __silica_yield_state.O[4])\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"coreir\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "@si.coroutine(inputs={\"I\" : si.Array(4, si.Bits(16))})\n",
    "def Serializer4():\n",
    "    data = [bits(0, 16) for _ in range(3)]\n",
    "    I = yield\n",
    "    while True:\n",
    "        O = I[0]\n",
    "        for i in range(3):\n",
    "            data[i] = I[i + 1]\n",
    "        I = yield O\n",
    "        for i in range(3):\n",
    "            O = data[i]\n",
    "            I = yield O\n",
    "\n",
    "        \n",
    "serializer4 = si.compile(Serializer4(), file_name=\"build/silica_serializer4.py\")\n",
    "with open(\"build/silica_serializer4.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[4, 5, 6, 7] 4\n",
      "[4, 5, 6, 7] 5\n",
      "[4, 5, 6, 7] 6\n",
      "[4, 5, 6, 7] 7\n",
      "[10, 16, 8, 3] 10\n",
      "[10, 16, 8, 3] 16\n",
      "[10, 16, 8, 3] 8\n",
      "[10, 16, 8, 3] 3\n",
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "ser = Serializer4()\n",
    "inputs = [[4,5,6,7],[10,16,8,3]]\n",
    "for I in inputs:\n",
    "  ser.send(I)\n",
    "  print(I, ser.O)\n",
    "  for i in range(3):\n",
    "    assert ser.O == I[i]\n",
    "    next(ser)\n",
    "    print(I, ser.O)\n",
    "    \n",
    "\n",
    "@si.coroutine\n",
    "def inputs_generator(inputs):\n",
    "    while True:\n",
    "        for i in inputs:\n",
    "            I = [BitVector(x, 16) for x in i]\n",
    "            yield I\n",
    "            for _ in range(3):\n",
    "                I = [BitVector((_ * len(i)) + j, 16) for j in range(len(i))]\n",
    "                yield I\n",
    "                \n",
    "check(serializer4, Serializer4(), 9, inputs_generator(inputs))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Serializer4 ===\n",
      "\n",
      "   Number of wires:               1433\n",
      "   Number of wire bits:           4992\n",
      "   Number of public wires:        1399\n",
      "   Number of public wire bits:    4958\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                151\n",
      "     SB_DFF                         53\n",
      "     SB_LUT4                        98\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_serializer4.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          81 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          103 / 1280\n",
      "  DFF        53\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   5\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 53 / 53\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 1494\n",
      "  at iteration #50: temp = 4.19702, wire length = 1135\n",
      "  at iteration #100: temp = 1.84722, wire length = 914\n",
      "  at iteration #150: temp = 0.422701, wire length = 480\n",
      "  final wire length = 434\n",
      "\n",
      "After placement:\n",
      "PIOs       45 / 96\n",
      "PLBs       48 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.45s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     201 / 6944\n",
      "span_12    61 / 1440\n",
      "\n",
      "  route time 0.24s\n",
      "write_txt build/silica_serializer4.txt...\n",
      "\n",
      "Total number of logic levels: 2\n",
      "Total path delay: 9.59 ns (104.28 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Serializer4 build/silica_serializer4.py\n",
    "!coreir -i build/silica_serializer4.json -o build/silica_serializer4.v\n",
    "# !magma -o verilog -m lattice -t Serializer4 build/silica_serializer4.py\n",
    "!yosys -p 'synth_ice40 -top Serializer4 -blif build/silica_serializer4.blif' build/silica_serializer4.v  | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_serializer4.txt build/silica_serializer4.blif\n",
    "!icetime -tmd hx1k build/silica_serializer4.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== serializer ===\n",
      "\n",
      "   Number of wires:                 27\n",
      "   Number of wire bits:            151\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:     131\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 86\n",
      "     SB_DFFE                        48\n",
      "     SB_DFFSR                        2\n",
      "     SB_LUT4                        36\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_serializer.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          81 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          84 / 1280\n",
      "  DFF        50\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   48\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 50 / 50\n",
      "  promoted $abc$754$n175, 48 / 48\n",
      "  promoted 2 nets\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "  2 globals\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "realize_constants...\n",
      "place...\n",
      "  initial wire length = 1420\n",
      "  at iteration #50: temp = 4.90879, wire length = 1134\n",
      "  at iteration #100: temp = 2.2742, wire length = 766\n",
      "  at iteration #150: temp = 0.587085, wire length = 358\n",
      "  final wire length = 290\n",
      "\n",
      "After placement:\n",
      "PIOs       46 / 96\n",
      "PLBs       40 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.38s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     87 / 6944\n",
      "span_12    33 / 1440\n",
      "\n",
      "  route time 0.08s\n",
      "write_txt build/verilog_serializer.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 7.37 ns (135.76 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top serializer -blif build/verilog_serializer.blif' ../verilog/serializer.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_serializer.txt build/verilog_serializer.blif\n",
    "!icetime -tmd hx1k build/verilog_serializer.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'I': [bits(4, 16), bits(5, 16), bits(6, 16), bits(7, 16)]}\n",
      "{'O': bits(4, 16)}\n",
      "{'I': [bits(0, 16), bits(1, 16), bits(2, 16), bits(3, 16)]}\n",
      "{'O': bits(5, 16)}\n",
      "{'I': [bits(4, 16), bits(5, 16), bits(6, 16), bits(7, 16)]}\n",
      "{'O': bits(6, 16)}\n",
      "{'I': [bits(8, 16), bits(9, 16), bits(10, 16), bits(11, 16)]}\n",
      "{'O': bits(7, 16)}\n",
      "{'I': [bits(10, 16), bits(16, 16), bits(8, 16), bits(3, 16)]}\n",
      "{'O': bits(10, 16)}\n",
      "{'I': [bits(0, 16), bits(1, 16), bits(2, 16), bits(3, 16)]}\n",
      "{'O': bits(16, 16)}\n",
      "{'I': [bits(4, 16), bits(5, 16), bits(6, 16), bits(7, 16)]}\n",
      "{'O': bits(8, 16)}\n",
      "{'I': [bits(8, 16), bits(9, 16), bits(10, 16), bits(11, 16)]}\n",
      "{'O': bits(3, 16)}\n",
      "{'I': [bits(4, 16), bits(5, 16), bits(6, 16), bits(7, 16)]}\n",
      "{'O': bits(4, 16)}\n",
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "import magma\n",
    "from magma.testing.verilator import compile as compileverilator\n",
    "from magma.testing.verilator import run_verilator_test\n",
    "def check_verilog(circ, circ_sim, num_cycles, inputs_generator=None):\n",
    "    test_vectors = magma.testing.coroutine.testvectors(circ, circ_sim, num_cycles,\n",
    "            inputs_generator if inputs_generator else None)\n",
    "\n",
    "    name = \"serializer\"\n",
    "    with open(f\"build/sim_{name}_verilator.cpp\", \"w\") as verilator_harness:\n",
    "        verilator_harness.write(f'''\\\n",
    "#include \"V{name}.h\"\n",
    "#include \"verilated.h\"\n",
    "#include <cassert>\n",
    "#include <iostream>\n",
    "\n",
    "void check(const char* port, int a, int b, int cycle) {{\n",
    "    if (!(a == b)) {{\n",
    "        std::cerr << \\\"Got      : \\\" << a << std::endl;\n",
    "        std::cerr << \\\"Expected : \\\" << b << std::endl;\n",
    "        std::cerr << \\\"Cycle    : \\\" << cycle << std::endl;\n",
    "        std::cerr << \\\"Port     : \\\" << port << std::endl;\n",
    "        exit(1);\n",
    "    }}\n",
    "}}\n",
    "\n",
    "int main(int argc, char **argv, char **env) {{\n",
    "    Verilated::commandArgs(argc, argv);\n",
    "    V{name}* top = new V{name};\n",
    "''')\n",
    "    \n",
    "        cycle = 0\n",
    "        for inputs, outputs in zip(test_vectors[0], test_vectors[1]):\n",
    "            print(inputs) \n",
    "            print(outputs)\n",
    "            for port_name, value in inputs.items():\n",
    "                if isinstance(value, list):\n",
    "                    string = \"\"\n",
    "                    for elem in value:\n",
    "                        string = elem.as_binary_string()[2:] + string\n",
    "                    value = \"0b\" + string\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->{} = {};\\n\".format(port_name, value))\n",
    "            for port_name, value in outputs.items():\n",
    "                if isinstance(value, BitVector):\n",
    "                    value = value.as_binary_string()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->eval();\\n\")\n",
    "                verilator_harness.write(\"    check(\\\"{port_name}\\\", top->{port_name}, {expected}, {cycle});\\n\".format(port_name=port_name, expected=value, cycle=cycle))\n",
    "\n",
    "            verilator_harness.write(\"    top->CLK = 0;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            verilator_harness.write(\"    top->CLK = 1;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            cycle += 1\n",
    "        verilator_harness.write(\"}\\n\")\n",
    "\n",
    "    run_verilator_test(\n",
    "        \"serializer\",\n",
    "        f\"sim_{name}_verilator\",\n",
    "        name,\n",
    "        \"-I../../verilog\"\n",
    "    )\n",
    "\n",
    "\n",
    "\n",
    "check_verilog(serializer4, Serializer4(), 9, inputs_generator(inputs))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
