#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024edc68a520 .scope module, "Multiplier2" "Multiplier2" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataA";
    .port_info 2 /INPUT 32 "dataB";
    .port_info 3 /INPUT 1 "Multu";
    .port_info 4 /OUTPUT 64 "dataOut";
    .port_info 5 /INPUT 1 "reset";
P_0000024edca936c0 .param/l "MULTU" 0 2 18, C4<011001>;
P_0000024edca936f8 .param/l "OUT" 0 2 19, C4<111111>;
o0000024edcc28758 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edcbbc740_0 .net "Multu", 0 0, o0000024edcc28758;  0 drivers
o0000024edcc28788 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edcbbc920_0 .net "clk", 0 0, o0000024edcc28788;  0 drivers
v0000024edcbbb840_0 .var "counter", 7 0;
o0000024edcc287e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024edcb9f5b0_0 .net "dataA", 31 0, o0000024edcc287e8;  0 drivers
o0000024edcc28818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024edcb9f830_0 .net "dataB", 31 0, o0000024edcc28818;  0 drivers
v0000024edcb9fc90_0 .var "dataOut", 63 0;
v0000024edcba05f0_0 .var "open", 0 0;
o0000024edcc288a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edcb9ef70_0 .net "reset", 0 0, o0000024edcc288a8;  0 drivers
v0000024edcb9f010_0 .var "temp", 63 0;
v0000024edcb6caa0_0 .var "tempA", 31 0;
E_0000024edcc17c30/0 .event anyedge, v0000024edcb9ef70_0;
E_0000024edcc17c30/1 .event posedge, v0000024edcbbc920_0;
E_0000024edcc17c30 .event/or E_0000024edcc17c30/0, E_0000024edcc17c30/1;
S_0000024edc6d60e0 .scope module, "reg32" "reg32" 3 13;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /OUTPUT 32 "d_out";
o0000024edcc28a58 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edcb6d2c0_0 .net "clk", 0 0, o0000024edcc28a58;  0 drivers
o0000024edcc28a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024edcb6dd60_0 .net "d_in", 31 0, o0000024edcc28a88;  0 drivers
v0000024edcb6dea0_0 .var "d_out", 31 0;
o0000024edcc28ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edcb6df40_0 .net "en_reg", 0 0, o0000024edcc28ae8;  0 drivers
o0000024edcc28b18 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edcb89b00_0 .net "rst", 0 0, o0000024edcc28b18;  0 drivers
E_0000024edcc173f0 .event posedge, v0000024edcb6d2c0_0;
S_0000024edc6d6270 .scope module, "tb_SingleCycle" "tb_SingleCycle" 4 5;
 .timescale -9 -9;
P_0000024edcc173b0 .param/l "cycle_count" 0 4 9, +C4<00000000000000000000000000101101>;
v0000024edccdf990_0 .var "clk", 0 0;
v0000024edccdef90_0 .var "rst", 0 0;
S_0000024edc6d6400 .scope module, "CPU" "mips_single" 4 66, 5 3 0, S_0000024edc6d6270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0000024edcc150e0 .functor AND 1, v0000024edccd4c70_0, v0000024edccdbd90_0, C4<1>, C4<1>;
v0000024edccda670_0 .net "ALUOp", 1 0, v0000024edccd4f90_0;  1 drivers
v0000024edccdb390_0 .net "ALUOp_EX", 1 0, v0000024edccc3db0_0;  1 drivers
v0000024edccdb6b0_0 .net "ALUSrc", 0 0, v0000024edccd6750_0;  1 drivers
v0000024edccda3f0_0 .net "ALUSrc_EX", 0 0, v0000024edccc2e10_0;  1 drivers
v0000024edccda7b0_0 .net "ALU_Out_Sel", 1 0, v0000024edccc0390_0;  1 drivers
o0000024edcc39b28 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edccda530_0 .net "BNE", 0 0, o0000024edcc39b28;  0 drivers
v0000024edccda5d0_0 .net "BNE_EX", 0 0, v0000024edccc5070_0;  1 drivers
v0000024edccdb430_0 .net "Branch", 0 0, v0000024edccd4c70_0;  1 drivers
v0000024edccda710_0 .net "HiOut", 31 0, L_0000024edcd4f3b0;  1 drivers
v0000024edccdb4d0_0 .net "Jump", 0 0, v0000024edccd5990_0;  1 drivers
v0000024edccdb610_0 .net "Jump_EX", 0 0, v0000024edccc5110_0;  1 drivers
v0000024edccdb750_0 .net "Jump_MEM", 0 0, v0000024edccc5d90_0;  1 drivers
v0000024edccdca10_0 .net "LoOut", 31 0, L_0000024edcd4eb90;  1 drivers
v0000024edccde4f0_0 .net "MemRead", 0 0, v0000024edccd50d0_0;  1 drivers
v0000024edccde810_0 .net "MemRead_EX", 0 0, v0000024edccc2b90_0;  1 drivers
v0000024edccddf50_0 .net "MemRead_MEM", 0 0, v0000024edccc5430_0;  1 drivers
v0000024edccddd70_0 .net "MemWrite", 0 0, v0000024edccd6e30_0;  1 drivers
v0000024edccde450_0 .net "MemWrite_EX", 0 0, v0000024edccc40d0_0;  1 drivers
v0000024edccdd050_0 .net "MemWrite_MEM", 0 0, v0000024edccc5890_0;  1 drivers
v0000024edccdc830_0 .net "MemtoReg", 1 0, v0000024edccd5b70_0;  1 drivers
v0000024edccde590_0 .net "MemtoReg_EX", 1 0, v0000024edccc2af0_0;  1 drivers
v0000024edccde770_0 .net "MemtoReg_MEM", 1 0, v0000024edccc5250_0;  1 drivers
v0000024edccde8b0_0 .net "MemtoReg_WB", 1 0, v0000024edccd6c50_0;  1 drivers
v0000024edccdda50_0 .net "MulAns", 63 0, v0000024edccd8cd0_0;  1 drivers
v0000024edccdc1f0_0 .net "Multu", 0 0, v0000024edccc24b0_0;  1 drivers
v0000024edccdc8d0_0 .net "NOPSrc", 0 0, v0000024edccd8730_0;  1 drivers
v0000024edccddaf0_0 .net "Operation", 2 0, v0000024edccc1970_0;  1 drivers
v0000024edccdd370_0 .net "PCSrc", 0 0, L_0000024edcc150e0;  1 drivers
v0000024edccdc5b0_0 .net "RegDst", 1 0, v0000024edccd6930_0;  1 drivers
v0000024edccdd7d0_0 .net "RegDst_EX", 1 0, v0000024edccc4ad0_0;  1 drivers
v0000024edccddff0_0 .net "RegWrite", 0 0, v0000024edccd6110_0;  1 drivers
v0000024edccdcd30_0 .net "RegWrite_EX", 0 0, v0000024edccc4b70_0;  1 drivers
v0000024edccdc510_0 .net "RegWrite_MEM", 0 0, v0000024edccc5c50_0;  1 drivers
v0000024edccdcab0_0 .net "RegWrite_WB", 0 0, v0000024edccd6a70_0;  1 drivers
v0000024edccddb90_0 .net "Zero", 0 0, v0000024edccdbd90_0;  1 drivers
v0000024edccdcb50_0 .net *"_ivl_17", 3 0, L_0000024edcce0930;  1 drivers
v0000024edccddc30_0 .net *"_ivl_18", 25 0, L_0000024edcce02f0;  1 drivers
v0000024edccddcd0_0 .net *"_ivl_20", 23 0, L_0000024edccdec70;  1 drivers
L_0000024edcce4198 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccde950_0 .net *"_ivl_22", 1 0, L_0000024edcce4198;  1 drivers
v0000024edccdc290_0 .net *"_ivl_24", 29 0, L_0000024edccdf170;  1 drivers
L_0000024edcce41e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccde270_0 .net *"_ivl_29", 1 0, L_0000024edcce41e0;  1 drivers
v0000024edccde090_0 .net *"_ivl_44", 29 0, L_0000024edccdfdf0;  1 drivers
L_0000024edcce4588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccde630_0 .net *"_ivl_46", 1 0, L_0000024edcce4588;  1 drivers
v0000024edccdd410_0 .net "alu_ans", 31 0, L_0000024edcd50a30;  1 drivers
v0000024edccdde10_0 .net "alu_b", 31 0, L_0000024edcd50ad0;  1 drivers
v0000024edccdd230_0 .net "alu_out", 31 0, L_0000024edcd4ff90;  1 drivers
v0000024edccdc330_0 .net "alu_out_MEM", 31 0, v0000024edccc51b0_0;  1 drivers
v0000024edccdd730_0 .net "alu_out_WB", 31 0, v0000024edccd6390_0;  1 drivers
v0000024edccdcbf0_0 .net "b_offset", 31 0, L_0000024edcce0c50;  1 drivers
v0000024edccdcdd0_0 .net "b_tgt", 31 0, L_0000024edcce04d0;  1 drivers
v0000024edccdce70_0 .net "branch_addr", 31 0, L_0000024edccdf3f0;  1 drivers
v0000024edccdcf10_0 .net "clk", 0 0, v0000024edccdf990_0;  1 drivers
v0000024edccde130_0 .net "dmem_rdata", 31 0, v0000024edccd5df0_0;  1 drivers
v0000024edccddeb0_0 .net "dmem_rdata_WB", 31 0, v0000024edccd5850_0;  1 drivers
v0000024edccdd870_0 .net "en_pc", 0 0, v0000024edccd7b50_0;  1 drivers
v0000024edccdd910_0 .net "en_pc_EX", 0 0, v0000024edccc4670_0;  1 drivers
v0000024edccde1d0_0 .net "en_pc_ID", 0 0, v0000024edccc4d50_0;  1 drivers
v0000024edccdcc90_0 .net "extend_immed", 31 0, L_0000024edcce0610;  1 drivers
v0000024edccdd550_0 .net "extend_immed_EX", 31 0, v0000024edccc3950_0;  1 drivers
v0000024edccde310_0 .net "forA", 1 0, v0000024edccd6610_0;  1 drivers
v0000024edccdcfb0_0 .net "forB", 1 0, v0000024edccd66b0_0;  1 drivers
v0000024edccdc970_0 .net "funct", 5 0, L_0000024edccdfe90;  1 drivers
v0000024edccdc650_0 .net "funct_EX", 5 0, v0000024edccc2d70_0;  1 drivers
v0000024edccde3b0_0 .net "immed", 15 0, L_0000024edccdf210;  1 drivers
v0000024edccdd0f0_0 .net "instr", 31 0, L_0000024edccdfc10;  1 drivers
v0000024edccde6d0_0 .net "instr_ID", 31 0, v0000024edccc4c10_0;  1 drivers
v0000024edccdc3d0_0 .net "instr_IF", 31 0, v0000024edccd73d0_0;  1 drivers
v0000024edccdc790_0 .net "instr_IF2", 31 0, v0000024edccd9090_0;  1 drivers
v0000024edccdc470_0 .net "jump_addr", 31 0, L_0000024edccdf2b0;  1 drivers
v0000024edccdd190_0 .net "jumpoffset", 25 0, L_0000024edccdf0d0;  1 drivers
v0000024edccdc6f0_0 .net "maxcount", 6 0, v0000024edccd89b0_0;  1 drivers
v0000024edccdd2d0_0 .net "maxcount_EX", 6 0, v0000024edccc31d0_0;  1 drivers
v0000024edccdd4b0_0 .net "maxcount_ID", 6 0, v0000024edccc2ff0_0;  1 drivers
v0000024edccdd5f0_0 .net "muxa_out", 31 0, L_0000024edcd50f30;  1 drivers
v0000024edccdd690_0 .net "muxb_out", 31 0, L_0000024edcd50d50;  1 drivers
v0000024edccdd9b0_0 .net "opcode", 5 0, L_0000024edccdf030;  1 drivers
v0000024edcce07f0_0 .net "pc", 31 0, v0000024edccd9130_0;  1 drivers
v0000024edccdfad0_0 .net "pc_EX", 31 0, v0000024edccc3270_0;  1 drivers
v0000024edcce0110_0 .net "pc_ID", 31 0, v0000024edccc34f0_0;  1 drivers
v0000024edcce0e30_0 .net "pc_MEM", 31 0, v0000024edccc5e30_0;  1 drivers
v0000024edccdfb70_0 .net "pc_WB", 31 0, v0000024edccd5710_0;  1 drivers
v0000024edccdf8f0_0 .net "pc_incr", 31 0, L_0000024edcce0b10;  1 drivers
v0000024edcce09d0_0 .net "pc_next", 31 0, L_0000024edccdf530;  1 drivers
v0000024edccdeef0_0 .net "rd", 4 0, L_0000024edccde9f0;  1 drivers
v0000024edccdf850_0 .net "rd_EX", 4 0, v0000024edccc39f0_0;  1 drivers
v0000024edcce01b0_0 .net "rfile_rd1", 31 0, v0000024edccd99f0_0;  1 drivers
v0000024edcce10b0_0 .net "rfile_rd1_EX", 31 0, v0000024edccc4170_0;  1 drivers
v0000024edccdfcb0_0 .net "rfile_rd2", 31 0, v0000024edccdbf70_0;  1 drivers
v0000024edccdf7b0_0 .net "rfile_rd2_EX", 31 0, v0000024edccc29b0_0;  1 drivers
v0000024edccdf490_0 .net "rfile_rd2_MEM", 31 0, v0000024edccc56b0_0;  1 drivers
v0000024edcce0a70_0 .net "rfile_wd", 31 0, L_0000024edcd51430;  1 drivers
v0000024edccded10_0 .net "rfile_wn", 4 0, v0000024edccd6250_0;  1 drivers
v0000024edcce0070_0 .net "rfile_wn_EX", 4 0, L_0000024edcd4fb30;  1 drivers
v0000024edccdffd0_0 .net "rfile_wn_MEM", 4 0, v0000024edccc6010_0;  1 drivers
v0000024edcce0750_0 .net "rs", 4 0, L_0000024edccdfa30;  1 drivers
v0000024edcce0d90_0 .net "rs_EX", 4 0, v0000024edccc4a30_0;  1 drivers
v0000024edccdf350_0 .net "rst", 0 0, v0000024edccdef90_0;  1 drivers
v0000024edcce0390_0 .net "rt", 4 0, L_0000024edcce0250;  1 drivers
v0000024edcce06b0_0 .net "rt_EX", 4 0, v0000024edccc4990_0;  1 drivers
v0000024edccdee50_0 .net "shamt", 4 0, L_0000024edcce0890;  1 drivers
L_0000024edccdf030 .part v0000024edccc4c10_0, 26, 6;
L_0000024edccdfa30 .part v0000024edccc4c10_0, 21, 5;
L_0000024edcce0250 .part v0000024edccc4c10_0, 16, 5;
L_0000024edccde9f0 .part v0000024edccc4c10_0, 11, 5;
L_0000024edcce0890 .part v0000024edccc4c10_0, 6, 5;
L_0000024edccdfe90 .part v0000024edccc4c10_0, 0, 6;
L_0000024edccdf210 .part v0000024edccc4c10_0, 0, 16;
L_0000024edccdf0d0 .part v0000024edccc4c10_0, 0, 26;
L_0000024edcce0930 .part L_0000024edcce0b10, 28, 4;
L_0000024edccdec70 .part L_0000024edccdf0d0, 0, 24;
L_0000024edcce02f0 .concat [ 2 24 0 0], L_0000024edcce4198, L_0000024edccdec70;
L_0000024edccdf170 .concat [ 26 4 0 0], L_0000024edcce02f0, L_0000024edcce0930;
L_0000024edccdf2b0 .concat [ 30 2 0 0], L_0000024edccdf170, L_0000024edcce41e0;
L_0000024edccdfdf0 .part L_0000024edcce0610, 0, 30;
L_0000024edcce0c50 .concat [ 2 30 0 0], L_0000024edcce4588, L_0000024edccdfdf0;
S_0000024edc69e5b0 .scope module, "ALU" "ALU" 5 108, 6 2 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "dataA";
    .port_info 1 /INPUT 32 "dataB";
    .port_info 2 /INPUT 3 "Signal";
    .port_info 3 /OUTPUT 32 "dataOut";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
v0000024edccc2410_0 .net "Signal", 2 0, v0000024edccc1970_0;  alias, 1 drivers
L_0000024edcce48e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024edccc2230_0 .net/2u *"_ivl_450", 2 0, L_0000024edcce48e8;  1 drivers
v0000024edccc27d0_0 .net *"_ivl_452", 0 0, L_0000024edcd4fe50;  1 drivers
v0000024edccc22d0_0 .net "c", 30 0, L_0000024edcd4d290;  1 drivers
v0000024edccc2370_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccc0610_0 .net "dataA", 31 0, L_0000024edcd50f30;  alias, 1 drivers
v0000024edccc01b0_0 .net "dataB", 31 0, L_0000024edcd50d50;  alias, 1 drivers
v0000024edccc1010_0 .net "dataOut", 31 0, L_0000024edcd50a30;  alias, 1 drivers
L_0000024edcce4738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccc16f0_0 .net "less", 0 0, L_0000024edcce4738;  1 drivers
v0000024edccc1e70_0 .net "reset", 0 0, v0000024edccdef90_0;  alias, 1 drivers
v0000024edccc10b0_0 .net "set", 0 0, L_0000024edcd5e000;  1 drivers
v0000024edccc0890_0 .net "shift_result", 31 0, L_0000024edcd4f6d0;  1 drivers
v0000024edccc1ab0_0 .net "temp", 31 0, L_0000024edcd4f090;  1 drivers
L_0000024edcce16f0 .part L_0000024edcd50f30, 0, 1;
L_0000024edcce1470 .part L_0000024edcd50d50, 0, 1;
L_0000024edcce1bf0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcce11f0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcce1330 .part v0000024edccc1970_0, 2, 1;
L_0000024edcce1970 .part L_0000024edcd50f30, 1, 1;
L_0000024edcce1e70 .part L_0000024edcd50d50, 1, 1;
L_0000024edcce1a10 .part L_0000024edcd4d290, 0, 1;
L_0000024edcce1ab0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcce1b50 .part v0000024edccc1970_0, 2, 1;
L_0000024edccd4810 .part L_0000024edcd50f30, 2, 1;
L_0000024edccd3d70 .part L_0000024edcd50d50, 2, 1;
L_0000024edccd4450 .part L_0000024edcd4d290, 1, 1;
L_0000024edccd2830 .part v0000024edccc1970_0, 0, 2;
L_0000024edccd4590 .part v0000024edccc1970_0, 2, 1;
L_0000024edccd32d0 .part L_0000024edcd50f30, 3, 1;
L_0000024edccd4090 .part L_0000024edcd50d50, 3, 1;
L_0000024edccd2290 .part L_0000024edcd4d290, 2, 1;
L_0000024edccd37d0 .part v0000024edccc1970_0, 0, 2;
L_0000024edccd3c30 .part v0000024edccc1970_0, 2, 1;
L_0000024edccd23d0 .part L_0000024edcd50f30, 4, 1;
L_0000024edccd44f0 .part L_0000024edcd50d50, 4, 1;
L_0000024edccd4630 .part L_0000024edcd4d290, 3, 1;
L_0000024edccd2510 .part v0000024edccc1970_0, 0, 2;
L_0000024edccd3370 .part v0000024edccc1970_0, 2, 1;
L_0000024edccd4770 .part L_0000024edcd50f30, 5, 1;
L_0000024edccd39b0 .part L_0000024edcd50d50, 5, 1;
L_0000024edccd48b0 .part L_0000024edcd4d290, 4, 1;
L_0000024edccd3b90 .part v0000024edccc1970_0, 0, 2;
L_0000024edccd3410 .part v0000024edccc1970_0, 2, 1;
L_0000024edccd4270 .part L_0000024edcd50f30, 6, 1;
L_0000024edccd4310 .part L_0000024edcd50d50, 6, 1;
L_0000024edccd4950 .part L_0000024edcd4d290, 5, 1;
L_0000024edccd2650 .part v0000024edccc1970_0, 0, 2;
L_0000024edccd2a10 .part v0000024edccc1970_0, 2, 1;
L_0000024edccd3050 .part L_0000024edcd50f30, 7, 1;
L_0000024edccd3190 .part L_0000024edcd50d50, 7, 1;
L_0000024edccd35f0 .part L_0000024edcd4d290, 6, 1;
L_0000024edccd3730 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd47110 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd47070 .part L_0000024edcd50f30, 8, 1;
L_0000024edcd463f0 .part L_0000024edcd50d50, 8, 1;
L_0000024edcd45e50 .part L_0000024edcd4d290, 7, 1;
L_0000024edcd45d10 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd44e10 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd462b0 .part L_0000024edcd50f30, 9, 1;
L_0000024edcd45090 .part L_0000024edcd50d50, 9, 1;
L_0000024edcd45770 .part L_0000024edcd4d290, 8, 1;
L_0000024edcd45130 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd46850 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd45810 .part L_0000024edcd50f30, 10, 1;
L_0000024edcd458b0 .part L_0000024edcd50d50, 10, 1;
L_0000024edcd45a90 .part L_0000024edcd4d290, 9, 1;
L_0000024edcd46f30 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd44a50 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd46e90 .part L_0000024edcd50f30, 11, 1;
L_0000024edcd45bd0 .part L_0000024edcd50d50, 11, 1;
L_0000024edcd451d0 .part L_0000024edcd4d290, 10, 1;
L_0000024edcd44b90 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd45270 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd454f0 .part L_0000024edcd50f30, 12, 1;
L_0000024edcd45590 .part L_0000024edcd50d50, 12, 1;
L_0000024edcd460d0 .part L_0000024edcd4d290, 11, 1;
L_0000024edcd46490 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd456d0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd46710 .part L_0000024edcd50f30, 13, 1;
L_0000024edcd46cb0 .part L_0000024edcd50d50, 13, 1;
L_0000024edcd47390 .part L_0000024edcd4d290, 12, 1;
L_0000024edcd47e30 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd472f0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd48330 .part L_0000024edcd50f30, 14, 1;
L_0000024edcd49690 .part L_0000024edcd50d50, 14, 1;
L_0000024edcd48ab0 .part L_0000024edcd4d290, 13, 1;
L_0000024edcd47570 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd49410 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd488d0 .part L_0000024edcd50f30, 15, 1;
L_0000024edcd48c90 .part L_0000024edcd50d50, 15, 1;
L_0000024edcd48dd0 .part L_0000024edcd4d290, 14, 1;
L_0000024edcd47610 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd494b0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd49550 .part L_0000024edcd50f30, 16, 1;
L_0000024edcd490f0 .part L_0000024edcd50d50, 16, 1;
L_0000024edcd47250 .part L_0000024edcd4d290, 15, 1;
L_0000024edcd476b0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd48fb0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd479d0 .part L_0000024edcd50f30, 17, 1;
L_0000024edcd497d0 .part L_0000024edcd50d50, 17, 1;
L_0000024edcd47a70 .part L_0000024edcd4d290, 16, 1;
L_0000024edcd47b10 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd47bb0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd48470 .part L_0000024edcd50f30, 18, 1;
L_0000024edcd48510 .part L_0000024edcd50d50, 18, 1;
L_0000024edcd49370 .part L_0000024edcd4d290, 17, 1;
L_0000024edcd48e70 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd485b0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4ae50 .part L_0000024edcd50f30, 19, 1;
L_0000024edcd49d70 .part L_0000024edcd50d50, 19, 1;
L_0000024edcd4ad10 .part L_0000024edcd4d290, 18, 1;
L_0000024edcd4ac70 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd49a50 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4a6d0 .part L_0000024edcd50f30, 20, 1;
L_0000024edcd4a770 .part L_0000024edcd50d50, 20, 1;
L_0000024edcd4a090 .part L_0000024edcd4d290, 19, 1;
L_0000024edcd4a810 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4b5d0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4b990 .part L_0000024edcd50f30, 21, 1;
L_0000024edcd4c110 .part L_0000024edcd50d50, 21, 1;
L_0000024edcd49af0 .part L_0000024edcd4d290, 20, 1;
L_0000024edcd4b8f0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4a310 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd49cd0 .part L_0000024edcd50f30, 22, 1;
L_0000024edcd4a9f0 .part L_0000024edcd50d50, 22, 1;
L_0000024edcd49e10 .part L_0000024edcd4d290, 21, 1;
L_0000024edcd4b0d0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4be90 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4a590 .part L_0000024edcd50f30, 23, 1;
L_0000024edcd4a630 .part L_0000024edcd50d50, 23, 1;
L_0000024edcd4aa90 .part L_0000024edcd4d290, 22, 1;
L_0000024edcd4ab30 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4abd0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4b530 .part L_0000024edcd50f30, 24, 1;
L_0000024edcd4bd50 .part L_0000024edcd50d50, 24, 1;
L_0000024edcd4b670 .part L_0000024edcd4d290, 23, 1;
L_0000024edcd4b710 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4bf30 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4cb10 .part L_0000024edcd50f30, 25, 1;
L_0000024edcd4c250 .part L_0000024edcd50d50, 25, 1;
L_0000024edcd4c570 .part L_0000024edcd4d290, 24, 1;
L_0000024edcd4dfb0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4d650 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4e690 .part L_0000024edcd50f30, 26, 1;
L_0000024edcd4dbf0 .part L_0000024edcd50d50, 26, 1;
L_0000024edcd4d330 .part L_0000024edcd4d290, 25, 1;
L_0000024edcd4c890 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4ced0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4c2f0 .part L_0000024edcd50f30, 27, 1;
L_0000024edcd4df10 .part L_0000024edcd50d50, 27, 1;
L_0000024edcd4e550 .part L_0000024edcd4d290, 26, 1;
L_0000024edcd4e230 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4e910 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4cbb0 .part L_0000024edcd50f30, 28, 1;
L_0000024edcd4e410 .part L_0000024edcd50d50, 28, 1;
L_0000024edcd4dab0 .part L_0000024edcd4d290, 27, 1;
L_0000024edcd4cc50 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4dd30 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4c7f0 .part L_0000024edcd50f30, 29, 1;
L_0000024edcd4cd90 .part L_0000024edcd50d50, 29, 1;
L_0000024edcd4c9d0 .part L_0000024edcd4d290, 28, 1;
L_0000024edcd4ddd0 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4ce30 .part v0000024edccc1970_0, 2, 1;
LS_0000024edcd4d290_0_0 .concat8 [ 1 1 1 1], L_0000024edcc158c0, L_0000024edcc15b60, L_0000024edca99920, L_0000024edcd3e430;
LS_0000024edcd4d290_0_4 .concat8 [ 1 1 1 1], L_0000024edcd3f540, L_0000024edcd3e9e0, L_0000024edcd3ef90, L_0000024edcd3f8c0;
LS_0000024edcd4d290_0_8 .concat8 [ 1 1 1 1], L_0000024edcd3dfd0, L_0000024edcd3fee0, L_0000024edcd3faf0, L_0000024edcd3dbe0;
LS_0000024edcd4d290_0_12 .concat8 [ 1 1 1 1], L_0000024edcd3d470, L_0000024edcd3d2b0, L_0000024edcd3c750, L_0000024edcd3d6a0;
LS_0000024edcd4d290_0_16 .concat8 [ 1 1 1 1], L_0000024edcd3d710, L_0000024edcd41320, L_0000024edcd40c20, L_0000024edcd40830;
LS_0000024edcd4d290_0_20 .concat8 [ 1 1 1 1], L_0000024edcd40980, L_0000024edcd41080, L_0000024edcd406e0, L_0000024edcd40bb0;
LS_0000024edcd4d290_0_24 .concat8 [ 1 1 1 1], L_0000024edcd5c010, L_0000024edcd5d430, L_0000024edcd5c080, L_0000024edcd5cef0;
LS_0000024edcd4d290_0_28 .concat8 [ 1 1 1 0], L_0000024edcd5d4a0, L_0000024edcd5c4e0, L_0000024edcd5c160;
LS_0000024edcd4d290_1_0 .concat8 [ 4 4 4 4], LS_0000024edcd4d290_0_0, LS_0000024edcd4d290_0_4, LS_0000024edcd4d290_0_8, LS_0000024edcd4d290_0_12;
LS_0000024edcd4d290_1_4 .concat8 [ 4 4 4 3], LS_0000024edcd4d290_0_16, LS_0000024edcd4d290_0_20, LS_0000024edcd4d290_0_24, LS_0000024edcd4d290_0_28;
L_0000024edcd4d290 .concat8 [ 16 15 0 0], LS_0000024edcd4d290_1_0, LS_0000024edcd4d290_1_4;
L_0000024edcd4e4b0 .part L_0000024edcd50f30, 30, 1;
L_0000024edcd4d3d0 .part L_0000024edcd50d50, 30, 1;
L_0000024edcd4c4d0 .part L_0000024edcd4d290, 29, 1;
L_0000024edcd4d510 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd4d5b0 .part v0000024edccc1970_0, 2, 1;
LS_0000024edcd4f090_0_0 .concat8 [ 1 1 1 1], L_0000024edcce1fb0, L_0000024edcce15b0, L_0000024edccd2dd0, L_0000024edccd2330;
LS_0000024edcd4f090_0_4 .concat8 [ 1 1 1 1], L_0000024edccd2470, L_0000024edccd2e70, L_0000024edccd3690, L_0000024edccd2f10;
LS_0000024edcd4f090_0_8 .concat8 [ 1 1 1 1], L_0000024edcd471b0, L_0000024edcd45950, L_0000024edcd459f0, L_0000024edcd45630;
LS_0000024edcd4f090_0_12 .concat8 [ 1 1 1 1], L_0000024edcd45450, L_0000024edcd465d0, L_0000024edcd47430, L_0000024edcd481f0;
LS_0000024edcd4f090_0_16 .concat8 [ 1 1 1 1], L_0000024edcd477f0, L_0000024edcd47ed0, L_0000024edcd49870, L_0000024edcd48a10;
LS_0000024edcd4f090_0_20 .concat8 [ 1 1 1 1], L_0000024edcd4c1b0, L_0000024edcd49f50, L_0000024edcd4aef0, L_0000024edcd4a4f0;
LS_0000024edcd4f090_0_24 .concat8 [ 1 1 1 1], L_0000024edcd4b3f0, L_0000024edcd4dc90, L_0000024edcd4d970, L_0000024edcd4d830;
LS_0000024edcd4f090_0_28 .concat8 [ 1 1 1 1], L_0000024edcd4e870, L_0000024edcd4c6b0, L_0000024edcd4d1f0, L_0000024edcd4f450;
LS_0000024edcd4f090_1_0 .concat8 [ 4 4 4 4], LS_0000024edcd4f090_0_0, LS_0000024edcd4f090_0_4, LS_0000024edcd4f090_0_8, LS_0000024edcd4f090_0_12;
LS_0000024edcd4f090_1_4 .concat8 [ 4 4 4 4], LS_0000024edcd4f090_0_16, LS_0000024edcd4f090_0_20, LS_0000024edcd4f090_0_24, LS_0000024edcd4f090_0_28;
L_0000024edcd4f090 .concat8 [ 16 16 0 0], LS_0000024edcd4f090_1_0, LS_0000024edcd4f090_1_4;
L_0000024edcd50350 .part L_0000024edcd50f30, 31, 1;
L_0000024edcd50e90 .part L_0000024edcd50d50, 31, 1;
L_0000024edcd4fbd0 .part L_0000024edcd4d290, 30, 1;
L_0000024edcd4f130 .part v0000024edccc1970_0, 0, 2;
L_0000024edcd507b0 .part v0000024edccc1970_0, 2, 1;
L_0000024edcd4fe50 .cmp/eq 3, v0000024edccc1970_0, L_0000024edcce48e8;
L_0000024edcd50a30 .functor MUXZ 32, L_0000024edcd4f090, L_0000024edcd4f6d0, L_0000024edcd4fe50, C4<>;
S_0000024edc69e740 .scope module, "Shifter" "Shifter" 6 54, 7 2 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "dataA";
    .port_info 1 /INPUT 32 "dataB";
    .port_info 2 /OUTPUT 32 "dataOut";
v0000024edcb39dc0_0 .net *"_ivl_11", 29 0, L_0000024edcd4f590;  1 drivers
L_0000024edcce47c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edcb3a040_0 .net/2u *"_ivl_12", 1 0, L_0000024edcce47c8;  1 drivers
v0000024edcb3a360_0 .net *"_ivl_19", 27 0, L_0000024edcd50990;  1 drivers
L_0000024edcce4810 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000024edcb3a400_0 .net/2u *"_ivl_20", 3 0, L_0000024edcce4810;  1 drivers
v0000024edcc01300_0 .net *"_ivl_27", 23 0, L_0000024edcd4f950;  1 drivers
L_0000024edcce4858 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024edcc01f80_0 .net/2u *"_ivl_28", 7 0, L_0000024edcce4858;  1 drivers
v0000024edcbc9c20_0 .net *"_ivl_3", 30 0, L_0000024edcd4fa90;  1 drivers
v0000024edcbed4f0_0 .net *"_ivl_35", 15 0, L_0000024edcd50fd0;  1 drivers
L_0000024edcce48a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024edcc82720_0 .net/2u *"_ivl_36", 15 0, L_0000024edcce48a0;  1 drivers
L_0000024edcce4780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edcc81c80_0 .net/2u *"_ivl_4", 0 0, L_0000024edcce4780;  1 drivers
v0000024edcc82360_0 .net "dataA", 31 0, L_0000024edcd50f30;  alias, 1 drivers
v0000024edcc80600_0 .net "dataB", 31 0, L_0000024edcd50d50;  alias, 1 drivers
v0000024edcc82180_0 .net "dataOut", 31 0, L_0000024edcd4f6d0;  alias, 1 drivers
v0000024edcc80f60_0 .net "s1", 31 0, L_0000024edcd4ef50;  1 drivers
v0000024edcc81e60_0 .net "s2", 31 0, L_0000024edcd51070;  1 drivers
v0000024edcc816e0_0 .net "s3", 31 0, L_0000024edcd511b0;  1 drivers
v0000024edcc811e0_0 .net "s4", 31 0, L_0000024edcd4fdb0;  1 drivers
L_0000024edcd4ea50 .part L_0000024edcd50d50, 0, 1;
L_0000024edcd4fa90 .part L_0000024edcd50f30, 0, 31;
L_0000024edcd4fc70 .concat [ 1 31 0 0], L_0000024edcce4780, L_0000024edcd4fa90;
L_0000024edcd4ed70 .part L_0000024edcd50d50, 1, 1;
L_0000024edcd4f590 .part L_0000024edcd4ef50, 0, 30;
L_0000024edcd502b0 .concat [ 2 30 0 0], L_0000024edcce47c8, L_0000024edcd4f590;
L_0000024edcd508f0 .part L_0000024edcd50d50, 2, 1;
L_0000024edcd50990 .part L_0000024edcd51070, 0, 28;
L_0000024edcd4fd10 .concat [ 4 28 0 0], L_0000024edcce4810, L_0000024edcd50990;
L_0000024edcd50c10 .part L_0000024edcd50d50, 3, 1;
L_0000024edcd4f950 .part L_0000024edcd511b0, 0, 24;
L_0000024edcd4f630 .concat [ 8 24 0 0], L_0000024edcce4858, L_0000024edcd4f950;
L_0000024edcd4ee10 .part L_0000024edcd50d50, 4, 1;
L_0000024edcd50fd0 .part L_0000024edcd4fdb0, 0, 16;
L_0000024edcd4f8b0 .concat [ 16 16 0 0], L_0000024edcce48a0, L_0000024edcd50fd0;
S_0000024edc69e8d0 .scope module, "shift0" "muxsll" 7 12, 8 2 0, S_0000024edc69e740;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v0000024edcb8b040_0 .net "a0", 31 0, L_0000024edcd50f30;  alias, 1 drivers
v0000024edcb8a640_0 .net "a1", 31 0, L_0000024edcd4fc70;  1 drivers
v0000024edcb8adc0_0 .net "select", 0 0, L_0000024edcd4ea50;  1 drivers
v0000024edcb8a820_0 .net "x", 31 0, L_0000024edcd4ef50;  alias, 1 drivers
L_0000024edcd4ef50 .functor MUXZ 32, L_0000024edcd50f30, L_0000024edcd4fc70, L_0000024edcd4ea50, C4<>;
S_0000024edc65f210 .scope module, "shift1" "muxsll" 7 16, 8 2 0, S_0000024edc69e740;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v0000024edcb69de0_0 .net "a0", 31 0, L_0000024edcd4ef50;  alias, 1 drivers
v0000024edcb6a600_0 .net "a1", 31 0, L_0000024edcd502b0;  1 drivers
v0000024edcb695c0_0 .net "select", 0 0, L_0000024edcd4ed70;  1 drivers
v0000024edcb6a100_0 .net "x", 31 0, L_0000024edcd51070;  alias, 1 drivers
L_0000024edcd51070 .functor MUXZ 32, L_0000024edcd4ef50, L_0000024edcd502b0, L_0000024edcd4ed70, C4<>;
S_0000024edc65f3a0 .scope module, "shift2" "muxsll" 7 20, 8 2 0, S_0000024edc69e740;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v0000024edcb8ba70_0 .net "a0", 31 0, L_0000024edcd51070;  alias, 1 drivers
v0000024edcb8bb10_0 .net "a1", 31 0, L_0000024edcd4fd10;  1 drivers
v0000024edcb8cf10_0 .net "select", 0 0, L_0000024edcd508f0;  1 drivers
v0000024edcb8c790_0 .net "x", 31 0, L_0000024edcd511b0;  alias, 1 drivers
L_0000024edcd511b0 .functor MUXZ 32, L_0000024edcd51070, L_0000024edcd4fd10, L_0000024edcd508f0, C4<>;
S_0000024edc65f530 .scope module, "shift3" "muxsll" 7 24, 8 2 0, S_0000024edc69e740;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v0000024edcb8e9f0_0 .net "a0", 31 0, L_0000024edcd511b0;  alias, 1 drivers
v0000024edcb8f710_0 .net "a1", 31 0, L_0000024edcd4f630;  1 drivers
v0000024edcb8f850_0 .net "select", 0 0, L_0000024edcd50c10;  1 drivers
v0000024edcb8fc10_0 .net "x", 31 0, L_0000024edcd4fdb0;  alias, 1 drivers
L_0000024edcd4fdb0 .functor MUXZ 32, L_0000024edcd511b0, L_0000024edcd4f630, L_0000024edcd50c10, C4<>;
S_0000024edc65e8c0 .scope module, "shift4" "muxsll" 7 28, 8 2 0, S_0000024edc69e740;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v0000024edcba7b80_0 .net "a0", 31 0, L_0000024edcd4fdb0;  alias, 1 drivers
v0000024edcba81c0_0 .net "a1", 31 0, L_0000024edcd4f8b0;  1 drivers
v0000024edcba8440_0 .net "select", 0 0, L_0000024edcd4ee10;  1 drivers
v0000024edcba72c0_0 .net "x", 31 0, L_0000024edcd4f6d0;  alias, 1 drivers
L_0000024edcd4f6d0 .functor MUXZ 32, L_0000024edcd4fdb0, L_0000024edcd4f8b0, L_0000024edcd4ee10, C4<>;
S_0000024edc65ea50 .scope module, "alu0" "unitALU" 6 21, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcc151c0 .functor XOR 1, L_0000024edcce1470, L_0000024edcce1330, C4<0>, C4<0>;
L_0000024edcc15770 .functor AND 1, L_0000024edcce16f0, L_0000024edcce1470, C4<1>, C4<1>;
L_0000024edcc15230 .functor OR 1, L_0000024edcce16f0, L_0000024edcce1470, C4<0>, C4<0>;
L_0000024edcc159a0 .functor BUFZ 1, L_0000024edcc15930, C4<0>, C4<0>, C4<0>;
L_0000024edcc15af0 .functor BUFZ 1, L_0000024edcd5e000, C4<0>, C4<0>, C4<0>;
v0000024edcc80ec0_0 .net "a", 0 0, L_0000024edcce16f0;  1 drivers
v0000024edcc81280_0 .net "b", 0 0, L_0000024edcce1470;  1 drivers
v0000024edcc81460_0 .net "cin", 0 0, L_0000024edcce1bf0;  1 drivers
v0000024edcc82540_0 .net "cout", 0 0, L_0000024edcc158c0;  1 drivers
v0000024edcc82220_0 .net "e0", 0 0, L_0000024edcc15770;  1 drivers
v0000024edcc80740_0 .net "e1", 0 0, L_0000024edcc15230;  1 drivers
v0000024edcc82400_0 .net "e2", 0 0, L_0000024edcc15930;  1 drivers
v0000024edcc82680_0 .net "e3", 0 0, L_0000024edcc15af0;  1 drivers
v0000024edcc81500_0 .net "inv", 0 0, L_0000024edcce1330;  1 drivers
v0000024edcc827c0_0 .net "less", 0 0, L_0000024edcd5e000;  alias, 1 drivers
v0000024edcc82860_0 .net "sel", 1 0, L_0000024edcce11f0;  1 drivers
v0000024edcc807e0_0 .net "set", 0 0, L_0000024edcc159a0;  1 drivers
v0000024edcc81780_0 .net "sum", 0 0, L_0000024edcce1fb0;  1 drivers
v0000024edcc80420_0 .net "xb", 0 0, L_0000024edcc151c0;  1 drivers
S_0000024edc65ebe0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edc65ea50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcc152a0 .functor XOR 1, L_0000024edcce16f0, L_0000024edcc151c0, C4<0>, C4<0>;
L_0000024edcc15310 .functor AND 1, L_0000024edcce16f0, L_0000024edcc151c0, C4<1>, C4<1>;
L_0000024edcc15380 .functor AND 1, L_0000024edcc152a0, L_0000024edcce1bf0, C4<1>, C4<1>;
L_0000024edcc158c0 .functor OR 1, L_0000024edcc15310, L_0000024edcc15380, C4<0>, C4<0>;
L_0000024edcc15930 .functor XOR 1, L_0000024edcc152a0, L_0000024edcce1bf0, C4<0>, C4<0>;
v0000024edcc81b40_0 .net "a", 0 0, L_0000024edcce16f0;  alias, 1 drivers
v0000024edcc80380_0 .net "b", 0 0, L_0000024edcc151c0;  alias, 1 drivers
v0000024edcc81a00_0 .net "c", 0 0, L_0000024edcce1bf0;  alias, 1 drivers
v0000024edcc81fa0_0 .net "cout", 0 0, L_0000024edcc158c0;  alias, 1 drivers
v0000024edcc81960_0 .net "e1", 0 0, L_0000024edcc152a0;  1 drivers
v0000024edcc81be0_0 .net "e2", 0 0, L_0000024edcc15310;  1 drivers
v0000024edcc824a0_0 .net "e3", 0 0, L_0000024edcc15380;  1 drivers
v0000024edcc810a0_0 .net "sum", 0 0, L_0000024edcc15930;  alias, 1 drivers
S_0000024edc656a80 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edc65ea50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc813c0_0 .net *"_ivl_1", 0 0, L_0000024edcce1d30;  1 drivers
v0000024edcc820e0_0 .net *"_ivl_3", 0 0, L_0000024edcce1dd0;  1 drivers
v0000024edcc806a0_0 .net *"_ivl_4", 0 0, L_0000024edcce2050;  1 drivers
v0000024edcc822c0_0 .net *"_ivl_7", 0 0, L_0000024edcce13d0;  1 drivers
v0000024edcc81000_0 .net *"_ivl_8", 0 0, L_0000024edcce1290;  1 drivers
v0000024edcc80ce0_0 .net "e0", 0 0, L_0000024edcc15770;  alias, 1 drivers
v0000024edcc82040_0 .net "e1", 0 0, L_0000024edcc15230;  alias, 1 drivers
v0000024edcc825e0_0 .net "e2", 0 0, L_0000024edcc15930;  alias, 1 drivers
v0000024edcc818c0_0 .net "e3", 0 0, L_0000024edcc15af0;  alias, 1 drivers
v0000024edcc81140_0 .net "op", 1 0, L_0000024edcce11f0;  alias, 1 drivers
v0000024edcc802e0_0 .net "out", 0 0, L_0000024edcce1fb0;  alias, 1 drivers
L_0000024edcce1d30 .part L_0000024edcce11f0, 1, 1;
L_0000024edcce1dd0 .part L_0000024edcce11f0, 0, 1;
L_0000024edcce2050 .functor MUXZ 1, L_0000024edcc15930, L_0000024edcc15af0, L_0000024edcce1dd0, C4<>;
L_0000024edcce13d0 .part L_0000024edcce11f0, 0, 1;
L_0000024edcce1290 .functor MUXZ 1, L_0000024edcc15770, L_0000024edcc15230, L_0000024edcce13d0, C4<>;
L_0000024edcce1fb0 .functor MUXZ 1, L_0000024edcce1290, L_0000024edcce2050, L_0000024edcce1d30, C4<>;
S_0000024edc656c10 .scope module, "alu1" "unitALU" 6 22, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcc140b0 .functor XOR 1, L_0000024edcce1e70, L_0000024edcce1b50, C4<0>, C4<0>;
L_0000024edcc14200 .functor AND 1, L_0000024edcce1970, L_0000024edcce1e70, C4<1>, C4<1>;
L_0000024edcc15e00 .functor OR 1, L_0000024edcce1970, L_0000024edcce1e70, C4<0>, C4<0>;
L_0000024edcc15d20 .functor BUFZ 1, L_0000024edcc15cb0, C4<0>, C4<0>, C4<0>;
L_0000024edcc15d90 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc81d20_0 .net "a", 0 0, L_0000024edcce1970;  1 drivers
v0000024edcc83940_0 .net "b", 0 0, L_0000024edcce1e70;  1 drivers
v0000024edcc84700_0 .net "cin", 0 0, L_0000024edcce1a10;  1 drivers
v0000024edcc831c0_0 .net "cout", 0 0, L_0000024edcc15b60;  1 drivers
v0000024edcc842a0_0 .net "e0", 0 0, L_0000024edcc14200;  1 drivers
v0000024edcc83f80_0 .net "e1", 0 0, L_0000024edcc15e00;  1 drivers
v0000024edcc82ae0_0 .net "e2", 0 0, L_0000024edcc15cb0;  1 drivers
v0000024edcc838a0_0 .net "e3", 0 0, L_0000024edcc15d90;  1 drivers
v0000024edcc82a40_0 .net "inv", 0 0, L_0000024edcce1b50;  1 drivers
v0000024edcc82b80_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc836c0_0 .net "sel", 1 0, L_0000024edcce1ab0;  1 drivers
v0000024edcc83760_0 .net "set", 0 0, L_0000024edcc15d20;  1 drivers
v0000024edcc83da0_0 .net "sum", 0 0, L_0000024edcce15b0;  1 drivers
v0000024edcc84840_0 .net "xb", 0 0, L_0000024edcc140b0;  1 drivers
S_0000024edc656da0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edc656c10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcc15c40 .functor XOR 1, L_0000024edcce1970, L_0000024edcc140b0, C4<0>, C4<0>;
L_0000024edcc15e70 .functor AND 1, L_0000024edcce1970, L_0000024edcc140b0, C4<1>, C4<1>;
L_0000024edcc15bd0 .functor AND 1, L_0000024edcc15c40, L_0000024edcce1a10, C4<1>, C4<1>;
L_0000024edcc15b60 .functor OR 1, L_0000024edcc15e70, L_0000024edcc15bd0, C4<0>, C4<0>;
L_0000024edcc15cb0 .functor XOR 1, L_0000024edcc15c40, L_0000024edcce1a10, C4<0>, C4<0>;
v0000024edcc801a0_0 .net "a", 0 0, L_0000024edcce1970;  alias, 1 drivers
v0000024edcc80240_0 .net "b", 0 0, L_0000024edcc140b0;  alias, 1 drivers
v0000024edcc804c0_0 .net "c", 0 0, L_0000024edcce1a10;  alias, 1 drivers
v0000024edcc80560_0 .net "cout", 0 0, L_0000024edcc15b60;  alias, 1 drivers
v0000024edcc81aa0_0 .net "e1", 0 0, L_0000024edcc15c40;  1 drivers
v0000024edcc80880_0 .net "e2", 0 0, L_0000024edcc15e70;  1 drivers
v0000024edcc80920_0 .net "e3", 0 0, L_0000024edcc15bd0;  1 drivers
v0000024edcc809c0_0 .net "sum", 0 0, L_0000024edcc15cb0;  alias, 1 drivers
S_0000024edcc6d480 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edc656c10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc80a60_0 .net *"_ivl_1", 0 0, L_0000024edcce1510;  1 drivers
v0000024edcc80b00_0 .net *"_ivl_3", 0 0, L_0000024edcce1790;  1 drivers
v0000024edcc80ba0_0 .net *"_ivl_4", 0 0, L_0000024edcce1650;  1 drivers
v0000024edcc80c40_0 .net *"_ivl_7", 0 0, L_0000024edcce1830;  1 drivers
v0000024edcc81320_0 .net *"_ivl_8", 0 0, L_0000024edcce18d0;  1 drivers
v0000024edcc81dc0_0 .net "e0", 0 0, L_0000024edcc14200;  alias, 1 drivers
v0000024edcc80d80_0 .net "e1", 0 0, L_0000024edcc15e00;  alias, 1 drivers
v0000024edcc80e20_0 .net "e2", 0 0, L_0000024edcc15cb0;  alias, 1 drivers
v0000024edcc815a0_0 .net "e3", 0 0, L_0000024edcc15d90;  alias, 1 drivers
v0000024edcc81640_0 .net "op", 1 0, L_0000024edcce1ab0;  alias, 1 drivers
v0000024edcc81820_0 .net "out", 0 0, L_0000024edcce15b0;  alias, 1 drivers
L_0000024edcce1510 .part L_0000024edcce1ab0, 1, 1;
L_0000024edcce1790 .part L_0000024edcce1ab0, 0, 1;
L_0000024edcce1650 .functor MUXZ 1, L_0000024edcc15cb0, L_0000024edcc15d90, L_0000024edcce1790, C4<>;
L_0000024edcce1830 .part L_0000024edcce1ab0, 0, 1;
L_0000024edcce18d0 .functor MUXZ 1, L_0000024edcc14200, L_0000024edcc15e00, L_0000024edcce1830, C4<>;
L_0000024edcce15b0 .functor MUXZ 1, L_0000024edcce18d0, L_0000024edcce1650, L_0000024edcce1510, C4<>;
S_0000024edcc6cb20 .scope module, "alu10" "unitALU" 6 31, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3ffc0 .functor XOR 1, L_0000024edcd458b0, L_0000024edcd44a50, C4<0>, C4<0>;
L_0000024edcd400a0 .functor AND 1, L_0000024edcd45810, L_0000024edcd458b0, C4<1>, C4<1>;
L_0000024edcd40110 .functor OR 1, L_0000024edcd45810, L_0000024edcd458b0, C4<0>, C4<0>;
L_0000024edcd3fbd0 .functor BUFZ 1, L_0000024edcd3fb60, C4<0>, C4<0>, C4<0>;
L_0000024edcd3d1d0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc84980_0 .net "a", 0 0, L_0000024edcd45810;  1 drivers
v0000024edcc84ac0_0 .net "b", 0 0, L_0000024edcd458b0;  1 drivers
v0000024edcc82d60_0 .net "cin", 0 0, L_0000024edcd45a90;  1 drivers
v0000024edcc83440_0 .net "cout", 0 0, L_0000024edcd3faf0;  1 drivers
v0000024edcc83c60_0 .net "e0", 0 0, L_0000024edcd400a0;  1 drivers
v0000024edcc83d00_0 .net "e1", 0 0, L_0000024edcd40110;  1 drivers
v0000024edcc84a20_0 .net "e2", 0 0, L_0000024edcd3fb60;  1 drivers
v0000024edcc83080_0 .net "e3", 0 0, L_0000024edcd3d1d0;  1 drivers
v0000024edcc84c00_0 .net "inv", 0 0, L_0000024edcd44a50;  1 drivers
v0000024edcc84ca0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc83120_0 .net "sel", 1 0, L_0000024edcd46f30;  1 drivers
v0000024edcc84de0_0 .net "set", 0 0, L_0000024edcd3fbd0;  1 drivers
v0000024edcc84200_0 .net "sum", 0 0, L_0000024edcd459f0;  1 drivers
v0000024edcc82900_0 .net "xb", 0 0, L_0000024edcd3ffc0;  1 drivers
S_0000024edcc6d610 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc6cb20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3fa10 .functor XOR 1, L_0000024edcd45810, L_0000024edcd3ffc0, C4<0>, C4<0>;
L_0000024edcd3fa80 .functor AND 1, L_0000024edcd45810, L_0000024edcd3ffc0, C4<1>, C4<1>;
L_0000024edcd40030 .functor AND 1, L_0000024edcd3fa10, L_0000024edcd45a90, C4<1>, C4<1>;
L_0000024edcd3faf0 .functor OR 1, L_0000024edcd3fa80, L_0000024edcd40030, C4<0>, C4<0>;
L_0000024edcd3fb60 .functor XOR 1, L_0000024edcd3fa10, L_0000024edcd45a90, C4<0>, C4<0>;
v0000024edcc82ea0_0 .net "a", 0 0, L_0000024edcd45810;  alias, 1 drivers
v0000024edcc84b60_0 .net "b", 0 0, L_0000024edcd3ffc0;  alias, 1 drivers
v0000024edcc83800_0 .net "c", 0 0, L_0000024edcd45a90;  alias, 1 drivers
v0000024edcc84d40_0 .net "cout", 0 0, L_0000024edcd3faf0;  alias, 1 drivers
v0000024edcc839e0_0 .net "e1", 0 0, L_0000024edcd3fa10;  1 drivers
v0000024edcc82f40_0 .net "e2", 0 0, L_0000024edcd3fa80;  1 drivers
v0000024edcc83620_0 .net "e3", 0 0, L_0000024edcd40030;  1 drivers
v0000024edcc82fe0_0 .net "sum", 0 0, L_0000024edcd3fb60;  alias, 1 drivers
S_0000024edcc6d2f0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc6cb20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc84020_0 .net *"_ivl_1", 0 0, L_0000024edcd46b70;  1 drivers
v0000024edcc84160_0 .net *"_ivl_3", 0 0, L_0000024edcd46df0;  1 drivers
v0000024edcc83a80_0 .net *"_ivl_4", 0 0, L_0000024edcd453b0;  1 drivers
v0000024edcc847a0_0 .net *"_ivl_7", 0 0, L_0000024edcd46030;  1 drivers
v0000024edcc83b20_0 .net *"_ivl_8", 0 0, L_0000024edcd44ff0;  1 drivers
v0000024edcc83ee0_0 .net "e0", 0 0, L_0000024edcd400a0;  alias, 1 drivers
v0000024edcc83bc0_0 .net "e1", 0 0, L_0000024edcd40110;  alias, 1 drivers
v0000024edcc84e80_0 .net "e2", 0 0, L_0000024edcd3fb60;  alias, 1 drivers
v0000024edcc83260_0 .net "e3", 0 0, L_0000024edcd3d1d0;  alias, 1 drivers
v0000024edcc833a0_0 .net "op", 1 0, L_0000024edcd46f30;  alias, 1 drivers
v0000024edcc848e0_0 .net "out", 0 0, L_0000024edcd459f0;  alias, 1 drivers
L_0000024edcd46b70 .part L_0000024edcd46f30, 1, 1;
L_0000024edcd46df0 .part L_0000024edcd46f30, 0, 1;
L_0000024edcd453b0 .functor MUXZ 1, L_0000024edcd3fb60, L_0000024edcd3d1d0, L_0000024edcd46df0, C4<>;
L_0000024edcd46030 .part L_0000024edcd46f30, 0, 1;
L_0000024edcd44ff0 .functor MUXZ 1, L_0000024edcd400a0, L_0000024edcd40110, L_0000024edcd46030, C4<>;
L_0000024edcd459f0 .functor MUXZ 1, L_0000024edcd44ff0, L_0000024edcd453b0, L_0000024edcd46b70, C4<>;
S_0000024edcc6c800 .scope module, "alu11" "unitALU" 6 32, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3cf30 .functor XOR 1, L_0000024edcd45bd0, L_0000024edcd45270, C4<0>, C4<0>;
L_0000024edcd3da20 .functor AND 1, L_0000024edcd46e90, L_0000024edcd45bd0, C4<1>, C4<1>;
L_0000024edcd3db70 .functor OR 1, L_0000024edcd46e90, L_0000024edcd45bd0, C4<0>, C4<0>;
L_0000024edcd3d320 .functor BUFZ 1, L_0000024edcd3c590, C4<0>, C4<0>, C4<0>;
L_0000024edcd3d780 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc87400_0 .net "a", 0 0, L_0000024edcd46e90;  1 drivers
v0000024edcc874a0_0 .net "b", 0 0, L_0000024edcd45bd0;  1 drivers
v0000024edcc87540_0 .net "cin", 0 0, L_0000024edcd451d0;  1 drivers
v0000024edcc86280_0 .net "cout", 0 0, L_0000024edcd3dbe0;  1 drivers
v0000024edcc872c0_0 .net "e0", 0 0, L_0000024edcd3da20;  1 drivers
v0000024edcc870e0_0 .net "e1", 0 0, L_0000024edcd3db70;  1 drivers
v0000024edcc86f00_0 .net "e2", 0 0, L_0000024edcd3c590;  1 drivers
v0000024edcc87180_0 .net "e3", 0 0, L_0000024edcd3d780;  1 drivers
v0000024edcc85f60_0 .net "inv", 0 0, L_0000024edcd45270;  1 drivers
v0000024edcc866e0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc86140_0 .net "sel", 1 0, L_0000024edcd44b90;  1 drivers
v0000024edcc85920_0 .net "set", 0 0, L_0000024edcd3d320;  1 drivers
v0000024edcc85ec0_0 .net "sum", 0 0, L_0000024edcd45630;  1 drivers
v0000024edcc85ba0_0 .net "xb", 0 0, L_0000024edcd3cf30;  1 drivers
S_0000024edcc6c990 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc6c800;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3d160 .functor XOR 1, L_0000024edcd46e90, L_0000024edcd3cf30, C4<0>, C4<0>;
L_0000024edcd3db00 .functor AND 1, L_0000024edcd46e90, L_0000024edcd3cf30, C4<1>, C4<1>;
L_0000024edcd3cc20 .functor AND 1, L_0000024edcd3d160, L_0000024edcd451d0, C4<1>, C4<1>;
L_0000024edcd3dbe0 .functor OR 1, L_0000024edcd3db00, L_0000024edcd3cc20, C4<0>, C4<0>;
L_0000024edcd3c590 .functor XOR 1, L_0000024edcd3d160, L_0000024edcd451d0, C4<0>, C4<0>;
v0000024edcc834e0_0 .net "a", 0 0, L_0000024edcd46e90;  alias, 1 drivers
v0000024edcc84f20_0 .net "b", 0 0, L_0000024edcd3cf30;  alias, 1 drivers
v0000024edcc83e40_0 .net "c", 0 0, L_0000024edcd451d0;  alias, 1 drivers
v0000024edcc84fc0_0 .net "cout", 0 0, L_0000024edcd3dbe0;  alias, 1 drivers
v0000024edcc85060_0 .net "e1", 0 0, L_0000024edcd3d160;  1 drivers
v0000024edcc840c0_0 .net "e2", 0 0, L_0000024edcd3db00;  1 drivers
v0000024edcc82e00_0 .net "e3", 0 0, L_0000024edcd3cc20;  1 drivers
v0000024edcc829a0_0 .net "sum", 0 0, L_0000024edcd3c590;  alias, 1 drivers
S_0000024edcc6cfd0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc6c800;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc82c20_0 .net *"_ivl_1", 0 0, L_0000024edcd44af0;  1 drivers
v0000024edcc83580_0 .net *"_ivl_3", 0 0, L_0000024edcd46670;  1 drivers
v0000024edcc843e0_0 .net *"_ivl_4", 0 0, L_0000024edcd45b30;  1 drivers
v0000024edcc82cc0_0 .net *"_ivl_7", 0 0, L_0000024edcd46990;  1 drivers
v0000024edcc84480_0 .net *"_ivl_8", 0 0, L_0000024edcd46a30;  1 drivers
v0000024edcc84520_0 .net "e0", 0 0, L_0000024edcd3da20;  alias, 1 drivers
v0000024edcc83300_0 .net "e1", 0 0, L_0000024edcd3db70;  alias, 1 drivers
v0000024edcc845c0_0 .net "e2", 0 0, L_0000024edcd3c590;  alias, 1 drivers
v0000024edcc861e0_0 .net "e3", 0 0, L_0000024edcd3d780;  alias, 1 drivers
v0000024edcc85d80_0 .net "op", 1 0, L_0000024edcd44b90;  alias, 1 drivers
v0000024edcc85740_0 .net "out", 0 0, L_0000024edcd45630;  alias, 1 drivers
L_0000024edcd44af0 .part L_0000024edcd44b90, 1, 1;
L_0000024edcd46670 .part L_0000024edcd44b90, 0, 1;
L_0000024edcd45b30 .functor MUXZ 1, L_0000024edcd3c590, L_0000024edcd3d780, L_0000024edcd46670, C4<>;
L_0000024edcd46990 .part L_0000024edcd44b90, 0, 1;
L_0000024edcd46a30 .functor MUXZ 1, L_0000024edcd3da20, L_0000024edcd3db70, L_0000024edcd46990, C4<>;
L_0000024edcd45630 .functor MUXZ 1, L_0000024edcd46a30, L_0000024edcd45b30, L_0000024edcd44af0, C4<>;
S_0000024edcc6ccb0 .scope module, "alu12" "unitALU" 6 33, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3d390 .functor XOR 1, L_0000024edcd45590, L_0000024edcd456d0, C4<0>, C4<0>;
L_0000024edcd3cd00 .functor AND 1, L_0000024edcd454f0, L_0000024edcd45590, C4<1>, C4<1>;
L_0000024edcd3c4b0 .functor OR 1, L_0000024edcd454f0, L_0000024edcd45590, C4<0>, C4<0>;
L_0000024edcd3d8d0 .functor BUFZ 1, L_0000024edcd3c280, C4<0>, C4<0>, C4<0>;
L_0000024edcd3c440 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc85ce0_0 .net "a", 0 0, L_0000024edcd454f0;  1 drivers
v0000024edcc87040_0 .net "b", 0 0, L_0000024edcd45590;  1 drivers
v0000024edcc87860_0 .net "cin", 0 0, L_0000024edcd460d0;  1 drivers
v0000024edcc85e20_0 .net "cout", 0 0, L_0000024edcd3d470;  1 drivers
v0000024edcc85420_0 .net "e0", 0 0, L_0000024edcd3cd00;  1 drivers
v0000024edcc86500_0 .net "e1", 0 0, L_0000024edcd3c4b0;  1 drivers
v0000024edcc85100_0 .net "e2", 0 0, L_0000024edcd3c280;  1 drivers
v0000024edcc86960_0 .net "e3", 0 0, L_0000024edcd3c440;  1 drivers
v0000024edcc851a0_0 .net "inv", 0 0, L_0000024edcd456d0;  1 drivers
v0000024edcc85240_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc852e0_0 .net "sel", 1 0, L_0000024edcd46490;  1 drivers
v0000024edcc865a0_0 .net "set", 0 0, L_0000024edcd3d8d0;  1 drivers
v0000024edcc86640_0 .net "sum", 0 0, L_0000024edcd45450;  1 drivers
v0000024edcc86dc0_0 .net "xb", 0 0, L_0000024edcd3d390;  1 drivers
S_0000024edcc6ce40 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc6ccb0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3dcc0 .functor XOR 1, L_0000024edcd454f0, L_0000024edcd3d390, C4<0>, C4<0>;
L_0000024edcd3c3d0 .functor AND 1, L_0000024edcd454f0, L_0000024edcd3d390, C4<1>, C4<1>;
L_0000024edcd3c830 .functor AND 1, L_0000024edcd3dcc0, L_0000024edcd460d0, C4<1>, C4<1>;
L_0000024edcd3d470 .functor OR 1, L_0000024edcd3c3d0, L_0000024edcd3c830, C4<0>, C4<0>;
L_0000024edcd3c280 .functor XOR 1, L_0000024edcd3dcc0, L_0000024edcd460d0, C4<0>, C4<0>;
v0000024edcc85c40_0 .net "a", 0 0, L_0000024edcd454f0;  alias, 1 drivers
v0000024edcc86320_0 .net "b", 0 0, L_0000024edcd3d390;  alias, 1 drivers
v0000024edcc86c80_0 .net "c", 0 0, L_0000024edcd460d0;  alias, 1 drivers
v0000024edcc857e0_0 .net "cout", 0 0, L_0000024edcd3d470;  alias, 1 drivers
v0000024edcc87220_0 .net "e1", 0 0, L_0000024edcd3dcc0;  1 drivers
v0000024edcc875e0_0 .net "e2", 0 0, L_0000024edcd3c3d0;  1 drivers
v0000024edcc856a0_0 .net "e3", 0 0, L_0000024edcd3c830;  1 drivers
v0000024edcc863c0_0 .net "sum", 0 0, L_0000024edcd3c280;  alias, 1 drivers
S_0000024edcc6d160 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc6ccb0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc860a0_0 .net *"_ivl_1", 0 0, L_0000024edcd45c70;  1 drivers
v0000024edcc87680_0 .net *"_ivl_3", 0 0, L_0000024edcd45db0;  1 drivers
v0000024edcc86e60_0 .net *"_ivl_4", 0 0, L_0000024edcd46c10;  1 drivers
v0000024edcc85380_0 .net *"_ivl_7", 0 0, L_0000024edcd44c30;  1 drivers
v0000024edcc86000_0 .net *"_ivl_8", 0 0, L_0000024edcd45ef0;  1 drivers
v0000024edcc87720_0 .net "e0", 0 0, L_0000024edcd3cd00;  alias, 1 drivers
v0000024edcc85b00_0 .net "e1", 0 0, L_0000024edcd3c4b0;  alias, 1 drivers
v0000024edcc877c0_0 .net "e2", 0 0, L_0000024edcd3c280;  alias, 1 drivers
v0000024edcc86fa0_0 .net "e3", 0 0, L_0000024edcd3c440;  alias, 1 drivers
v0000024edcc86780_0 .net "op", 1 0, L_0000024edcd46490;  alias, 1 drivers
v0000024edcc86460_0 .net "out", 0 0, L_0000024edcd45450;  alias, 1 drivers
L_0000024edcd45c70 .part L_0000024edcd46490, 1, 1;
L_0000024edcd45db0 .part L_0000024edcd46490, 0, 1;
L_0000024edcd46c10 .functor MUXZ 1, L_0000024edcd3c280, L_0000024edcd3c440, L_0000024edcd45db0, C4<>;
L_0000024edcd44c30 .part L_0000024edcd46490, 0, 1;
L_0000024edcd45ef0 .functor MUXZ 1, L_0000024edcd3cd00, L_0000024edcd3c4b0, L_0000024edcd44c30, C4<>;
L_0000024edcd45450 .functor MUXZ 1, L_0000024edcd45ef0, L_0000024edcd46c10, L_0000024edcd45c70, C4<>;
S_0000024edcc88bf0 .scope module, "alu13" "unitALU" 6 34, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3cc90 .functor XOR 1, L_0000024edcd46cb0, L_0000024edcd472f0, C4<0>, C4<0>;
L_0000024edcd3d240 .functor AND 1, L_0000024edcd46710, L_0000024edcd46cb0, C4<1>, C4<1>;
L_0000024edcd3c670 .functor OR 1, L_0000024edcd46710, L_0000024edcd46cb0, C4<0>, C4<0>;
L_0000024edcd3cd70 .functor BUFZ 1, L_0000024edcd3dda0, C4<0>, C4<0>, C4<0>;
L_0000024edcd3cb40 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc87a40_0 .net "a", 0 0, L_0000024edcd46710;  1 drivers
v0000024edcc87b80_0 .net "b", 0 0, L_0000024edcd46cb0;  1 drivers
v0000024edcc87c20_0 .net "cin", 0 0, L_0000024edcd47390;  1 drivers
v0000024edcc87ae0_0 .net "cout", 0 0, L_0000024edcd3d2b0;  1 drivers
v0000024edcc87cc0_0 .net "e0", 0 0, L_0000024edcd3d240;  1 drivers
v0000024edcc8efe0_0 .net "e1", 0 0, L_0000024edcd3c670;  1 drivers
v0000024edcc8cec0_0 .net "e2", 0 0, L_0000024edcd3dda0;  1 drivers
v0000024edcc8dfa0_0 .net "e3", 0 0, L_0000024edcd3cb40;  1 drivers
v0000024edcc8cba0_0 .net "inv", 0 0, L_0000024edcd472f0;  1 drivers
v0000024edcc8d780_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc8ed60_0 .net "sel", 1 0, L_0000024edcd47e30;  1 drivers
v0000024edcc8da00_0 .net "set", 0 0, L_0000024edcd3cd70;  1 drivers
v0000024edcc8cf60_0 .net "sum", 0 0, L_0000024edcd465d0;  1 drivers
v0000024edcc8d640_0 .net "xb", 0 0, L_0000024edcd3cc90;  1 drivers
S_0000024edcc88100 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc88bf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3c6e0 .functor XOR 1, L_0000024edcd46710, L_0000024edcd3cc90, C4<0>, C4<0>;
L_0000024edcd3c7c0 .functor AND 1, L_0000024edcd46710, L_0000024edcd3cc90, C4<1>, C4<1>;
L_0000024edcd3d7f0 .functor AND 1, L_0000024edcd3c6e0, L_0000024edcd47390, C4<1>, C4<1>;
L_0000024edcd3d2b0 .functor OR 1, L_0000024edcd3c7c0, L_0000024edcd3d7f0, C4<0>, C4<0>;
L_0000024edcd3dda0 .functor XOR 1, L_0000024edcd3c6e0, L_0000024edcd47390, C4<0>, C4<0>;
v0000024edcc859c0_0 .net "a", 0 0, L_0000024edcd46710;  alias, 1 drivers
v0000024edcc86820_0 .net "b", 0 0, L_0000024edcd3cc90;  alias, 1 drivers
v0000024edcc868c0_0 .net "c", 0 0, L_0000024edcd47390;  alias, 1 drivers
v0000024edcc86a00_0 .net "cout", 0 0, L_0000024edcd3d2b0;  alias, 1 drivers
v0000024edcc85600_0 .net "e1", 0 0, L_0000024edcd3c6e0;  1 drivers
v0000024edcc86aa0_0 .net "e2", 0 0, L_0000024edcd3c7c0;  1 drivers
v0000024edcc86b40_0 .net "e3", 0 0, L_0000024edcd3d7f0;  1 drivers
v0000024edcc85560_0 .net "sum", 0 0, L_0000024edcd3dda0;  alias, 1 drivers
S_0000024edcc88420 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc88bf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc85880_0 .net *"_ivl_1", 0 0, L_0000024edcd45f90;  1 drivers
v0000024edcc85a60_0 .net *"_ivl_3", 0 0, L_0000024edcd46170;  1 drivers
v0000024edcc86be0_0 .net *"_ivl_4", 0 0, L_0000024edcd46210;  1 drivers
v0000024edcc86d20_0 .net *"_ivl_7", 0 0, L_0000024edcd46350;  1 drivers
v0000024edcc87d60_0 .net *"_ivl_8", 0 0, L_0000024edcd46530;  1 drivers
v0000024edcc87e00_0 .net "e0", 0 0, L_0000024edcd3d240;  alias, 1 drivers
v0000024edcc879a0_0 .net "e1", 0 0, L_0000024edcd3c670;  alias, 1 drivers
v0000024edcc87fe0_0 .net "e2", 0 0, L_0000024edcd3dda0;  alias, 1 drivers
v0000024edcc87ea0_0 .net "e3", 0 0, L_0000024edcd3cb40;  alias, 1 drivers
v0000024edcc87f40_0 .net "op", 1 0, L_0000024edcd47e30;  alias, 1 drivers
v0000024edcc87900_0 .net "out", 0 0, L_0000024edcd465d0;  alias, 1 drivers
L_0000024edcd45f90 .part L_0000024edcd47e30, 1, 1;
L_0000024edcd46170 .part L_0000024edcd47e30, 0, 1;
L_0000024edcd46210 .functor MUXZ 1, L_0000024edcd3dda0, L_0000024edcd3cb40, L_0000024edcd46170, C4<>;
L_0000024edcd46350 .part L_0000024edcd47e30, 0, 1;
L_0000024edcd46530 .functor MUXZ 1, L_0000024edcd3d240, L_0000024edcd3c670, L_0000024edcd46350, C4<>;
L_0000024edcd465d0 .functor MUXZ 1, L_0000024edcd46530, L_0000024edcd46210, L_0000024edcd45f90, C4<>;
S_0000024edcc88f10 .scope module, "alu14" "unitALU" 6 35, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3ca60 .functor XOR 1, L_0000024edcd49690, L_0000024edcd49410, C4<0>, C4<0>;
L_0000024edcd3d860 .functor AND 1, L_0000024edcd48330, L_0000024edcd49690, C4<1>, C4<1>;
L_0000024edcd3dc50 .functor OR 1, L_0000024edcd48330, L_0000024edcd49690, C4<0>, C4<0>;
L_0000024edcd3dd30 .functor BUFZ 1, L_0000024edcd3da90, C4<0>, C4<0>, C4<0>;
L_0000024edcd3c600 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc8e540_0 .net "a", 0 0, L_0000024edcd48330;  1 drivers
v0000024edcc8d960_0 .net "b", 0 0, L_0000024edcd49690;  1 drivers
v0000024edcc8daa0_0 .net "cin", 0 0, L_0000024edcd48ab0;  1 drivers
v0000024edcc8ef40_0 .net "cout", 0 0, L_0000024edcd3c750;  1 drivers
v0000024edcc8e7c0_0 .net "e0", 0 0, L_0000024edcd3d860;  1 drivers
v0000024edcc8ce20_0 .net "e1", 0 0, L_0000024edcd3dc50;  1 drivers
v0000024edcc8eb80_0 .net "e2", 0 0, L_0000024edcd3da90;  1 drivers
v0000024edcc8d820_0 .net "e3", 0 0, L_0000024edcd3c600;  1 drivers
v0000024edcc8e900_0 .net "inv", 0 0, L_0000024edcd49410;  1 drivers
v0000024edcc8dbe0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc8d320_0 .net "sel", 1 0, L_0000024edcd47570;  1 drivers
v0000024edcc8dc80_0 .net "set", 0 0, L_0000024edcd3dd30;  1 drivers
v0000024edcc8f080_0 .net "sum", 0 0, L_0000024edcd47430;  1 drivers
v0000024edcc8df00_0 .net "xb", 0 0, L_0000024edcd3ca60;  1 drivers
S_0000024edcc890a0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc88f10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3cde0 .functor XOR 1, L_0000024edcd48330, L_0000024edcd3ca60, C4<0>, C4<0>;
L_0000024edcd3d940 .functor AND 1, L_0000024edcd48330, L_0000024edcd3ca60, C4<1>, C4<1>;
L_0000024edcd3d9b0 .functor AND 1, L_0000024edcd3cde0, L_0000024edcd48ab0, C4<1>, C4<1>;
L_0000024edcd3c750 .functor OR 1, L_0000024edcd3d940, L_0000024edcd3d9b0, C4<0>, C4<0>;
L_0000024edcd3da90 .functor XOR 1, L_0000024edcd3cde0, L_0000024edcd48ab0, C4<0>, C4<0>;
v0000024edcc8c9c0_0 .net "a", 0 0, L_0000024edcd48330;  alias, 1 drivers
v0000024edcc8ecc0_0 .net "b", 0 0, L_0000024edcd3ca60;  alias, 1 drivers
v0000024edcc8e720_0 .net "c", 0 0, L_0000024edcd48ab0;  alias, 1 drivers
v0000024edcc8d6e0_0 .net "cout", 0 0, L_0000024edcd3c750;  alias, 1 drivers
v0000024edcc8d500_0 .net "e1", 0 0, L_0000024edcd3cde0;  1 drivers
v0000024edcc8e9a0_0 .net "e2", 0 0, L_0000024edcd3d940;  1 drivers
v0000024edcc8d8c0_0 .net "e3", 0 0, L_0000024edcd3d9b0;  1 drivers
v0000024edcc8d140_0 .net "sum", 0 0, L_0000024edcd3da90;  alias, 1 drivers
S_0000024edcc88a60 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc88f10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc8ee00_0 .net *"_ivl_1", 0 0, L_0000024edcd474d0;  1 drivers
v0000024edcc8e680_0 .net *"_ivl_3", 0 0, L_0000024edcd499b0;  1 drivers
v0000024edcc8e0e0_0 .net *"_ivl_4", 0 0, L_0000024edcd48290;  1 drivers
v0000024edcc8d3c0_0 .net *"_ivl_7", 0 0, L_0000024edcd47f70;  1 drivers
v0000024edcc8db40_0 .net *"_ivl_8", 0 0, L_0000024edcd48010;  1 drivers
v0000024edcc8e860_0 .net "e0", 0 0, L_0000024edcd3d860;  alias, 1 drivers
v0000024edcc8d000_0 .net "e1", 0 0, L_0000024edcd3dc50;  alias, 1 drivers
v0000024edcc8ea40_0 .net "e2", 0 0, L_0000024edcd3da90;  alias, 1 drivers
v0000024edcc8cd80_0 .net "e3", 0 0, L_0000024edcd3c600;  alias, 1 drivers
v0000024edcc8d0a0_0 .net "op", 1 0, L_0000024edcd47570;  alias, 1 drivers
v0000024edcc8eae0_0 .net "out", 0 0, L_0000024edcd47430;  alias, 1 drivers
L_0000024edcd474d0 .part L_0000024edcd47570, 1, 1;
L_0000024edcd499b0 .part L_0000024edcd47570, 0, 1;
L_0000024edcd48290 .functor MUXZ 1, L_0000024edcd3da90, L_0000024edcd3c600, L_0000024edcd499b0, C4<>;
L_0000024edcd47f70 .part L_0000024edcd47570, 0, 1;
L_0000024edcd48010 .functor MUXZ 1, L_0000024edcd3d860, L_0000024edcd3dc50, L_0000024edcd47f70, C4<>;
L_0000024edcd47430 .functor MUXZ 1, L_0000024edcd48010, L_0000024edcd48290, L_0000024edcd474d0, C4<>;
S_0000024edcc88d80 .scope module, "alu15" "unitALU" 6 36, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3c210 .functor XOR 1, L_0000024edcd48c90, L_0000024edcd494b0, C4<0>, C4<0>;
L_0000024edcd3cbb0 .functor AND 1, L_0000024edcd488d0, L_0000024edcd48c90, C4<1>, C4<1>;
L_0000024edcd3c2f0 .functor OR 1, L_0000024edcd488d0, L_0000024edcd48c90, C4<0>, C4<0>;
L_0000024edcd3d400 .functor BUFZ 1, L_0000024edcd3c910, C4<0>, C4<0>, C4<0>;
L_0000024edcd3c980 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc8e5e0_0 .net "a", 0 0, L_0000024edcd488d0;  1 drivers
v0000024edcc90e80_0 .net "b", 0 0, L_0000024edcd48c90;  1 drivers
v0000024edcc91420_0 .net "cin", 0 0, L_0000024edcd48dd0;  1 drivers
v0000024edcc90340_0 .net "cout", 0 0, L_0000024edcd3d6a0;  1 drivers
v0000024edcc8f3a0_0 .net "e0", 0 0, L_0000024edcd3cbb0;  1 drivers
v0000024edcc8ff80_0 .net "e1", 0 0, L_0000024edcd3c2f0;  1 drivers
v0000024edcc912e0_0 .net "e2", 0 0, L_0000024edcd3c910;  1 drivers
v0000024edcc8f260_0 .net "e3", 0 0, L_0000024edcd3c980;  1 drivers
v0000024edcc90660_0 .net "inv", 0 0, L_0000024edcd494b0;  1 drivers
v0000024edcc8f940_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc8f300_0 .net "sel", 1 0, L_0000024edcd47610;  1 drivers
v0000024edcc907a0_0 .net "set", 0 0, L_0000024edcd3d400;  1 drivers
v0000024edcc8fda0_0 .net "sum", 0 0, L_0000024edcd481f0;  1 drivers
v0000024edcc8f9e0_0 .net "xb", 0 0, L_0000024edcd3c210;  1 drivers
S_0000024edcc89d20 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc88d80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3c8a0 .functor XOR 1, L_0000024edcd488d0, L_0000024edcd3c210, C4<0>, C4<0>;
L_0000024edcd3c360 .functor AND 1, L_0000024edcd488d0, L_0000024edcd3c210, C4<1>, C4<1>;
L_0000024edcd3c520 .functor AND 1, L_0000024edcd3c8a0, L_0000024edcd48dd0, C4<1>, C4<1>;
L_0000024edcd3d6a0 .functor OR 1, L_0000024edcd3c360, L_0000024edcd3c520, C4<0>, C4<0>;
L_0000024edcd3c910 .functor XOR 1, L_0000024edcd3c8a0, L_0000024edcd48dd0, C4<0>, C4<0>;
v0000024edcc8cc40_0 .net "a", 0 0, L_0000024edcd488d0;  alias, 1 drivers
v0000024edcc8e220_0 .net "b", 0 0, L_0000024edcd3c210;  alias, 1 drivers
v0000024edcc8eea0_0 .net "c", 0 0, L_0000024edcd48dd0;  alias, 1 drivers
v0000024edcc8c920_0 .net "cout", 0 0, L_0000024edcd3d6a0;  alias, 1 drivers
v0000024edcc8e360_0 .net "e1", 0 0, L_0000024edcd3c8a0;  1 drivers
v0000024edcc8ca60_0 .net "e2", 0 0, L_0000024edcd3c360;  1 drivers
v0000024edcc8cb00_0 .net "e3", 0 0, L_0000024edcd3c520;  1 drivers
v0000024edcc8dd20_0 .net "sum", 0 0, L_0000024edcd3c910;  alias, 1 drivers
S_0000024edcc89eb0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc88d80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc8cce0_0 .net *"_ivl_1", 0 0, L_0000024edcd480b0;  1 drivers
v0000024edcc8ddc0_0 .net *"_ivl_3", 0 0, L_0000024edcd47750;  1 drivers
v0000024edcc8d1e0_0 .net *"_ivl_4", 0 0, L_0000024edcd48f10;  1 drivers
v0000024edcc8d280_0 .net *"_ivl_7", 0 0, L_0000024edcd49910;  1 drivers
v0000024edcc8d5a0_0 .net *"_ivl_8", 0 0, L_0000024edcd49050;  1 drivers
v0000024edcc8d460_0 .net "e0", 0 0, L_0000024edcd3cbb0;  alias, 1 drivers
v0000024edcc8e180_0 .net "e1", 0 0, L_0000024edcd3c2f0;  alias, 1 drivers
v0000024edcc8de60_0 .net "e2", 0 0, L_0000024edcd3c910;  alias, 1 drivers
v0000024edcc8e2c0_0 .net "e3", 0 0, L_0000024edcd3c980;  alias, 1 drivers
v0000024edcc8e400_0 .net "op", 1 0, L_0000024edcd47610;  alias, 1 drivers
v0000024edcc8e4a0_0 .net "out", 0 0, L_0000024edcd481f0;  alias, 1 drivers
L_0000024edcd480b0 .part L_0000024edcd47610, 1, 1;
L_0000024edcd47750 .part L_0000024edcd47610, 0, 1;
L_0000024edcd48f10 .functor MUXZ 1, L_0000024edcd3c910, L_0000024edcd3c980, L_0000024edcd47750, C4<>;
L_0000024edcd49910 .part L_0000024edcd47610, 0, 1;
L_0000024edcd49050 .functor MUXZ 1, L_0000024edcd3cbb0, L_0000024edcd3c2f0, L_0000024edcd49910, C4<>;
L_0000024edcd481f0 .functor MUXZ 1, L_0000024edcd49050, L_0000024edcd48f10, L_0000024edcd480b0, C4<>;
S_0000024edcc89870 .scope module, "alu16" "unitALU" 6 37, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3ce50 .functor XOR 1, L_0000024edcd490f0, L_0000024edcd48fb0, C4<0>, C4<0>;
L_0000024edcd3c9f0 .functor AND 1, L_0000024edcd49550, L_0000024edcd490f0, C4<1>, C4<1>;
L_0000024edcd3cad0 .functor OR 1, L_0000024edcd49550, L_0000024edcd490f0, C4<0>, C4<0>;
L_0000024edcd3d010 .functor BUFZ 1, L_0000024edcd3d550, C4<0>, C4<0>, C4<0>;
L_0000024edcd3d5c0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc8fd00_0 .net "a", 0 0, L_0000024edcd49550;  1 drivers
v0000024edcc911a0_0 .net "b", 0 0, L_0000024edcd490f0;  1 drivers
v0000024edcc916a0_0 .net "cin", 0 0, L_0000024edcd47250;  1 drivers
v0000024edcc900c0_0 .net "cout", 0 0, L_0000024edcd3d710;  1 drivers
v0000024edcc90160_0 .net "e0", 0 0, L_0000024edcd3c9f0;  1 drivers
v0000024edcc91100_0 .net "e1", 0 0, L_0000024edcd3cad0;  1 drivers
v0000024edcc91240_0 .net "e2", 0 0, L_0000024edcd3d550;  1 drivers
v0000024edcc91600_0 .net "e3", 0 0, L_0000024edcd3d5c0;  1 drivers
v0000024edcc91740_0 .net "inv", 0 0, L_0000024edcd48fb0;  1 drivers
v0000024edcc91380_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc90fc0_0 .net "sel", 1 0, L_0000024edcd476b0;  1 drivers
v0000024edcc8f120_0 .net "set", 0 0, L_0000024edcd3d010;  1 drivers
v0000024edcc8f580_0 .net "sum", 0 0, L_0000024edcd477f0;  1 drivers
v0000024edcc90b60_0 .net "xb", 0 0, L_0000024edcd3ce50;  1 drivers
S_0000024edcc89230 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc89870;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3cec0 .functor XOR 1, L_0000024edcd49550, L_0000024edcd3ce50, C4<0>, C4<0>;
L_0000024edcd3d4e0 .functor AND 1, L_0000024edcd49550, L_0000024edcd3ce50, C4<1>, C4<1>;
L_0000024edcd3cfa0 .functor AND 1, L_0000024edcd3cec0, L_0000024edcd47250, C4<1>, C4<1>;
L_0000024edcd3d710 .functor OR 1, L_0000024edcd3d4e0, L_0000024edcd3cfa0, C4<0>, C4<0>;
L_0000024edcd3d550 .functor XOR 1, L_0000024edcd3cec0, L_0000024edcd47250, C4<0>, C4<0>;
v0000024edcc905c0_0 .net "a", 0 0, L_0000024edcd49550;  alias, 1 drivers
v0000024edcc90840_0 .net "b", 0 0, L_0000024edcd3ce50;  alias, 1 drivers
v0000024edcc91060_0 .net "c", 0 0, L_0000024edcd47250;  alias, 1 drivers
v0000024edcc8f760_0 .net "cout", 0 0, L_0000024edcd3d710;  alias, 1 drivers
v0000024edcc90f20_0 .net "e1", 0 0, L_0000024edcd3cec0;  1 drivers
v0000024edcc8fa80_0 .net "e2", 0 0, L_0000024edcd3d4e0;  1 drivers
v0000024edcc8fbc0_0 .net "e3", 0 0, L_0000024edcd3cfa0;  1 drivers
v0000024edcc917e0_0 .net "sum", 0 0, L_0000024edcd3d550;  alias, 1 drivers
S_0000024edcc88290 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc89870;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc91880_0 .net *"_ivl_1", 0 0, L_0000024edcd48970;  1 drivers
v0000024edcc90200_0 .net *"_ivl_3", 0 0, L_0000024edcd483d0;  1 drivers
v0000024edcc8fe40_0 .net *"_ivl_4", 0 0, L_0000024edcd48bf0;  1 drivers
v0000024edcc8fee0_0 .net *"_ivl_7", 0 0, L_0000024edcd48830;  1 drivers
v0000024edcc8fc60_0 .net *"_ivl_8", 0 0, L_0000024edcd47890;  1 drivers
v0000024edcc914c0_0 .net "e0", 0 0, L_0000024edcd3c9f0;  alias, 1 drivers
v0000024edcc90700_0 .net "e1", 0 0, L_0000024edcd3cad0;  alias, 1 drivers
v0000024edcc908e0_0 .net "e2", 0 0, L_0000024edcd3d550;  alias, 1 drivers
v0000024edcc91560_0 .net "e3", 0 0, L_0000024edcd3d5c0;  alias, 1 drivers
v0000024edcc902a0_0 .net "op", 1 0, L_0000024edcd476b0;  alias, 1 drivers
v0000024edcc90020_0 .net "out", 0 0, L_0000024edcd477f0;  alias, 1 drivers
L_0000024edcd48970 .part L_0000024edcd476b0, 1, 1;
L_0000024edcd483d0 .part L_0000024edcd476b0, 0, 1;
L_0000024edcd48bf0 .functor MUXZ 1, L_0000024edcd3d550, L_0000024edcd3d5c0, L_0000024edcd483d0, C4<>;
L_0000024edcd48830 .part L_0000024edcd476b0, 0, 1;
L_0000024edcd47890 .functor MUXZ 1, L_0000024edcd3c9f0, L_0000024edcd3cad0, L_0000024edcd48830, C4<>;
L_0000024edcd477f0 .functor MUXZ 1, L_0000024edcd47890, L_0000024edcd48bf0, L_0000024edcd48970, C4<>;
S_0000024edcc885b0 .scope module, "alu17" "unitALU" 6 38, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3d080 .functor XOR 1, L_0000024edcd497d0, L_0000024edcd47bb0, C4<0>, C4<0>;
L_0000024edcd3d0f0 .functor AND 1, L_0000024edcd479d0, L_0000024edcd497d0, C4<1>, C4<1>;
L_0000024edcd3d630 .functor OR 1, L_0000024edcd479d0, L_0000024edcd497d0, C4<0>, C4<0>;
L_0000024edcd408a0 .functor BUFZ 1, L_0000024edcd40d00, C4<0>, C4<0>, C4<0>;
L_0000024edcd40440 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc91ba0_0 .net "a", 0 0, L_0000024edcd479d0;  1 drivers
v0000024edcc91ec0_0 .net "b", 0 0, L_0000024edcd497d0;  1 drivers
v0000024edcc92000_0 .net "cin", 0 0, L_0000024edcd47a70;  1 drivers
v0000024edcc91920_0 .net "cout", 0 0, L_0000024edcd41320;  1 drivers
v0000024edcc91b00_0 .net "e0", 0 0, L_0000024edcd3d0f0;  1 drivers
v0000024edcc91c40_0 .net "e1", 0 0, L_0000024edcd3d630;  1 drivers
v0000024edcc91ce0_0 .net "e2", 0 0, L_0000024edcd40d00;  1 drivers
v0000024edcc91e20_0 .net "e3", 0 0, L_0000024edcd40440;  1 drivers
v0000024edcc91d80_0 .net "inv", 0 0, L_0000024edcd47bb0;  1 drivers
v0000024edcc8b020_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc8c100_0 .net "sel", 1 0, L_0000024edcd47b10;  1 drivers
v0000024edcc8a620_0 .net "set", 0 0, L_0000024edcd408a0;  1 drivers
v0000024edcc8ae40_0 .net "sum", 0 0, L_0000024edcd47ed0;  1 drivers
v0000024edcc8ad00_0 .net "xb", 0 0, L_0000024edcd3d080;  1 drivers
S_0000024edcc88740 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc885b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd410f0 .functor XOR 1, L_0000024edcd479d0, L_0000024edcd3d080, C4<0>, C4<0>;
L_0000024edcd41160 .functor AND 1, L_0000024edcd479d0, L_0000024edcd3d080, C4<1>, C4<1>;
L_0000024edcd41c50 .functor AND 1, L_0000024edcd410f0, L_0000024edcd47a70, C4<1>, C4<1>;
L_0000024edcd41320 .functor OR 1, L_0000024edcd41160, L_0000024edcd41c50, C4<0>, C4<0>;
L_0000024edcd40d00 .functor XOR 1, L_0000024edcd410f0, L_0000024edcd47a70, C4<0>, C4<0>;
v0000024edcc90980_0 .net "a", 0 0, L_0000024edcd479d0;  alias, 1 drivers
v0000024edcc8f440_0 .net "b", 0 0, L_0000024edcd3d080;  alias, 1 drivers
v0000024edcc8f4e0_0 .net "c", 0 0, L_0000024edcd47a70;  alias, 1 drivers
v0000024edcc90a20_0 .net "cout", 0 0, L_0000024edcd41320;  alias, 1 drivers
v0000024edcc903e0_0 .net "e1", 0 0, L_0000024edcd410f0;  1 drivers
v0000024edcc90480_0 .net "e2", 0 0, L_0000024edcd41160;  1 drivers
v0000024edcc8f620_0 .net "e3", 0 0, L_0000024edcd41c50;  1 drivers
v0000024edcc90ca0_0 .net "sum", 0 0, L_0000024edcd40d00;  alias, 1 drivers
S_0000024edcc893c0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc885b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc90520_0 .net *"_ivl_1", 0 0, L_0000024edcd49190;  1 drivers
v0000024edcc90c00_0 .net *"_ivl_3", 0 0, L_0000024edcd47930;  1 drivers
v0000024edcc90d40_0 .net *"_ivl_4", 0 0, L_0000024edcd47d90;  1 drivers
v0000024edcc8f6c0_0 .net *"_ivl_7", 0 0, L_0000024edcd495f0;  1 drivers
v0000024edcc90de0_0 .net *"_ivl_8", 0 0, L_0000024edcd49730;  1 drivers
v0000024edcc8f800_0 .net "e0", 0 0, L_0000024edcd3d0f0;  alias, 1 drivers
v0000024edcc8f8a0_0 .net "e1", 0 0, L_0000024edcd3d630;  alias, 1 drivers
v0000024edcc8fb20_0 .net "e2", 0 0, L_0000024edcd40d00;  alias, 1 drivers
v0000024edcc91f60_0 .net "e3", 0 0, L_0000024edcd40440;  alias, 1 drivers
v0000024edcc919c0_0 .net "op", 1 0, L_0000024edcd47b10;  alias, 1 drivers
v0000024edcc91a60_0 .net "out", 0 0, L_0000024edcd47ed0;  alias, 1 drivers
L_0000024edcd49190 .part L_0000024edcd47b10, 1, 1;
L_0000024edcd47930 .part L_0000024edcd47b10, 0, 1;
L_0000024edcd47d90 .functor MUXZ 1, L_0000024edcd40d00, L_0000024edcd40440, L_0000024edcd47930, C4<>;
L_0000024edcd495f0 .part L_0000024edcd47b10, 0, 1;
L_0000024edcd49730 .functor MUXZ 1, L_0000024edcd3d0f0, L_0000024edcd3d630, L_0000024edcd495f0, C4<>;
L_0000024edcd47ed0 .functor MUXZ 1, L_0000024edcd49730, L_0000024edcd47d90, L_0000024edcd49190, C4<>;
S_0000024edcc888d0 .scope module, "alu18" "unitALU" 6 39, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd40fa0 .functor XOR 1, L_0000024edcd48510, L_0000024edcd485b0, C4<0>, C4<0>;
L_0000024edcd419b0 .functor AND 1, L_0000024edcd48470, L_0000024edcd48510, C4<1>, C4<1>;
L_0000024edcd40d70 .functor OR 1, L_0000024edcd48470, L_0000024edcd48510, C4<0>, C4<0>;
L_0000024edcd41010 .functor BUFZ 1, L_0000024edcd41240, C4<0>, C4<0>, C4<0>;
L_0000024edcd40e50 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc8ba20_0 .net "a", 0 0, L_0000024edcd48470;  1 drivers
v0000024edcc8a1c0_0 .net "b", 0 0, L_0000024edcd48510;  1 drivers
v0000024edcc8b0c0_0 .net "cin", 0 0, L_0000024edcd49370;  1 drivers
v0000024edcc8ac60_0 .net "cout", 0 0, L_0000024edcd40c20;  1 drivers
v0000024edcc8aee0_0 .net "e0", 0 0, L_0000024edcd419b0;  1 drivers
v0000024edcc8c1a0_0 .net "e1", 0 0, L_0000024edcd40d70;  1 drivers
v0000024edcc8c560_0 .net "e2", 0 0, L_0000024edcd41240;  1 drivers
v0000024edcc8bb60_0 .net "e3", 0 0, L_0000024edcd40e50;  1 drivers
v0000024edcc8af80_0 .net "inv", 0 0, L_0000024edcd485b0;  1 drivers
v0000024edcc8a9e0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc8bac0_0 .net "sel", 1 0, L_0000024edcd48e70;  1 drivers
v0000024edcc8c240_0 .net "set", 0 0, L_0000024edcd41010;  1 drivers
v0000024edcc8bc00_0 .net "sum", 0 0, L_0000024edcd49870;  1 drivers
v0000024edcc8c600_0 .net "xb", 0 0, L_0000024edcd40fa0;  1 drivers
S_0000024edcc89550 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc888d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd40a60 .functor XOR 1, L_0000024edcd48470, L_0000024edcd40fa0, C4<0>, C4<0>;
L_0000024edcd40de0 .functor AND 1, L_0000024edcd48470, L_0000024edcd40fa0, C4<1>, C4<1>;
L_0000024edcd411d0 .functor AND 1, L_0000024edcd40a60, L_0000024edcd49370, C4<1>, C4<1>;
L_0000024edcd40c20 .functor OR 1, L_0000024edcd40de0, L_0000024edcd411d0, C4<0>, C4<0>;
L_0000024edcd41240 .functor XOR 1, L_0000024edcd40a60, L_0000024edcd49370, C4<0>, C4<0>;
v0000024edcc8a580_0 .net "a", 0 0, L_0000024edcd48470;  alias, 1 drivers
v0000024edcc8be80_0 .net "b", 0 0, L_0000024edcd40fa0;  alias, 1 drivers
v0000024edcc8c4c0_0 .net "c", 0 0, L_0000024edcd49370;  alias, 1 drivers
v0000024edcc8aa80_0 .net "cout", 0 0, L_0000024edcd40c20;  alias, 1 drivers
v0000024edcc8abc0_0 .net "e1", 0 0, L_0000024edcd40a60;  1 drivers
v0000024edcc8b340_0 .net "e2", 0 0, L_0000024edcd40de0;  1 drivers
v0000024edcc8b520_0 .net "e3", 0 0, L_0000024edcd411d0;  1 drivers
v0000024edcc8c060_0 .net "sum", 0 0, L_0000024edcd41240;  alias, 1 drivers
S_0000024edcc896e0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc888d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc8b980_0 .net *"_ivl_1", 0 0, L_0000024edcd49230;  1 drivers
v0000024edcc8a120_0 .net *"_ivl_3", 0 0, L_0000024edcd492d0;  1 drivers
v0000024edcc8bd40_0 .net *"_ivl_4", 0 0, L_0000024edcd47c50;  1 drivers
v0000024edcc8a940_0 .net *"_ivl_7", 0 0, L_0000024edcd47cf0;  1 drivers
v0000024edcc8c420_0 .net *"_ivl_8", 0 0, L_0000024edcd48150;  1 drivers
v0000024edcc8bf20_0 .net "e0", 0 0, L_0000024edcd419b0;  alias, 1 drivers
v0000024edcc8bca0_0 .net "e1", 0 0, L_0000024edcd40d70;  alias, 1 drivers
v0000024edcc8a3a0_0 .net "e2", 0 0, L_0000024edcd41240;  alias, 1 drivers
v0000024edcc8ada0_0 .net "e3", 0 0, L_0000024edcd40e50;  alias, 1 drivers
v0000024edcc8bfc0_0 .net "op", 1 0, L_0000024edcd48e70;  alias, 1 drivers
v0000024edcc8b3e0_0 .net "out", 0 0, L_0000024edcd49870;  alias, 1 drivers
L_0000024edcd49230 .part L_0000024edcd48e70, 1, 1;
L_0000024edcd492d0 .part L_0000024edcd48e70, 0, 1;
L_0000024edcd47c50 .functor MUXZ 1, L_0000024edcd41240, L_0000024edcd40e50, L_0000024edcd492d0, C4<>;
L_0000024edcd47cf0 .part L_0000024edcd48e70, 0, 1;
L_0000024edcd48150 .functor MUXZ 1, L_0000024edcd419b0, L_0000024edcd40d70, L_0000024edcd47cf0, C4<>;
L_0000024edcd49870 .functor MUXZ 1, L_0000024edcd48150, L_0000024edcd47c50, L_0000024edcd49230, C4<>;
S_0000024edcc89a00 .scope module, "alu19" "unitALU" 6 40, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd41cc0 .functor XOR 1, L_0000024edcd49d70, L_0000024edcd49a50, C4<0>, C4<0>;
L_0000024edcd41a90 .functor AND 1, L_0000024edcd4ae50, L_0000024edcd49d70, C4<1>, C4<1>;
L_0000024edcd40ec0 .functor OR 1, L_0000024edcd4ae50, L_0000024edcd49d70, C4<0>, C4<0>;
L_0000024edcd41b70 .functor BUFZ 1, L_0000024edcd40ad0, C4<0>, C4<0>, C4<0>;
L_0000024edcd41940 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc8c880_0 .net "a", 0 0, L_0000024edcd4ae50;  1 drivers
v0000024edcc8a260_0 .net "b", 0 0, L_0000024edcd49d70;  1 drivers
v0000024edcc8a760_0 .net "cin", 0 0, L_0000024edcd4ad10;  1 drivers
v0000024edcc8a300_0 .net "cout", 0 0, L_0000024edcd40830;  1 drivers
v0000024edcc8a8a0_0 .net "e0", 0 0, L_0000024edcd41a90;  1 drivers
v0000024edcc98ec0_0 .net "e1", 0 0, L_0000024edcd40ec0;  1 drivers
v0000024edcc975c0_0 .net "e2", 0 0, L_0000024edcd40ad0;  1 drivers
v0000024edcc977a0_0 .net "e3", 0 0, L_0000024edcd41940;  1 drivers
v0000024edcc97de0_0 .net "inv", 0 0, L_0000024edcd49a50;  1 drivers
v0000024edcc97700_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc987e0_0 .net "sel", 1 0, L_0000024edcd4ac70;  1 drivers
v0000024edcc96e40_0 .net "set", 0 0, L_0000024edcd41b70;  1 drivers
v0000024edcc96ee0_0 .net "sum", 0 0, L_0000024edcd48a10;  1 drivers
v0000024edcc97980_0 .net "xb", 0 0, L_0000024edcd41cc0;  1 drivers
S_0000024edcc89b90 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc89a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd41b00 .functor XOR 1, L_0000024edcd4ae50, L_0000024edcd41cc0, C4<0>, C4<0>;
L_0000024edcd418d0 .functor AND 1, L_0000024edcd4ae50, L_0000024edcd41cc0, C4<1>, C4<1>;
L_0000024edcd412b0 .functor AND 1, L_0000024edcd41b00, L_0000024edcd4ad10, C4<1>, C4<1>;
L_0000024edcd40830 .functor OR 1, L_0000024edcd418d0, L_0000024edcd412b0, C4<0>, C4<0>;
L_0000024edcd40ad0 .functor XOR 1, L_0000024edcd41b00, L_0000024edcd4ad10, C4<0>, C4<0>;
v0000024edcc8a4e0_0 .net "a", 0 0, L_0000024edcd4ae50;  alias, 1 drivers
v0000024edcc8b160_0 .net "b", 0 0, L_0000024edcd41cc0;  alias, 1 drivers
v0000024edcc8c2e0_0 .net "c", 0 0, L_0000024edcd4ad10;  alias, 1 drivers
v0000024edcc8b660_0 .net "cout", 0 0, L_0000024edcd40830;  alias, 1 drivers
v0000024edcc8b200_0 .net "e1", 0 0, L_0000024edcd41b00;  1 drivers
v0000024edcc8b2a0_0 .net "e2", 0 0, L_0000024edcd418d0;  1 drivers
v0000024edcc8b7a0_0 .net "e3", 0 0, L_0000024edcd412b0;  1 drivers
v0000024edcc8b480_0 .net "sum", 0 0, L_0000024edcd40ad0;  alias, 1 drivers
S_0000024edcc922b0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc89a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc8c380_0 .net *"_ivl_1", 0 0, L_0000024edcd48650;  1 drivers
v0000024edcc8b5c0_0 .net *"_ivl_3", 0 0, L_0000024edcd48d30;  1 drivers
v0000024edcc8b700_0 .net *"_ivl_4", 0 0, L_0000024edcd48b50;  1 drivers
v0000024edcc8b840_0 .net *"_ivl_7", 0 0, L_0000024edcd486f0;  1 drivers
v0000024edcc8c6a0_0 .net *"_ivl_8", 0 0, L_0000024edcd48790;  1 drivers
v0000024edcc8a800_0 .net "e0", 0 0, L_0000024edcd41a90;  alias, 1 drivers
v0000024edcc8a6c0_0 .net "e1", 0 0, L_0000024edcd40ec0;  alias, 1 drivers
v0000024edcc8b8e0_0 .net "e2", 0 0, L_0000024edcd40ad0;  alias, 1 drivers
v0000024edcc8bde0_0 .net "e3", 0 0, L_0000024edcd41940;  alias, 1 drivers
v0000024edcc8c740_0 .net "op", 1 0, L_0000024edcd4ac70;  alias, 1 drivers
v0000024edcc8c7e0_0 .net "out", 0 0, L_0000024edcd48a10;  alias, 1 drivers
L_0000024edcd48650 .part L_0000024edcd4ac70, 1, 1;
L_0000024edcd48d30 .part L_0000024edcd4ac70, 0, 1;
L_0000024edcd48b50 .functor MUXZ 1, L_0000024edcd40ad0, L_0000024edcd41940, L_0000024edcd48d30, C4<>;
L_0000024edcd486f0 .part L_0000024edcd4ac70, 0, 1;
L_0000024edcd48790 .functor MUXZ 1, L_0000024edcd41a90, L_0000024edcd40ec0, L_0000024edcd486f0, C4<>;
L_0000024edcd48a10 .functor MUXZ 1, L_0000024edcd48790, L_0000024edcd48b50, L_0000024edcd48650, C4<>;
S_0000024edcc928f0 .scope module, "alu2" "unitALU" 6 23, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcbee880 .functor XOR 1, L_0000024edccd3d70, L_0000024edccd4590, C4<0>, C4<0>;
L_0000024edcbee9d0 .functor AND 1, L_0000024edccd4810, L_0000024edccd3d70, C4<1>, C4<1>;
L_0000024edcbeeea0 .functor OR 1, L_0000024edccd4810, L_0000024edccd3d70, C4<0>, C4<0>;
L_0000024edcd3e820 .functor BUFZ 1, L_0000024edca99990, C4<0>, C4<0>, C4<0>;
L_0000024edcd3eac0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc97c00_0 .net "a", 0 0, L_0000024edccd4810;  1 drivers
v0000024edcc98240_0 .net "b", 0 0, L_0000024edccd3d70;  1 drivers
v0000024edcc97a20_0 .net "cin", 0 0, L_0000024edccd4450;  1 drivers
v0000024edcc96a80_0 .net "cout", 0 0, L_0000024edca99920;  1 drivers
v0000024edcc97f20_0 .net "e0", 0 0, L_0000024edcbee9d0;  1 drivers
v0000024edcc97160_0 .net "e1", 0 0, L_0000024edcbeeea0;  1 drivers
v0000024edcc97ca0_0 .net "e2", 0 0, L_0000024edca99990;  1 drivers
v0000024edcc97fc0_0 .net "e3", 0 0, L_0000024edcd3eac0;  1 drivers
v0000024edcc97660_0 .net "inv", 0 0, L_0000024edccd4590;  1 drivers
v0000024edcc98100_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc982e0_0 .net "sel", 1 0, L_0000024edccd2830;  1 drivers
v0000024edcc98a60_0 .net "set", 0 0, L_0000024edcd3e820;  1 drivers
v0000024edcc96bc0_0 .net "sum", 0 0, L_0000024edccd2dd0;  1 drivers
v0000024edcc972a0_0 .net "xb", 0 0, L_0000024edcbee880;  1 drivers
S_0000024edcc92da0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc928f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcbef0d0 .functor XOR 1, L_0000024edccd4810, L_0000024edcbee880, C4<0>, C4<0>;
L_0000024edcb67340 .functor AND 1, L_0000024edccd4810, L_0000024edcbee880, C4<1>, C4<1>;
L_0000024edcb67490 .functor AND 1, L_0000024edcbef0d0, L_0000024edccd4450, C4<1>, C4<1>;
L_0000024edca99920 .functor OR 1, L_0000024edcb67340, L_0000024edcb67490, C4<0>, C4<0>;
L_0000024edca99990 .functor XOR 1, L_0000024edcbef0d0, L_0000024edccd4450, C4<0>, C4<0>;
v0000024edcc986a0_0 .net "a", 0 0, L_0000024edccd4810;  alias, 1 drivers
v0000024edcc96da0_0 .net "b", 0 0, L_0000024edcbee880;  alias, 1 drivers
v0000024edcc97520_0 .net "c", 0 0, L_0000024edccd4450;  alias, 1 drivers
v0000024edcc98880_0 .net "cout", 0 0, L_0000024edca99920;  alias, 1 drivers
v0000024edcc989c0_0 .net "e1", 0 0, L_0000024edcbef0d0;  1 drivers
v0000024edcc97840_0 .net "e2", 0 0, L_0000024edcb67340;  1 drivers
v0000024edcc978e0_0 .net "e3", 0 0, L_0000024edcb67490;  1 drivers
v0000024edcc98f60_0 .net "sum", 0 0, L_0000024edca99990;  alias, 1 drivers
S_0000024edcc925d0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc928f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc97ac0_0 .net *"_ivl_1", 0 0, L_0000024edcce1c90;  1 drivers
v0000024edcc98920_0 .net *"_ivl_3", 0 0, L_0000024edccd2fb0;  1 drivers
v0000024edcc98380_0 .net *"_ivl_4", 0 0, L_0000024edccd2790;  1 drivers
v0000024edcc96c60_0 .net *"_ivl_7", 0 0, L_0000024edccd3af0;  1 drivers
v0000024edcc97480_0 .net *"_ivl_8", 0 0, L_0000024edccd3f50;  1 drivers
v0000024edcc981a0_0 .net "e0", 0 0, L_0000024edcbee9d0;  alias, 1 drivers
v0000024edcc98ce0_0 .net "e1", 0 0, L_0000024edcbeeea0;  alias, 1 drivers
v0000024edcc96f80_0 .net "e2", 0 0, L_0000024edca99990;  alias, 1 drivers
v0000024edcc990a0_0 .net "e3", 0 0, L_0000024edcd3eac0;  alias, 1 drivers
v0000024edcc97b60_0 .net "op", 1 0, L_0000024edccd2830;  alias, 1 drivers
v0000024edcc97200_0 .net "out", 0 0, L_0000024edccd2dd0;  alias, 1 drivers
L_0000024edcce1c90 .part L_0000024edccd2830, 1, 1;
L_0000024edccd2fb0 .part L_0000024edccd2830, 0, 1;
L_0000024edccd2790 .functor MUXZ 1, L_0000024edca99990, L_0000024edcd3eac0, L_0000024edccd2fb0, C4<>;
L_0000024edccd3af0 .part L_0000024edccd2830, 0, 1;
L_0000024edccd3f50 .functor MUXZ 1, L_0000024edcbee9d0, L_0000024edcbeeea0, L_0000024edccd3af0, C4<>;
L_0000024edccd2dd0 .functor MUXZ 1, L_0000024edccd3f50, L_0000024edccd2790, L_0000024edcce1c90, C4<>;
S_0000024edcc930c0 .scope module, "alu20" "unitALU" 6 41, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd41390 .functor XOR 1, L_0000024edcd4a770, L_0000024edcd4b5d0, C4<0>, C4<0>;
L_0000024edcd402f0 .functor AND 1, L_0000024edcd4a6d0, L_0000024edcd4a770, C4<1>, C4<1>;
L_0000024edcd40360 .functor OR 1, L_0000024edcd4a6d0, L_0000024edcd4a770, C4<0>, C4<0>;
L_0000024edcd40910 .functor BUFZ 1, L_0000024edcd41a20, C4<0>, C4<0>, C4<0>;
L_0000024edcd41be0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc973e0_0 .net "a", 0 0, L_0000024edcd4a6d0;  1 drivers
v0000024edcc9b3a0_0 .net "b", 0 0, L_0000024edcd4a770;  1 drivers
v0000024edcc99b40_0 .net "cin", 0 0, L_0000024edcd4a090;  1 drivers
v0000024edcc9b580_0 .net "cout", 0 0, L_0000024edcd40980;  1 drivers
v0000024edcc9b620_0 .net "e0", 0 0, L_0000024edcd402f0;  1 drivers
v0000024edcc9b1c0_0 .net "e1", 0 0, L_0000024edcd40360;  1 drivers
v0000024edcc99aa0_0 .net "e2", 0 0, L_0000024edcd41a20;  1 drivers
v0000024edcc9b6c0_0 .net "e3", 0 0, L_0000024edcd41be0;  1 drivers
v0000024edcc99dc0_0 .net "inv", 0 0, L_0000024edcd4b5d0;  1 drivers
v0000024edcc9af40_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc9a5e0_0 .net "sel", 1 0, L_0000024edcd4a810;  1 drivers
v0000024edcc9a720_0 .net "set", 0 0, L_0000024edcd40910;  1 drivers
v0000024edcc9afe0_0 .net "sum", 0 0, L_0000024edcd4c1b0;  1 drivers
v0000024edcc99f00_0 .net "xb", 0 0, L_0000024edcd41390;  1 drivers
S_0000024edcc93bb0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc930c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd403d0 .functor XOR 1, L_0000024edcd4a6d0, L_0000024edcd41390, C4<0>, C4<0>;
L_0000024edcd41710 .functor AND 1, L_0000024edcd4a6d0, L_0000024edcd41390, C4<1>, C4<1>;
L_0000024edcd404b0 .functor AND 1, L_0000024edcd403d0, L_0000024edcd4a090, C4<1>, C4<1>;
L_0000024edcd40980 .functor OR 1, L_0000024edcd41710, L_0000024edcd404b0, C4<0>, C4<0>;
L_0000024edcd41a20 .functor XOR 1, L_0000024edcd403d0, L_0000024edcd4a090, C4<0>, C4<0>;
v0000024edcc97020_0 .net "a", 0 0, L_0000024edcd4a6d0;  alias, 1 drivers
v0000024edcc970c0_0 .net "b", 0 0, L_0000024edcd41390;  alias, 1 drivers
v0000024edcc98b00_0 .net "c", 0 0, L_0000024edcd4a090;  alias, 1 drivers
v0000024edcc99000_0 .net "cout", 0 0, L_0000024edcd40980;  alias, 1 drivers
v0000024edcc96940_0 .net "e1", 0 0, L_0000024edcd403d0;  1 drivers
v0000024edcc97340_0 .net "e2", 0 0, L_0000024edcd41710;  1 drivers
v0000024edcc98420_0 .net "e3", 0 0, L_0000024edcd404b0;  1 drivers
v0000024edcc96d00_0 .net "sum", 0 0, L_0000024edcd41a20;  alias, 1 drivers
S_0000024edcc92f30 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc930c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc97d40_0 .net *"_ivl_1", 0 0, L_0000024edcd4a130;  1 drivers
v0000024edcc984c0_0 .net *"_ivl_3", 0 0, L_0000024edcd4a270;  1 drivers
v0000024edcc969e0_0 .net *"_ivl_4", 0 0, L_0000024edcd4bad0;  1 drivers
v0000024edcc98560_0 .net *"_ivl_7", 0 0, L_0000024edcd4b850;  1 drivers
v0000024edcc98600_0 .net *"_ivl_8", 0 0, L_0000024edcd4bcb0;  1 drivers
v0000024edcc98740_0 .net "e0", 0 0, L_0000024edcd402f0;  alias, 1 drivers
v0000024edcc98ba0_0 .net "e1", 0 0, L_0000024edcd40360;  alias, 1 drivers
v0000024edcc98d80_0 .net "e2", 0 0, L_0000024edcd41a20;  alias, 1 drivers
v0000024edcc98c40_0 .net "e3", 0 0, L_0000024edcd41be0;  alias, 1 drivers
v0000024edcc98e20_0 .net "op", 1 0, L_0000024edcd4a810;  alias, 1 drivers
v0000024edcc96b20_0 .net "out", 0 0, L_0000024edcd4c1b0;  alias, 1 drivers
L_0000024edcd4a130 .part L_0000024edcd4a810, 1, 1;
L_0000024edcd4a270 .part L_0000024edcd4a810, 0, 1;
L_0000024edcd4bad0 .functor MUXZ 1, L_0000024edcd41a20, L_0000024edcd41be0, L_0000024edcd4a270, C4<>;
L_0000024edcd4b850 .part L_0000024edcd4a810, 0, 1;
L_0000024edcd4bcb0 .functor MUXZ 1, L_0000024edcd402f0, L_0000024edcd40360, L_0000024edcd4b850, C4<>;
L_0000024edcd4c1b0 .functor MUXZ 1, L_0000024edcd4bcb0, L_0000024edcd4bad0, L_0000024edcd4a130, C4<>;
S_0000024edcc93700 .scope module, "alu21" "unitALU" 6 42, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd409f0 .functor XOR 1, L_0000024edcd4c110, L_0000024edcd4a310, C4<0>, C4<0>;
L_0000024edcd41400 .functor AND 1, L_0000024edcd4b990, L_0000024edcd4c110, C4<1>, C4<1>;
L_0000024edcd41470 .functor OR 1, L_0000024edcd4b990, L_0000024edcd4c110, C4<0>, C4<0>;
L_0000024edcd41d30 .functor BUFZ 1, L_0000024edcd414e0, C4<0>, C4<0>, C4<0>;
L_0000024edcd40520 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc9a540_0 .net "a", 0 0, L_0000024edcd4b990;  1 drivers
v0000024edcc9a400_0 .net "b", 0 0, L_0000024edcd4c110;  1 drivers
v0000024edcc99140_0 .net "cin", 0 0, L_0000024edcd49af0;  1 drivers
v0000024edcc9a4a0_0 .net "cout", 0 0, L_0000024edcd41080;  1 drivers
v0000024edcc9a220_0 .net "e0", 0 0, L_0000024edcd41400;  1 drivers
v0000024edcc99280_0 .net "e1", 0 0, L_0000024edcd41470;  1 drivers
v0000024edcc9a680_0 .net "e2", 0 0, L_0000024edcd414e0;  1 drivers
v0000024edcc9a040_0 .net "e3", 0 0, L_0000024edcd40520;  1 drivers
v0000024edcc99320_0 .net "inv", 0 0, L_0000024edcd4a310;  1 drivers
v0000024edcc9a7c0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc9b800_0 .net "sel", 1 0, L_0000024edcd4b8f0;  1 drivers
v0000024edcc99fa0_0 .net "set", 0 0, L_0000024edcd41d30;  1 drivers
v0000024edcc9aae0_0 .net "sum", 0 0, L_0000024edcd49f50;  1 drivers
v0000024edcc9a860_0 .net "xb", 0 0, L_0000024edcd409f0;  1 drivers
S_0000024edcc93250 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc93700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd40c90 .functor XOR 1, L_0000024edcd4b990, L_0000024edcd409f0, C4<0>, C4<0>;
L_0000024edcd40590 .functor AND 1, L_0000024edcd4b990, L_0000024edcd409f0, C4<1>, C4<1>;
L_0000024edcd40f30 .functor AND 1, L_0000024edcd40c90, L_0000024edcd49af0, C4<1>, C4<1>;
L_0000024edcd41080 .functor OR 1, L_0000024edcd40590, L_0000024edcd40f30, C4<0>, C4<0>;
L_0000024edcd414e0 .functor XOR 1, L_0000024edcd40c90, L_0000024edcd49af0, C4<0>, C4<0>;
v0000024edcc9a180_0 .net "a", 0 0, L_0000024edcd4b990;  alias, 1 drivers
v0000024edcc9b760_0 .net "b", 0 0, L_0000024edcd409f0;  alias, 1 drivers
v0000024edcc9aea0_0 .net "c", 0 0, L_0000024edcd49af0;  alias, 1 drivers
v0000024edcc993c0_0 .net "cout", 0 0, L_0000024edcd41080;  alias, 1 drivers
v0000024edcc99d20_0 .net "e1", 0 0, L_0000024edcd40c90;  1 drivers
v0000024edcc9b080_0 .net "e2", 0 0, L_0000024edcd40590;  1 drivers
v0000024edcc9b260_0 .net "e3", 0 0, L_0000024edcd40f30;  1 drivers
v0000024edcc99be0_0 .net "sum", 0 0, L_0000024edcd414e0;  alias, 1 drivers
S_0000024edcc933e0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc93700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc99820_0 .net *"_ivl_1", 0 0, L_0000024edcd4a3b0;  1 drivers
v0000024edcc99c80_0 .net *"_ivl_3", 0 0, L_0000024edcd49eb0;  1 drivers
v0000024edcc9b120_0 .net *"_ivl_4", 0 0, L_0000024edcd4a8b0;  1 drivers
v0000024edcc9b300_0 .net *"_ivl_7", 0 0, L_0000024edcd4adb0;  1 drivers
v0000024edcc99e60_0 .net *"_ivl_8", 0 0, L_0000024edcd4b030;  1 drivers
v0000024edcc9aa40_0 .net "e0", 0 0, L_0000024edcd41400;  alias, 1 drivers
v0000024edcc99a00_0 .net "e1", 0 0, L_0000024edcd41470;  alias, 1 drivers
v0000024edcc9b440_0 .net "e2", 0 0, L_0000024edcd414e0;  alias, 1 drivers
v0000024edcc9b4e0_0 .net "e3", 0 0, L_0000024edcd40520;  alias, 1 drivers
v0000024edcc996e0_0 .net "op", 1 0, L_0000024edcd4b8f0;  alias, 1 drivers
v0000024edcc9a0e0_0 .net "out", 0 0, L_0000024edcd49f50;  alias, 1 drivers
L_0000024edcd4a3b0 .part L_0000024edcd4b8f0, 1, 1;
L_0000024edcd49eb0 .part L_0000024edcd4b8f0, 0, 1;
L_0000024edcd4a8b0 .functor MUXZ 1, L_0000024edcd414e0, L_0000024edcd40520, L_0000024edcd49eb0, C4<>;
L_0000024edcd4adb0 .part L_0000024edcd4b8f0, 0, 1;
L_0000024edcd4b030 .functor MUXZ 1, L_0000024edcd41400, L_0000024edcd41470, L_0000024edcd4adb0, C4<>;
L_0000024edcd49f50 .functor MUXZ 1, L_0000024edcd4b030, L_0000024edcd4a8b0, L_0000024edcd4a3b0, C4<>;
S_0000024edcc92c10 .scope module, "alu22" "unitALU" 6 43, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd41550 .functor XOR 1, L_0000024edcd4a9f0, L_0000024edcd4be90, C4<0>, C4<0>;
L_0000024edcd41da0 .functor AND 1, L_0000024edcd49cd0, L_0000024edcd4a9f0, C4<1>, C4<1>;
L_0000024edcd415c0 .functor OR 1, L_0000024edcd49cd0, L_0000024edcd4a9f0, C4<0>, C4<0>;
L_0000024edcd41780 .functor BUFZ 1, L_0000024edcd416a0, C4<0>, C4<0>, C4<0>;
L_0000024edcd417f0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc9bbc0_0 .net "a", 0 0, L_0000024edcd49cd0;  1 drivers
v0000024edcc9ba80_0 .net "b", 0 0, L_0000024edcd4a9f0;  1 drivers
v0000024edcc9bb20_0 .net "cin", 0 0, L_0000024edcd49e10;  1 drivers
v0000024edcc9c020_0 .net "cout", 0 0, L_0000024edcd406e0;  1 drivers
v0000024edcc9b940_0 .net "e0", 0 0, L_0000024edcd41da0;  1 drivers
v0000024edcc9bc60_0 .net "e1", 0 0, L_0000024edcd415c0;  1 drivers
v0000024edcc9bda0_0 .net "e2", 0 0, L_0000024edcd416a0;  1 drivers
v0000024edcc9bd00_0 .net "e3", 0 0, L_0000024edcd417f0;  1 drivers
v0000024edcc9be40_0 .net "inv", 0 0, L_0000024edcd4be90;  1 drivers
v0000024edcc95860_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc96580_0 .net "sel", 1 0, L_0000024edcd4b0d0;  1 drivers
v0000024edcc961c0_0 .net "set", 0 0, L_0000024edcd41780;  1 drivers
v0000024edcc94aa0_0 .net "sum", 0 0, L_0000024edcd4aef0;  1 drivers
v0000024edcc964e0_0 .net "xb", 0 0, L_0000024edcd41550;  1 drivers
S_0000024edcc93570 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc92c10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd40600 .functor XOR 1, L_0000024edcd49cd0, L_0000024edcd41550, C4<0>, C4<0>;
L_0000024edcd41630 .functor AND 1, L_0000024edcd49cd0, L_0000024edcd41550, C4<1>, C4<1>;
L_0000024edcd40670 .functor AND 1, L_0000024edcd40600, L_0000024edcd49e10, C4<1>, C4<1>;
L_0000024edcd406e0 .functor OR 1, L_0000024edcd41630, L_0000024edcd40670, C4<0>, C4<0>;
L_0000024edcd416a0 .functor XOR 1, L_0000024edcd40600, L_0000024edcd49e10, C4<0>, C4<0>;
v0000024edcc9a360_0 .net "a", 0 0, L_0000024edcd49cd0;  alias, 1 drivers
v0000024edcc99460_0 .net "b", 0 0, L_0000024edcd41550;  alias, 1 drivers
v0000024edcc9b8a0_0 .net "c", 0 0, L_0000024edcd49e10;  alias, 1 drivers
v0000024edcc99960_0 .net "cout", 0 0, L_0000024edcd406e0;  alias, 1 drivers
v0000024edcc9a900_0 .net "e1", 0 0, L_0000024edcd40600;  1 drivers
v0000024edcc991e0_0 .net "e2", 0 0, L_0000024edcd41630;  1 drivers
v0000024edcc99500_0 .net "e3", 0 0, L_0000024edcd40670;  1 drivers
v0000024edcc99780_0 .net "sum", 0 0, L_0000024edcd416a0;  alias, 1 drivers
S_0000024edcc93ed0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc92c10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc9a9a0_0 .net *"_ivl_1", 0 0, L_0000024edcd49ff0;  1 drivers
v0000024edcc9ab80_0 .net *"_ivl_3", 0 0, L_0000024edcd4bc10;  1 drivers
v0000024edcc9acc0_0 .net *"_ivl_4", 0 0, L_0000024edcd4ba30;  1 drivers
v0000024edcc995a0_0 .net *"_ivl_7", 0 0, L_0000024edcd4a950;  1 drivers
v0000024edcc9ac20_0 .net *"_ivl_8", 0 0, L_0000024edcd4b210;  1 drivers
v0000024edcc9ae00_0 .net "e0", 0 0, L_0000024edcd41da0;  alias, 1 drivers
v0000024edcc99640_0 .net "e1", 0 0, L_0000024edcd415c0;  alias, 1 drivers
v0000024edcc998c0_0 .net "e2", 0 0, L_0000024edcd416a0;  alias, 1 drivers
v0000024edcc9bf80_0 .net "e3", 0 0, L_0000024edcd417f0;  alias, 1 drivers
v0000024edcc9bee0_0 .net "op", 1 0, L_0000024edcd4b0d0;  alias, 1 drivers
v0000024edcc9b9e0_0 .net "out", 0 0, L_0000024edcd4aef0;  alias, 1 drivers
L_0000024edcd49ff0 .part L_0000024edcd4b0d0, 1, 1;
L_0000024edcd4bc10 .part L_0000024edcd4b0d0, 0, 1;
L_0000024edcd4ba30 .functor MUXZ 1, L_0000024edcd416a0, L_0000024edcd417f0, L_0000024edcd4bc10, C4<>;
L_0000024edcd4a950 .part L_0000024edcd4b0d0, 0, 1;
L_0000024edcd4b210 .functor MUXZ 1, L_0000024edcd41da0, L_0000024edcd415c0, L_0000024edcd4a950, C4<>;
L_0000024edcd4aef0 .functor MUXZ 1, L_0000024edcd4b210, L_0000024edcd4ba30, L_0000024edcd49ff0, C4<>;
S_0000024edcc92120 .scope module, "alu23" "unitALU" 6 44, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd41860 .functor XOR 1, L_0000024edcd4a630, L_0000024edcd4abd0, C4<0>, C4<0>;
L_0000024edcd40210 .functor AND 1, L_0000024edcd4a590, L_0000024edcd4a630, C4<1>, C4<1>;
L_0000024edcd40280 .functor OR 1, L_0000024edcd4a590, L_0000024edcd4a630, C4<0>, C4<0>;
L_0000024edcd41f60 .functor BUFZ 1, L_0000024edcd42040, C4<0>, C4<0>, C4<0>;
L_0000024edcd420b0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc95fe0_0 .net "a", 0 0, L_0000024edcd4a590;  1 drivers
v0000024edcc96440_0 .net "b", 0 0, L_0000024edcd4a630;  1 drivers
v0000024edcc94780_0 .net "cin", 0 0, L_0000024edcd4aa90;  1 drivers
v0000024edcc95540_0 .net "cout", 0 0, L_0000024edcd40bb0;  1 drivers
v0000024edcc955e0_0 .net "e0", 0 0, L_0000024edcd40210;  1 drivers
v0000024edcc94b40_0 .net "e1", 0 0, L_0000024edcd40280;  1 drivers
v0000024edcc95c20_0 .net "e2", 0 0, L_0000024edcd42040;  1 drivers
v0000024edcc95680_0 .net "e3", 0 0, L_0000024edcd420b0;  1 drivers
v0000024edcc966c0_0 .net "inv", 0 0, L_0000024edcd4abd0;  1 drivers
v0000024edcc957c0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcc94140_0 .net "sel", 1 0, L_0000024edcd4ab30;  1 drivers
v0000024edcc95900_0 .net "set", 0 0, L_0000024edcd41f60;  1 drivers
v0000024edcc959a0_0 .net "sum", 0 0, L_0000024edcd4a4f0;  1 drivers
v0000024edcc96080_0 .net "xb", 0 0, L_0000024edcd41860;  1 drivers
S_0000024edcc93d40 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc92120;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd40750 .functor XOR 1, L_0000024edcd4a590, L_0000024edcd41860, C4<0>, C4<0>;
L_0000024edcd407c0 .functor AND 1, L_0000024edcd4a590, L_0000024edcd41860, C4<1>, C4<1>;
L_0000024edcd40b40 .functor AND 1, L_0000024edcd40750, L_0000024edcd4aa90, C4<1>, C4<1>;
L_0000024edcd40bb0 .functor OR 1, L_0000024edcd407c0, L_0000024edcd40b40, C4<0>, C4<0>;
L_0000024edcd42040 .functor XOR 1, L_0000024edcd40750, L_0000024edcd4aa90, C4<0>, C4<0>;
v0000024edcc946e0_0 .net "a", 0 0, L_0000024edcd4a590;  alias, 1 drivers
v0000024edcc96300_0 .net "b", 0 0, L_0000024edcd41860;  alias, 1 drivers
v0000024edcc952c0_0 .net "c", 0 0, L_0000024edcd4aa90;  alias, 1 drivers
v0000024edcc95ea0_0 .net "cout", 0 0, L_0000024edcd40bb0;  alias, 1 drivers
v0000024edcc94960_0 .net "e1", 0 0, L_0000024edcd40750;  1 drivers
v0000024edcc94d20_0 .net "e2", 0 0, L_0000024edcd407c0;  1 drivers
v0000024edcc94a00_0 .net "e3", 0 0, L_0000024edcd40b40;  1 drivers
v0000024edcc95180_0 .net "sum", 0 0, L_0000024edcd42040;  alias, 1 drivers
S_0000024edcc92760 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc92120;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc94640_0 .net *"_ivl_1", 0 0, L_0000024edcd4a450;  1 drivers
v0000024edcc95360_0 .net *"_ivl_3", 0 0, L_0000024edcd4af90;  1 drivers
v0000024edcc950e0_0 .net *"_ivl_4", 0 0, L_0000024edcd4a1d0;  1 drivers
v0000024edcc95720_0 .net *"_ivl_7", 0 0, L_0000024edcd4bdf0;  1 drivers
v0000024edcc95220_0 .net *"_ivl_8", 0 0, L_0000024edcd4b7b0;  1 drivers
v0000024edcc95400_0 .net "e0", 0 0, L_0000024edcd40210;  alias, 1 drivers
v0000024edcc94460_0 .net "e1", 0 0, L_0000024edcd40280;  alias, 1 drivers
v0000024edcc954a0_0 .net "e2", 0 0, L_0000024edcd42040;  alias, 1 drivers
v0000024edcc96620_0 .net "e3", 0 0, L_0000024edcd420b0;  alias, 1 drivers
v0000024edcc95f40_0 .net "op", 1 0, L_0000024edcd4ab30;  alias, 1 drivers
v0000024edcc95b80_0 .net "out", 0 0, L_0000024edcd4a4f0;  alias, 1 drivers
L_0000024edcd4a450 .part L_0000024edcd4ab30, 1, 1;
L_0000024edcd4af90 .part L_0000024edcd4ab30, 0, 1;
L_0000024edcd4a1d0 .functor MUXZ 1, L_0000024edcd42040, L_0000024edcd420b0, L_0000024edcd4af90, C4<>;
L_0000024edcd4bdf0 .part L_0000024edcd4ab30, 0, 1;
L_0000024edcd4b7b0 .functor MUXZ 1, L_0000024edcd40210, L_0000024edcd40280, L_0000024edcd4bdf0, C4<>;
L_0000024edcd4a4f0 .functor MUXZ 1, L_0000024edcd4b7b0, L_0000024edcd4a1d0, L_0000024edcd4a450, C4<>;
S_0000024edcc93890 .scope module, "alu24" "unitALU" 6 45, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd42120 .functor XOR 1, L_0000024edcd4bd50, L_0000024edcd4bf30, C4<0>, C4<0>;
L_0000024edcd41e10 .functor AND 1, L_0000024edcd4b530, L_0000024edcd4bd50, C4<1>, C4<1>;
L_0000024edcd41e80 .functor OR 1, L_0000024edcd4b530, L_0000024edcd4bd50, C4<0>, C4<0>;
L_0000024edcd5d350 .functor BUFZ 1, L_0000024edcd5c860, C4<0>, C4<0>, C4<0>;
L_0000024edcd5c8d0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcc94820_0 .net "a", 0 0, L_0000024edcd4b530;  1 drivers
v0000024edcc948c0_0 .net "b", 0 0, L_0000024edcd4bd50;  1 drivers
v0000024edcc94be0_0 .net "cin", 0 0, L_0000024edcd4b670;  1 drivers
v0000024edcc94c80_0 .net "cout", 0 0, L_0000024edcd5c010;  1 drivers
v0000024edcc94e60_0 .net "e0", 0 0, L_0000024edcd41e10;  1 drivers
v0000024edcca4fc0_0 .net "e1", 0 0, L_0000024edcd41e80;  1 drivers
v0000024edcca6640_0 .net "e2", 0 0, L_0000024edcd5c860;  1 drivers
v0000024edcca68c0_0 .net "e3", 0 0, L_0000024edcd5c8d0;  1 drivers
v0000024edcca5420_0 .net "inv", 0 0, L_0000024edcd4bf30;  1 drivers
v0000024edcca63c0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcca4c00_0 .net "sel", 1 0, L_0000024edcd4b710;  1 drivers
v0000024edcca6140_0 .net "set", 0 0, L_0000024edcd5d350;  1 drivers
v0000024edcca61e0_0 .net "sum", 0 0, L_0000024edcd4b3f0;  1 drivers
v0000024edcca65a0_0 .net "xb", 0 0, L_0000024edcd42120;  1 drivers
S_0000024edcc93a20 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc93890;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd41ef0 .functor XOR 1, L_0000024edcd4b530, L_0000024edcd42120, C4<0>, C4<0>;
L_0000024edcd41fd0 .functor AND 1, L_0000024edcd4b530, L_0000024edcd42120, C4<1>, C4<1>;
L_0000024edcd5d5f0 .functor AND 1, L_0000024edcd41ef0, L_0000024edcd4b670, C4<1>, C4<1>;
L_0000024edcd5c010 .functor OR 1, L_0000024edcd41fd0, L_0000024edcd5d5f0, C4<0>, C4<0>;
L_0000024edcd5c860 .functor XOR 1, L_0000024edcd41ef0, L_0000024edcd4b670, C4<0>, C4<0>;
v0000024edcc943c0_0 .net "a", 0 0, L_0000024edcd4b530;  alias, 1 drivers
v0000024edcc95ae0_0 .net "b", 0 0, L_0000024edcd42120;  alias, 1 drivers
v0000024edcc95cc0_0 .net "c", 0 0, L_0000024edcd4b670;  alias, 1 drivers
v0000024edcc94fa0_0 .net "cout", 0 0, L_0000024edcd5c010;  alias, 1 drivers
v0000024edcc94500_0 .net "e1", 0 0, L_0000024edcd41ef0;  1 drivers
v0000024edcc95d60_0 .net "e2", 0 0, L_0000024edcd41fd0;  1 drivers
v0000024edcc96120_0 .net "e3", 0 0, L_0000024edcd5d5f0;  1 drivers
v0000024edcc96760_0 .net "sum", 0 0, L_0000024edcd5c860;  alias, 1 drivers
S_0000024edcc92a80 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc93890;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcc96260_0 .net *"_ivl_1", 0 0, L_0000024edcd4b170;  1 drivers
v0000024edcc96800_0 .net *"_ivl_3", 0 0, L_0000024edcd4b2b0;  1 drivers
v0000024edcc95e00_0 .net *"_ivl_4", 0 0, L_0000024edcd4bb70;  1 drivers
v0000024edcc95040_0 .net *"_ivl_7", 0 0, L_0000024edcd4b350;  1 drivers
v0000024edcc968a0_0 .net *"_ivl_8", 0 0, L_0000024edcd4b490;  1 drivers
v0000024edcc963a0_0 .net "e0", 0 0, L_0000024edcd41e10;  alias, 1 drivers
v0000024edcc94dc0_0 .net "e1", 0 0, L_0000024edcd41e80;  alias, 1 drivers
v0000024edcc941e0_0 .net "e2", 0 0, L_0000024edcd5c860;  alias, 1 drivers
v0000024edcc94280_0 .net "e3", 0 0, L_0000024edcd5c8d0;  alias, 1 drivers
v0000024edcc94320_0 .net "op", 1 0, L_0000024edcd4b710;  alias, 1 drivers
v0000024edcc945a0_0 .net "out", 0 0, L_0000024edcd4b3f0;  alias, 1 drivers
L_0000024edcd4b170 .part L_0000024edcd4b710, 1, 1;
L_0000024edcd4b2b0 .part L_0000024edcd4b710, 0, 1;
L_0000024edcd4bb70 .functor MUXZ 1, L_0000024edcd5c860, L_0000024edcd5c8d0, L_0000024edcd4b2b0, C4<>;
L_0000024edcd4b350 .part L_0000024edcd4b710, 0, 1;
L_0000024edcd4b490 .functor MUXZ 1, L_0000024edcd41e10, L_0000024edcd41e80, L_0000024edcd4b350, C4<>;
L_0000024edcd4b3f0 .functor MUXZ 1, L_0000024edcd4b490, L_0000024edcd4bb70, L_0000024edcd4b170, C4<>;
S_0000024edcc92440 .scope module, "alu25" "unitALU" 6 46, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5c320 .functor XOR 1, L_0000024edcd4c250, L_0000024edcd4d650, C4<0>, C4<0>;
L_0000024edcd5c5c0 .functor AND 1, L_0000024edcd4cb10, L_0000024edcd4c250, C4<1>, C4<1>;
L_0000024edcd5d3c0 .functor OR 1, L_0000024edcd4cb10, L_0000024edcd4c250, C4<0>, C4<0>;
L_0000024edcd5ca20 .functor BUFZ 1, L_0000024edcd5bec0, C4<0>, C4<0>, C4<0>;
L_0000024edcd5d7b0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcca6460_0 .net "a", 0 0, L_0000024edcd4cb10;  1 drivers
v0000024edcca4660_0 .net "b", 0 0, L_0000024edcd4c250;  1 drivers
v0000024edcca51a0_0 .net "cin", 0 0, L_0000024edcd4c570;  1 drivers
v0000024edcca5920_0 .net "cout", 0 0, L_0000024edcd5d430;  1 drivers
v0000024edcca6820_0 .net "e0", 0 0, L_0000024edcd5c5c0;  1 drivers
v0000024edcca54c0_0 .net "e1", 0 0, L_0000024edcd5d3c0;  1 drivers
v0000024edcca5380_0 .net "e2", 0 0, L_0000024edcd5bec0;  1 drivers
v0000024edcca4ca0_0 .net "e3", 0 0, L_0000024edcd5d7b0;  1 drivers
v0000024edcca4160_0 .net "inv", 0 0, L_0000024edcd4d650;  1 drivers
v0000024edcca4200_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcca4480_0 .net "sel", 1 0, L_0000024edcd4dfb0;  1 drivers
v0000024edcca4520_0 .net "set", 0 0, L_0000024edcd5ca20;  1 drivers
v0000024edcca5740_0 .net "sum", 0 0, L_0000024edcd4dc90;  1 drivers
v0000024edcca5ec0_0 .net "xb", 0 0, L_0000024edcd5c320;  1 drivers
S_0000024edccad100 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edcc92440;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5d660 .functor XOR 1, L_0000024edcd4cb10, L_0000024edcd5c320, C4<0>, C4<0>;
L_0000024edcd5d9e0 .functor AND 1, L_0000024edcd4cb10, L_0000024edcd5c320, C4<1>, C4<1>;
L_0000024edcd5cf60 .functor AND 1, L_0000024edcd5d660, L_0000024edcd4c570, C4<1>, C4<1>;
L_0000024edcd5d430 .functor OR 1, L_0000024edcd5d9e0, L_0000024edcd5cf60, C4<0>, C4<0>;
L_0000024edcd5bec0 .functor XOR 1, L_0000024edcd5d660, L_0000024edcd4c570, C4<0>, C4<0>;
v0000024edcca4340_0 .net "a", 0 0, L_0000024edcd4cb10;  alias, 1 drivers
v0000024edcca4f20_0 .net "b", 0 0, L_0000024edcd5c320;  alias, 1 drivers
v0000024edcca5060_0 .net "c", 0 0, L_0000024edcd4c570;  alias, 1 drivers
v0000024edcca60a0_0 .net "cout", 0 0, L_0000024edcd5d430;  alias, 1 drivers
v0000024edcca6500_0 .net "e1", 0 0, L_0000024edcd5d660;  1 drivers
v0000024edcca5240_0 .net "e2", 0 0, L_0000024edcd5d9e0;  1 drivers
v0000024edcca47a0_0 .net "e3", 0 0, L_0000024edcd5cf60;  1 drivers
v0000024edcca5f60_0 .net "sum", 0 0, L_0000024edcd5bec0;  alias, 1 drivers
S_0000024edccad8d0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edcc92440;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcca6280_0 .net *"_ivl_1", 0 0, L_0000024edcd4bfd0;  1 drivers
v0000024edcca42a0_0 .net *"_ivl_3", 0 0, L_0000024edcd4c070;  1 drivers
v0000024edcca66e0_0 .net *"_ivl_4", 0 0, L_0000024edcd49b90;  1 drivers
v0000024edcca59c0_0 .net *"_ivl_7", 0 0, L_0000024edcd49c30;  1 drivers
v0000024edcca4e80_0 .net *"_ivl_8", 0 0, L_0000024edcd4e050;  1 drivers
v0000024edcca5100_0 .net "e0", 0 0, L_0000024edcd5c5c0;  alias, 1 drivers
v0000024edcca6320_0 .net "e1", 0 0, L_0000024edcd5d3c0;  alias, 1 drivers
v0000024edcca6780_0 .net "e2", 0 0, L_0000024edcd5bec0;  alias, 1 drivers
v0000024edcca6000_0 .net "e3", 0 0, L_0000024edcd5d7b0;  alias, 1 drivers
v0000024edcca56a0_0 .net "op", 1 0, L_0000024edcd4dfb0;  alias, 1 drivers
v0000024edcca52e0_0 .net "out", 0 0, L_0000024edcd4dc90;  alias, 1 drivers
L_0000024edcd4bfd0 .part L_0000024edcd4dfb0, 1, 1;
L_0000024edcd4c070 .part L_0000024edcd4dfb0, 0, 1;
L_0000024edcd49b90 .functor MUXZ 1, L_0000024edcd5bec0, L_0000024edcd5d7b0, L_0000024edcd4c070, C4<>;
L_0000024edcd49c30 .part L_0000024edcd4dfb0, 0, 1;
L_0000024edcd4e050 .functor MUXZ 1, L_0000024edcd5c5c0, L_0000024edcd5d3c0, L_0000024edcd49c30, C4<>;
L_0000024edcd4dc90 .functor MUXZ 1, L_0000024edcd4e050, L_0000024edcd49b90, L_0000024edcd4bfd0, C4<>;
S_0000024edccacc50 .scope module, "alu26" "unitALU" 6 47, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5d6d0 .functor XOR 1, L_0000024edcd4dbf0, L_0000024edcd4ced0, C4<0>, C4<0>;
L_0000024edcd5cfd0 .functor AND 1, L_0000024edcd4e690, L_0000024edcd4dbf0, C4<1>, C4<1>;
L_0000024edcd5bf30 .functor OR 1, L_0000024edcd4e690, L_0000024edcd4dbf0, C4<0>, C4<0>;
L_0000024edcd5cbe0 .functor BUFZ 1, L_0000024edcd5c630, C4<0>, C4<0>, C4<0>;
L_0000024edcd5cc50 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcca5e20_0 .net "a", 0 0, L_0000024edcd4e690;  1 drivers
v0000024edcca8bc0_0 .net "b", 0 0, L_0000024edcd4dbf0;  1 drivers
v0000024edcca8d00_0 .net "cin", 0 0, L_0000024edcd4d330;  1 drivers
v0000024edcca8da0_0 .net "cout", 0 0, L_0000024edcd5c080;  1 drivers
v0000024edcca7900_0 .net "e0", 0 0, L_0000024edcd5cfd0;  1 drivers
v0000024edcca79a0_0 .net "e1", 0 0, L_0000024edcd5bf30;  1 drivers
v0000024edcca7220_0 .net "e2", 0 0, L_0000024edcd5c630;  1 drivers
v0000024edcca8440_0 .net "e3", 0 0, L_0000024edcd5cc50;  1 drivers
v0000024edcca7d60_0 .net "inv", 0 0, L_0000024edcd4ced0;  1 drivers
v0000024edcca7c20_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcca6be0_0 .net "sel", 1 0, L_0000024edcd4c890;  1 drivers
v0000024edcca6c80_0 .net "set", 0 0, L_0000024edcd5cbe0;  1 drivers
v0000024edcca7cc0_0 .net "sum", 0 0, L_0000024edcd4d970;  1 drivers
v0000024edcca7a40_0 .net "xb", 0 0, L_0000024edcd5d6d0;  1 drivers
S_0000024edccad740 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccacc50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5c940 .functor XOR 1, L_0000024edcd4e690, L_0000024edcd5d6d0, C4<0>, C4<0>;
L_0000024edcd5bfa0 .functor AND 1, L_0000024edcd4e690, L_0000024edcd5d6d0, C4<1>, C4<1>;
L_0000024edcd5c710 .functor AND 1, L_0000024edcd5c940, L_0000024edcd4d330, C4<1>, C4<1>;
L_0000024edcd5c080 .functor OR 1, L_0000024edcd5bfa0, L_0000024edcd5c710, C4<0>, C4<0>;
L_0000024edcd5c630 .functor XOR 1, L_0000024edcd5c940, L_0000024edcd4d330, C4<0>, C4<0>;
v0000024edcca5560_0 .net "a", 0 0, L_0000024edcd4e690;  alias, 1 drivers
v0000024edcca4700_0 .net "b", 0 0, L_0000024edcd5d6d0;  alias, 1 drivers
v0000024edcca4840_0 .net "c", 0 0, L_0000024edcd4d330;  alias, 1 drivers
v0000024edcca5600_0 .net "cout", 0 0, L_0000024edcd5c080;  alias, 1 drivers
v0000024edcca48e0_0 .net "e1", 0 0, L_0000024edcd5c940;  1 drivers
v0000024edcca4980_0 .net "e2", 0 0, L_0000024edcd5bfa0;  1 drivers
v0000024edcca57e0_0 .net "e3", 0 0, L_0000024edcd5c710;  1 drivers
v0000024edcca5880_0 .net "sum", 0 0, L_0000024edcd5c630;  alias, 1 drivers
S_0000024edccada60 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccacc50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcca4a20_0 .net *"_ivl_1", 0 0, L_0000024edcd4d8d0;  1 drivers
v0000024edcca4ac0_0 .net *"_ivl_3", 0 0, L_0000024edcd4c610;  1 drivers
v0000024edcca5a60_0 .net *"_ivl_4", 0 0, L_0000024edcd4e0f0;  1 drivers
v0000024edcca4b60_0 .net *"_ivl_7", 0 0, L_0000024edcd4ccf0;  1 drivers
v0000024edcca5b00_0 .net *"_ivl_8", 0 0, L_0000024edcd4e7d0;  1 drivers
v0000024edcca5ba0_0 .net "e0", 0 0, L_0000024edcd5cfd0;  alias, 1 drivers
v0000024edcca5c40_0 .net "e1", 0 0, L_0000024edcd5bf30;  alias, 1 drivers
v0000024edcca4d40_0 .net "e2", 0 0, L_0000024edcd5c630;  alias, 1 drivers
v0000024edcca5ce0_0 .net "e3", 0 0, L_0000024edcd5cc50;  alias, 1 drivers
v0000024edcca4de0_0 .net "op", 1 0, L_0000024edcd4c890;  alias, 1 drivers
v0000024edcca5d80_0 .net "out", 0 0, L_0000024edcd4d970;  alias, 1 drivers
L_0000024edcd4d8d0 .part L_0000024edcd4c890, 1, 1;
L_0000024edcd4c610 .part L_0000024edcd4c890, 0, 1;
L_0000024edcd4e0f0 .functor MUXZ 1, L_0000024edcd5c630, L_0000024edcd5cc50, L_0000024edcd4c610, C4<>;
L_0000024edcd4ccf0 .part L_0000024edcd4c890, 0, 1;
L_0000024edcd4e7d0 .functor MUXZ 1, L_0000024edcd5cfd0, L_0000024edcd5bf30, L_0000024edcd4ccf0, C4<>;
L_0000024edcd4d970 .functor MUXZ 1, L_0000024edcd4e7d0, L_0000024edcd4e0f0, L_0000024edcd4d8d0, C4<>;
S_0000024edccac160 .scope module, "alu27" "unitALU" 6 48, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5cb00 .functor XOR 1, L_0000024edcd4df10, L_0000024edcd4e910, C4<0>, C4<0>;
L_0000024edcd5c6a0 .functor AND 1, L_0000024edcd4c2f0, L_0000024edcd4df10, C4<1>, C4<1>;
L_0000024edcd5cd30 .functor OR 1, L_0000024edcd4c2f0, L_0000024edcd4df10, C4<0>, C4<0>;
L_0000024edcd5d270 .functor BUFZ 1, L_0000024edcd5cda0, C4<0>, C4<0>, C4<0>;
L_0000024edcd5d510 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcca6d20_0 .net "a", 0 0, L_0000024edcd4c2f0;  1 drivers
v0000024edcca8300_0 .net "b", 0 0, L_0000024edcd4df10;  1 drivers
v0000024edcca8800_0 .net "cin", 0 0, L_0000024edcd4e550;  1 drivers
v0000024edcca8c60_0 .net "cout", 0 0, L_0000024edcd5cef0;  1 drivers
v0000024edcca83a0_0 .net "e0", 0 0, L_0000024edcd5c6a0;  1 drivers
v0000024edcca90c0_0 .net "e1", 0 0, L_0000024edcd5cd30;  1 drivers
v0000024edcca88a0_0 .net "e2", 0 0, L_0000024edcd5cda0;  1 drivers
v0000024edcca7fe0_0 .net "e3", 0 0, L_0000024edcd5d510;  1 drivers
v0000024edcca7360_0 .net "inv", 0 0, L_0000024edcd4e910;  1 drivers
v0000024edcca8940_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edcca8080_0 .net "sel", 1 0, L_0000024edcd4e230;  1 drivers
v0000024edcca8120_0 .net "set", 0 0, L_0000024edcd5d270;  1 drivers
v0000024edcca8620_0 .net "sum", 0 0, L_0000024edcd4d830;  1 drivers
v0000024edcca6dc0_0 .net "xb", 0 0, L_0000024edcd5cb00;  1 drivers
S_0000024edccadbf0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccac160;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5d820 .functor XOR 1, L_0000024edcd4c2f0, L_0000024edcd5cb00, C4<0>, C4<0>;
L_0000024edcd5c400 .functor AND 1, L_0000024edcd4c2f0, L_0000024edcd5cb00, C4<1>, C4<1>;
L_0000024edcd5c1d0 .functor AND 1, L_0000024edcd5d820, L_0000024edcd4e550, C4<1>, C4<1>;
L_0000024edcd5cef0 .functor OR 1, L_0000024edcd5c400, L_0000024edcd5c1d0, C4<0>, C4<0>;
L_0000024edcd5cda0 .functor XOR 1, L_0000024edcd5d820, L_0000024edcd4e550, C4<0>, C4<0>;
v0000024edcca7720_0 .net "a", 0 0, L_0000024edcd4c2f0;  alias, 1 drivers
v0000024edcca7860_0 .net "b", 0 0, L_0000024edcd5cb00;  alias, 1 drivers
v0000024edcca6f00_0 .net "c", 0 0, L_0000024edcd4e550;  alias, 1 drivers
v0000024edcca8b20_0 .net "cout", 0 0, L_0000024edcd5cef0;  alias, 1 drivers
v0000024edcca8260_0 .net "e1", 0 0, L_0000024edcd5d820;  1 drivers
v0000024edcca6960_0 .net "e2", 0 0, L_0000024edcd5c400;  1 drivers
v0000024edcca8760_0 .net "e3", 0 0, L_0000024edcd5c1d0;  1 drivers
v0000024edcca8580_0 .net "sum", 0 0, L_0000024edcd5cda0;  alias, 1 drivers
S_0000024edccac610 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccac160;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcca84e0_0 .net *"_ivl_1", 0 0, L_0000024edcd4e730;  1 drivers
v0000024edcca7540_0 .net *"_ivl_3", 0 0, L_0000024edcd4e190;  1 drivers
v0000024edcca7f40_0 .net *"_ivl_4", 0 0, L_0000024edcd4e5f0;  1 drivers
v0000024edcca7ae0_0 .net *"_ivl_7", 0 0, L_0000024edcd4d0b0;  1 drivers
v0000024edcca86c0_0 .net *"_ivl_8", 0 0, L_0000024edcd4cf70;  1 drivers
v0000024edcca81c0_0 .net "e0", 0 0, L_0000024edcd5c6a0;  alias, 1 drivers
v0000024edcca7b80_0 .net "e1", 0 0, L_0000024edcd5cd30;  alias, 1 drivers
v0000024edcca7e00_0 .net "e2", 0 0, L_0000024edcd5cda0;  alias, 1 drivers
v0000024edcca7ea0_0 .net "e3", 0 0, L_0000024edcd5d510;  alias, 1 drivers
v0000024edcca72c0_0 .net "op", 1 0, L_0000024edcd4e230;  alias, 1 drivers
v0000024edcca8e40_0 .net "out", 0 0, L_0000024edcd4d830;  alias, 1 drivers
L_0000024edcd4e730 .part L_0000024edcd4e230, 1, 1;
L_0000024edcd4e190 .part L_0000024edcd4e230, 0, 1;
L_0000024edcd4e5f0 .functor MUXZ 1, L_0000024edcd5cda0, L_0000024edcd5d510, L_0000024edcd4e190, C4<>;
L_0000024edcd4d0b0 .part L_0000024edcd4e230, 0, 1;
L_0000024edcd4cf70 .functor MUXZ 1, L_0000024edcd5c6a0, L_0000024edcd5cd30, L_0000024edcd4d0b0, C4<>;
L_0000024edcd4d830 .functor MUXZ 1, L_0000024edcd4cf70, L_0000024edcd4e5f0, L_0000024edcd4e730, C4<>;
S_0000024edccac930 .scope module, "alu28" "unitALU" 6 49, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5be50 .functor XOR 1, L_0000024edcd4e410, L_0000024edcd4dd30, C4<0>, C4<0>;
L_0000024edcd5c780 .functor AND 1, L_0000024edcd4cbb0, L_0000024edcd4e410, C4<1>, C4<1>;
L_0000024edcd5d2e0 .functor OR 1, L_0000024edcd4cbb0, L_0000024edcd4e410, C4<0>, C4<0>;
L_0000024edcd5c390 .functor BUFZ 1, L_0000024edcd5ca90, C4<0>, C4<0>, C4<0>;
L_0000024edcd5cb70 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccaa240_0 .net "a", 0 0, L_0000024edcd4cbb0;  1 drivers
v0000024edccaa880_0 .net "b", 0 0, L_0000024edcd4e410;  1 drivers
v0000024edcca95c0_0 .net "cin", 0 0, L_0000024edcd4dab0;  1 drivers
v0000024edcca9200_0 .net "cout", 0 0, L_0000024edcd5d4a0;  1 drivers
v0000024edccaa060_0 .net "e0", 0 0, L_0000024edcd5c780;  1 drivers
v0000024edccab320_0 .net "e1", 0 0, L_0000024edcd5d2e0;  1 drivers
v0000024edcca9660_0 .net "e2", 0 0, L_0000024edcd5ca90;  1 drivers
v0000024edcca9f20_0 .net "e3", 0 0, L_0000024edcd5cb70;  1 drivers
v0000024edccab6e0_0 .net "inv", 0 0, L_0000024edcd4dd30;  1 drivers
v0000024edccab640_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccab820_0 .net "sel", 1 0, L_0000024edcd4cc50;  1 drivers
v0000024edccaa420_0 .net "set", 0 0, L_0000024edcd5c390;  1 drivers
v0000024edcca9fc0_0 .net "sum", 0 0, L_0000024edcd4e870;  1 drivers
v0000024edcca9c00_0 .net "xb", 0 0, L_0000024edcd5be50;  1 drivers
S_0000024edccad420 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccac930;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5c550 .functor XOR 1, L_0000024edcd4cbb0, L_0000024edcd5be50, C4<0>, C4<0>;
L_0000024edcd5c0f0 .functor AND 1, L_0000024edcd4cbb0, L_0000024edcd5be50, C4<1>, C4<1>;
L_0000024edcd5d040 .functor AND 1, L_0000024edcd5c550, L_0000024edcd4dab0, C4<1>, C4<1>;
L_0000024edcd5d4a0 .functor OR 1, L_0000024edcd5c0f0, L_0000024edcd5d040, C4<0>, C4<0>;
L_0000024edcd5ca90 .functor XOR 1, L_0000024edcd5c550, L_0000024edcd4dab0, C4<0>, C4<0>;
v0000024edcca89e0_0 .net "a", 0 0, L_0000024edcd4cbb0;  alias, 1 drivers
v0000024edcca8a80_0 .net "b", 0 0, L_0000024edcd5be50;  alias, 1 drivers
v0000024edcca6e60_0 .net "c", 0 0, L_0000024edcd4dab0;  alias, 1 drivers
v0000024edcca8ee0_0 .net "cout", 0 0, L_0000024edcd5d4a0;  alias, 1 drivers
v0000024edcca8f80_0 .net "e1", 0 0, L_0000024edcd5c550;  1 drivers
v0000024edcca9020_0 .net "e2", 0 0, L_0000024edcd5c0f0;  1 drivers
v0000024edcca6a00_0 .net "e3", 0 0, L_0000024edcd5d040;  1 drivers
v0000024edcca6aa0_0 .net "sum", 0 0, L_0000024edcd5ca90;  alias, 1 drivers
S_0000024edccadd80 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccac930;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcca6b40_0 .net *"_ivl_1", 0 0, L_0000024edcd4e2d0;  1 drivers
v0000024edcca6fa0_0 .net *"_ivl_3", 0 0, L_0000024edcd4d150;  1 drivers
v0000024edcca7040_0 .net *"_ivl_4", 0 0, L_0000024edcd4e9b0;  1 drivers
v0000024edcca70e0_0 .net *"_ivl_7", 0 0, L_0000024edcd4d470;  1 drivers
v0000024edcca7180_0 .net *"_ivl_8", 0 0, L_0000024edcd4da10;  1 drivers
v0000024edcca7400_0 .net "e0", 0 0, L_0000024edcd5c780;  alias, 1 drivers
v0000024edcca74a0_0 .net "e1", 0 0, L_0000024edcd5d2e0;  alias, 1 drivers
v0000024edcca7680_0 .net "e2", 0 0, L_0000024edcd5ca90;  alias, 1 drivers
v0000024edccaa9c0_0 .net "e3", 0 0, L_0000024edcd5cb70;  alias, 1 drivers
v0000024edcca9e80_0 .net "op", 1 0, L_0000024edcd4cc50;  alias, 1 drivers
v0000024edccaaf60_0 .net "out", 0 0, L_0000024edcd4e870;  alias, 1 drivers
L_0000024edcd4e2d0 .part L_0000024edcd4cc50, 1, 1;
L_0000024edcd4d150 .part L_0000024edcd4cc50, 0, 1;
L_0000024edcd4e9b0 .functor MUXZ 1, L_0000024edcd5ca90, L_0000024edcd5cb70, L_0000024edcd4d150, C4<>;
L_0000024edcd4d470 .part L_0000024edcd4cc50, 0, 1;
L_0000024edcd4da10 .functor MUXZ 1, L_0000024edcd5c780, L_0000024edcd5d2e0, L_0000024edcd4d470, C4<>;
L_0000024edcd4e870 .functor MUXZ 1, L_0000024edcd4da10, L_0000024edcd4e9b0, L_0000024edcd4e2d0, C4<>;
S_0000024edccadf10 .scope module, "alu29" "unitALU" 6 50, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5d0b0 .functor XOR 1, L_0000024edcd4cd90, L_0000024edcd4ce30, C4<0>, C4<0>;
L_0000024edcd5c2b0 .functor AND 1, L_0000024edcd4c7f0, L_0000024edcd4cd90, C4<1>, C4<1>;
L_0000024edcd5c7f0 .functor OR 1, L_0000024edcd4c7f0, L_0000024edcd4cd90, C4<0>, C4<0>;
L_0000024edcd5ce80 .functor BUFZ 1, L_0000024edcd5d120, C4<0>, C4<0>, C4<0>;
L_0000024edcd5c9b0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edcca98e0_0 .net "a", 0 0, L_0000024edcd4c7f0;  1 drivers
v0000024edccaa380_0 .net "b", 0 0, L_0000024edcd4cd90;  1 drivers
v0000024edccaa100_0 .net "cin", 0 0, L_0000024edcd4c9d0;  1 drivers
v0000024edcca9d40_0 .net "cout", 0 0, L_0000024edcd5c4e0;  1 drivers
v0000024edcca9520_0 .net "e0", 0 0, L_0000024edcd5c2b0;  1 drivers
v0000024edccaa2e0_0 .net "e1", 0 0, L_0000024edcd5c7f0;  1 drivers
v0000024edccab460_0 .net "e2", 0 0, L_0000024edcd5d120;  1 drivers
v0000024edccaa560_0 .net "e3", 0 0, L_0000024edcd5c9b0;  1 drivers
v0000024edcca9980_0 .net "inv", 0 0, L_0000024edcd4ce30;  1 drivers
v0000024edcca9a20_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccab500_0 .net "sel", 1 0, L_0000024edcd4ddd0;  1 drivers
v0000024edccab140_0 .net "set", 0 0, L_0000024edcd5ce80;  1 drivers
v0000024edccab0a0_0 .net "sum", 0 0, L_0000024edcd4c6b0;  1 drivers
v0000024edccab1e0_0 .net "xb", 0 0, L_0000024edcd5d0b0;  1 drivers
S_0000024edccac2f0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccadf10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5d580 .functor XOR 1, L_0000024edcd4c7f0, L_0000024edcd5d0b0, C4<0>, C4<0>;
L_0000024edcd5d970 .functor AND 1, L_0000024edcd4c7f0, L_0000024edcd5d0b0, C4<1>, C4<1>;
L_0000024edcd5c470 .functor AND 1, L_0000024edcd5d580, L_0000024edcd4c9d0, C4<1>, C4<1>;
L_0000024edcd5c4e0 .functor OR 1, L_0000024edcd5d970, L_0000024edcd5c470, C4<0>, C4<0>;
L_0000024edcd5d120 .functor XOR 1, L_0000024edcd5d580, L_0000024edcd4c9d0, C4<0>, C4<0>;
v0000024edcca92a0_0 .net "a", 0 0, L_0000024edcd4c7f0;  alias, 1 drivers
v0000024edccab5a0_0 .net "b", 0 0, L_0000024edcd5d0b0;  alias, 1 drivers
v0000024edcca9340_0 .net "c", 0 0, L_0000024edcd4c9d0;  alias, 1 drivers
v0000024edccaa7e0_0 .net "cout", 0 0, L_0000024edcd5c4e0;  alias, 1 drivers
v0000024edcca9de0_0 .net "e1", 0 0, L_0000024edcd5d580;  1 drivers
v0000024edccaa920_0 .net "e2", 0 0, L_0000024edcd5d970;  1 drivers
v0000024edcca9700_0 .net "e3", 0 0, L_0000024edcd5c470;  1 drivers
v0000024edccaaa60_0 .net "sum", 0 0, L_0000024edcd5d120;  alias, 1 drivers
S_0000024edccad290 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccadf10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edcca93e0_0 .net *"_ivl_1", 0 0, L_0000024edcd4c390;  1 drivers
v0000024edccaa4c0_0 .net *"_ivl_3", 0 0, L_0000024edcd4c930;  1 drivers
v0000024edccaa1a0_0 .net *"_ivl_4", 0 0, L_0000024edcd4c750;  1 drivers
v0000024edcca97a0_0 .net *"_ivl_7", 0 0, L_0000024edcd4c430;  1 drivers
v0000024edcca9840_0 .net *"_ivl_8", 0 0, L_0000024edcd4db50;  1 drivers
v0000024edcca9ca0_0 .net "e0", 0 0, L_0000024edcd5c2b0;  alias, 1 drivers
v0000024edccab8c0_0 .net "e1", 0 0, L_0000024edcd5c7f0;  alias, 1 drivers
v0000024edccab780_0 .net "e2", 0 0, L_0000024edcd5d120;  alias, 1 drivers
v0000024edccab000_0 .net "e3", 0 0, L_0000024edcd5c9b0;  alias, 1 drivers
v0000024edccaab00_0 .net "op", 1 0, L_0000024edcd4ddd0;  alias, 1 drivers
v0000024edcca9480_0 .net "out", 0 0, L_0000024edcd4c6b0;  alias, 1 drivers
L_0000024edcd4c390 .part L_0000024edcd4ddd0, 1, 1;
L_0000024edcd4c930 .part L_0000024edcd4ddd0, 0, 1;
L_0000024edcd4c750 .functor MUXZ 1, L_0000024edcd5d120, L_0000024edcd5c9b0, L_0000024edcd4c930, C4<>;
L_0000024edcd4c430 .part L_0000024edcd4ddd0, 0, 1;
L_0000024edcd4db50 .functor MUXZ 1, L_0000024edcd5c2b0, L_0000024edcd5c7f0, L_0000024edcd4c430, C4<>;
L_0000024edcd4c6b0 .functor MUXZ 1, L_0000024edcd4db50, L_0000024edcd4c750, L_0000024edcd4c390, C4<>;
S_0000024edccacde0 .scope module, "alu3" "unitALU" 6 24, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3f850 .functor XOR 1, L_0000024edccd4090, L_0000024edccd3c30, C4<0>, C4<0>;
L_0000024edcd3ef20 .functor AND 1, L_0000024edccd32d0, L_0000024edccd4090, C4<1>, C4<1>;
L_0000024edcd3e900 .functor OR 1, L_0000024edccd32d0, L_0000024edccd4090, C4<0>, C4<0>;
L_0000024edcd3f9a0 .functor BUFZ 1, L_0000024edcd3f070, C4<0>, C4<0>, C4<0>;
L_0000024edcd3e970 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccac040_0 .net "a", 0 0, L_0000024edccd32d0;  1 drivers
v0000024edccabdc0_0 .net "b", 0 0, L_0000024edccd4090;  1 drivers
v0000024edccab960_0 .net "cin", 0 0, L_0000024edccd2290;  1 drivers
v0000024edccabfa0_0 .net "cout", 0 0, L_0000024edcd3e430;  1 drivers
v0000024edccabd20_0 .net "e0", 0 0, L_0000024edcd3ef20;  1 drivers
v0000024edccb6570_0 .net "e1", 0 0, L_0000024edcd3e900;  1 drivers
v0000024edccb64d0_0 .net "e2", 0 0, L_0000024edcd3f070;  1 drivers
v0000024edccb87d0_0 .net "e3", 0 0, L_0000024edcd3e970;  1 drivers
v0000024edccb7f10_0 .net "inv", 0 0, L_0000024edccd3c30;  1 drivers
v0000024edccb6430_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccb6610_0 .net "sel", 1 0, L_0000024edccd37d0;  1 drivers
v0000024edccb6cf0_0 .net "set", 0 0, L_0000024edcd3f9a0;  1 drivers
v0000024edccb7fb0_0 .net "sum", 0 0, L_0000024edccd2330;  1 drivers
v0000024edccb7a10_0 .net "xb", 0 0, L_0000024edcd3f850;  1 drivers
S_0000024edccac480 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccacde0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3ea50 .functor XOR 1, L_0000024edccd32d0, L_0000024edcd3f850, C4<0>, C4<0>;
L_0000024edcd3ed60 .functor AND 1, L_0000024edccd32d0, L_0000024edcd3f850, C4<1>, C4<1>;
L_0000024edcd3e5f0 .functor AND 1, L_0000024edcd3ea50, L_0000024edccd2290, C4<1>, C4<1>;
L_0000024edcd3e430 .functor OR 1, L_0000024edcd3ed60, L_0000024edcd3e5f0, C4<0>, C4<0>;
L_0000024edcd3f070 .functor XOR 1, L_0000024edcd3ea50, L_0000024edccd2290, C4<0>, C4<0>;
v0000024edcca9ac0_0 .net "a", 0 0, L_0000024edccd32d0;  alias, 1 drivers
v0000024edcca9b60_0 .net "b", 0 0, L_0000024edcd3f850;  alias, 1 drivers
v0000024edccaaec0_0 .net "c", 0 0, L_0000024edccd2290;  alias, 1 drivers
v0000024edccaa600_0 .net "cout", 0 0, L_0000024edcd3e430;  alias, 1 drivers
v0000024edccaa6a0_0 .net "e1", 0 0, L_0000024edcd3ea50;  1 drivers
v0000024edccaa740_0 .net "e2", 0 0, L_0000024edcd3ed60;  1 drivers
v0000024edccaaba0_0 .net "e3", 0 0, L_0000024edcd3e5f0;  1 drivers
v0000024edccaac40_0 .net "sum", 0 0, L_0000024edcd3f070;  alias, 1 drivers
S_0000024edccacac0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccacde0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccab280_0 .net *"_ivl_1", 0 0, L_0000024edccd3ff0;  1 drivers
v0000024edccaace0_0 .net *"_ivl_3", 0 0, L_0000024edccd34b0;  1 drivers
v0000024edccaad80_0 .net *"_ivl_4", 0 0, L_0000024edccd21f0;  1 drivers
v0000024edccaae20_0 .net *"_ivl_7", 0 0, L_0000024edccd3230;  1 drivers
v0000024edccabaa0_0 .net *"_ivl_8", 0 0, L_0000024edccd43b0;  1 drivers
v0000024edccaba00_0 .net "e0", 0 0, L_0000024edcd3ef20;  alias, 1 drivers
v0000024edccabe60_0 .net "e1", 0 0, L_0000024edcd3e900;  alias, 1 drivers
v0000024edccabf00_0 .net "e2", 0 0, L_0000024edcd3f070;  alias, 1 drivers
v0000024edccabb40_0 .net "e3", 0 0, L_0000024edcd3e970;  alias, 1 drivers
v0000024edccabbe0_0 .net "op", 1 0, L_0000024edccd37d0;  alias, 1 drivers
v0000024edccabc80_0 .net "out", 0 0, L_0000024edccd2330;  alias, 1 drivers
L_0000024edccd3ff0 .part L_0000024edccd37d0, 1, 1;
L_0000024edccd34b0 .part L_0000024edccd37d0, 0, 1;
L_0000024edccd21f0 .functor MUXZ 1, L_0000024edcd3f070, L_0000024edcd3e970, L_0000024edccd34b0, C4<>;
L_0000024edccd3230 .part L_0000024edccd37d0, 0, 1;
L_0000024edccd43b0 .functor MUXZ 1, L_0000024edcd3ef20, L_0000024edcd3e900, L_0000024edccd3230, C4<>;
L_0000024edccd2330 .functor MUXZ 1, L_0000024edccd43b0, L_0000024edccd21f0, L_0000024edccd3ff0, C4<>;
S_0000024edccacf70 .scope module, "alu30" "unitALU" 6 51, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5d740 .functor XOR 1, L_0000024edcd4d3d0, L_0000024edcd4d5b0, C4<0>, C4<0>;
L_0000024edcd5c240 .functor AND 1, L_0000024edcd4e4b0, L_0000024edcd4d3d0, C4<1>, C4<1>;
L_0000024edcd5ccc0 .functor OR 1, L_0000024edcd4e4b0, L_0000024edcd4d3d0, C4<0>, C4<0>;
L_0000024edcd5d900 .functor BUFZ 1, L_0000024edcd5d200, C4<0>, C4<0>, C4<0>;
L_0000024edcd5dc80 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccb67f0_0 .net "a", 0 0, L_0000024edcd4e4b0;  1 drivers
v0000024edccb6890_0 .net "b", 0 0, L_0000024edcd4d3d0;  1 drivers
v0000024edccb6930_0 .net "cin", 0 0, L_0000024edcd4c4d0;  1 drivers
v0000024edccb70b0_0 .net "cout", 0 0, L_0000024edcd5c160;  1 drivers
v0000024edccb7150_0 .net "e0", 0 0, L_0000024edcd5c240;  1 drivers
v0000024edccb6c50_0 .net "e1", 0 0, L_0000024edcd5ccc0;  1 drivers
v0000024edccb6ed0_0 .net "e2", 0 0, L_0000024edcd5d200;  1 drivers
v0000024edccb6a70_0 .net "e3", 0 0, L_0000024edcd5dc80;  1 drivers
v0000024edccb7790_0 .net "inv", 0 0, L_0000024edcd4d5b0;  1 drivers
v0000024edccb8190_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccb6f70_0 .net "sel", 1 0, L_0000024edcd4d510;  1 drivers
v0000024edccb7330_0 .net "set", 0 0, L_0000024edcd5d900;  1 drivers
v0000024edccb7bf0_0 .net "sum", 0 0, L_0000024edcd4d1f0;  1 drivers
v0000024edccb7470_0 .net "xb", 0 0, L_0000024edcd5d740;  1 drivers
S_0000024edccac7a0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccacf70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5d890 .functor XOR 1, L_0000024edcd4e4b0, L_0000024edcd5d740, C4<0>, C4<0>;
L_0000024edcd5ce10 .functor AND 1, L_0000024edcd4e4b0, L_0000024edcd5d740, C4<1>, C4<1>;
L_0000024edcd5d190 .functor AND 1, L_0000024edcd5d890, L_0000024edcd4c4d0, C4<1>, C4<1>;
L_0000024edcd5c160 .functor OR 1, L_0000024edcd5ce10, L_0000024edcd5d190, C4<0>, C4<0>;
L_0000024edcd5d200 .functor XOR 1, L_0000024edcd5d890, L_0000024edcd4c4d0, C4<0>, C4<0>;
v0000024edccb73d0_0 .net "a", 0 0, L_0000024edcd4e4b0;  alias, 1 drivers
v0000024edccb7ab0_0 .net "b", 0 0, L_0000024edcd5d740;  alias, 1 drivers
v0000024edccb71f0_0 .net "c", 0 0, L_0000024edcd4c4d0;  alias, 1 drivers
v0000024edccb6b10_0 .net "cout", 0 0, L_0000024edcd5c160;  alias, 1 drivers
v0000024edccb8550_0 .net "e1", 0 0, L_0000024edcd5d890;  1 drivers
v0000024edccb6bb0_0 .net "e2", 0 0, L_0000024edcd5ce10;  1 drivers
v0000024edccb8730_0 .net "e3", 0 0, L_0000024edcd5d190;  1 drivers
v0000024edccb6e30_0 .net "sum", 0 0, L_0000024edcd5d200;  alias, 1 drivers
S_0000024edccad5b0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccacf70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccb7b50_0 .net *"_ivl_1", 0 0, L_0000024edcd4de70;  1 drivers
v0000024edccb8370_0 .net *"_ivl_3", 0 0, L_0000024edcd4e370;  1 drivers
v0000024edccb61b0_0 .net *"_ivl_4", 0 0, L_0000024edcd4ca70;  1 drivers
v0000024edccb69d0_0 .net *"_ivl_7", 0 0, L_0000024edcd4d010;  1 drivers
v0000024edccb6d90_0 .net *"_ivl_8", 0 0, L_0000024edcd4d6f0;  1 drivers
v0000024edccb7290_0 .net "e0", 0 0, L_0000024edcd5c240;  alias, 1 drivers
v0000024edccb66b0_0 .net "e1", 0 0, L_0000024edcd5ccc0;  alias, 1 drivers
v0000024edccb7d30_0 .net "e2", 0 0, L_0000024edcd5d200;  alias, 1 drivers
v0000024edccb80f0_0 .net "e3", 0 0, L_0000024edcd5dc80;  alias, 1 drivers
v0000024edccb6750_0 .net "op", 1 0, L_0000024edcd4d510;  alias, 1 drivers
v0000024edccb7010_0 .net "out", 0 0, L_0000024edcd4d1f0;  alias, 1 drivers
L_0000024edcd4de70 .part L_0000024edcd4d510, 1, 1;
L_0000024edcd4e370 .part L_0000024edcd4d510, 0, 1;
L_0000024edcd4ca70 .functor MUXZ 1, L_0000024edcd5d200, L_0000024edcd5dc80, L_0000024edcd4e370, C4<>;
L_0000024edcd4d010 .part L_0000024edcd4d510, 0, 1;
L_0000024edcd4d6f0 .functor MUXZ 1, L_0000024edcd5c240, L_0000024edcd5ccc0, L_0000024edcd4d010, C4<>;
L_0000024edcd4d1f0 .functor MUXZ 1, L_0000024edcd4d6f0, L_0000024edcd4ca70, L_0000024edcd4de70, C4<>;
S_0000024edccc6960 .scope module, "alu31" "unitALU" 6 52, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd5db30 .functor XOR 1, L_0000024edcd50e90, L_0000024edcd507b0, C4<0>, C4<0>;
L_0000024edcd5dcf0 .functor AND 1, L_0000024edcd50350, L_0000024edcd50e90, C4<1>, C4<1>;
L_0000024edcd5dd60 .functor OR 1, L_0000024edcd50350, L_0000024edcd50e90, C4<0>, C4<0>;
L_0000024edcd5e000 .functor BUFZ 1, L_0000024edcd5dba0, C4<0>, C4<0>, C4<0>;
L_0000024edcd5deb0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccb6390_0 .net "a", 0 0, L_0000024edcd50350;  1 drivers
v0000024edccb98b0_0 .net "b", 0 0, L_0000024edcd50e90;  1 drivers
v0000024edccbadf0_0 .net "cin", 0 0, L_0000024edcd4fbd0;  1 drivers
v0000024edccb9a90_0 .net "cout", 0 0, L_0000024edcd5dac0;  1 drivers
v0000024edccb8ff0_0 .net "e0", 0 0, L_0000024edcd5dcf0;  1 drivers
v0000024edccb9bd0_0 .net "e1", 0 0, L_0000024edcd5dd60;  1 drivers
v0000024edccba7b0_0 .net "e2", 0 0, L_0000024edcd5dba0;  1 drivers
v0000024edccba530_0 .net "e3", 0 0, L_0000024edcd5deb0;  1 drivers
v0000024edccb94f0_0 .net "inv", 0 0, L_0000024edcd507b0;  1 drivers
v0000024edccba850_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccbacb0_0 .net "sel", 1 0, L_0000024edcd4f130;  1 drivers
v0000024edccbad50_0 .net "set", 0 0, L_0000024edcd5e000;  alias, 1 drivers
v0000024edccb9b30_0 .net "sum", 0 0, L_0000024edcd4f450;  1 drivers
v0000024edccb8e10_0 .net "xb", 0 0, L_0000024edcd5db30;  1 drivers
S_0000024edccc7450 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc6960;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd5ddd0 .functor XOR 1, L_0000024edcd50350, L_0000024edcd5db30, C4<0>, C4<0>;
L_0000024edcd5df20 .functor AND 1, L_0000024edcd50350, L_0000024edcd5db30, C4<1>, C4<1>;
L_0000024edcd5df90 .functor AND 1, L_0000024edcd5ddd0, L_0000024edcd4fbd0, C4<1>, C4<1>;
L_0000024edcd5dac0 .functor OR 1, L_0000024edcd5df20, L_0000024edcd5df90, C4<0>, C4<0>;
L_0000024edcd5dba0 .functor XOR 1, L_0000024edcd5ddd0, L_0000024edcd4fbd0, C4<0>, C4<0>;
v0000024edccb7510_0 .net "a", 0 0, L_0000024edcd50350;  alias, 1 drivers
v0000024edccb6250_0 .net "b", 0 0, L_0000024edcd5db30;  alias, 1 drivers
v0000024edccb75b0_0 .net "c", 0 0, L_0000024edcd4fbd0;  alias, 1 drivers
v0000024edccb8410_0 .net "cout", 0 0, L_0000024edcd5dac0;  alias, 1 drivers
v0000024edccb62f0_0 .net "e1", 0 0, L_0000024edcd5ddd0;  1 drivers
v0000024edccb85f0_0 .net "e2", 0 0, L_0000024edcd5df20;  1 drivers
v0000024edccb7650_0 .net "e3", 0 0, L_0000024edcd5df90;  1 drivers
v0000024edccb76f0_0 .net "sum", 0 0, L_0000024edcd5dba0;  alias, 1 drivers
S_0000024edccc75e0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc6960;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccb7830_0 .net *"_ivl_1", 0 0, L_0000024edcd4d790;  1 drivers
v0000024edccb7c90_0 .net *"_ivl_3", 0 0, L_0000024edcd500d0;  1 drivers
v0000024edccb7dd0_0 .net *"_ivl_4", 0 0, L_0000024edcd50850;  1 drivers
v0000024edccb78d0_0 .net *"_ivl_7", 0 0, L_0000024edcd4f9f0;  1 drivers
v0000024edccb7970_0 .net *"_ivl_8", 0 0, L_0000024edcd50df0;  1 drivers
v0000024edccb7e70_0 .net "e0", 0 0, L_0000024edcd5dcf0;  alias, 1 drivers
v0000024edccb8230_0 .net "e1", 0 0, L_0000024edcd5dd60;  alias, 1 drivers
v0000024edccb82d0_0 .net "e2", 0 0, L_0000024edcd5dba0;  alias, 1 drivers
v0000024edccb84b0_0 .net "e3", 0 0, L_0000024edcd5deb0;  alias, 1 drivers
v0000024edccb8690_0 .net "op", 1 0, L_0000024edcd4f130;  alias, 1 drivers
v0000024edccb8910_0 .net "out", 0 0, L_0000024edcd4f450;  alias, 1 drivers
L_0000024edcd4d790 .part L_0000024edcd4f130, 1, 1;
L_0000024edcd500d0 .part L_0000024edcd4f130, 0, 1;
L_0000024edcd50850 .functor MUXZ 1, L_0000024edcd5dba0, L_0000024edcd5deb0, L_0000024edcd500d0, C4<>;
L_0000024edcd4f9f0 .part L_0000024edcd4f130, 0, 1;
L_0000024edcd50df0 .functor MUXZ 1, L_0000024edcd5dcf0, L_0000024edcd5dd60, L_0000024edcd4f9f0, C4<>;
L_0000024edcd4f450 .functor MUXZ 1, L_0000024edcd50df0, L_0000024edcd50850, L_0000024edcd4d790, C4<>;
S_0000024edccc6af0 .scope module, "alu4" "unitALU" 6 25, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3e580 .functor XOR 1, L_0000024edccd44f0, L_0000024edccd3370, C4<0>, C4<0>;
L_0000024edcd3f4d0 .functor AND 1, L_0000024edccd23d0, L_0000024edccd44f0, C4<1>, C4<1>;
L_0000024edcd3edd0 .functor OR 1, L_0000024edccd23d0, L_0000024edccd44f0, C4<0>, C4<0>;
L_0000024edcd3f000 .functor BUFZ 1, L_0000024edcd3e890, C4<0>, C4<0>, C4<0>;
L_0000024edcd3e6d0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccb93b0_0 .net "a", 0 0, L_0000024edccd23d0;  1 drivers
v0000024edccb9630_0 .net "b", 0 0, L_0000024edccd44f0;  1 drivers
v0000024edccb9270_0 .net "cin", 0 0, L_0000024edccd4630;  1 drivers
v0000024edccb9310_0 .net "cout", 0 0, L_0000024edcd3f540;  1 drivers
v0000024edccbb110_0 .net "e0", 0 0, L_0000024edcd3f4d0;  1 drivers
v0000024edccb8a50_0 .net "e1", 0 0, L_0000024edcd3edd0;  1 drivers
v0000024edccb9130_0 .net "e2", 0 0, L_0000024edcd3e890;  1 drivers
v0000024edccb8af0_0 .net "e3", 0 0, L_0000024edcd3e6d0;  1 drivers
v0000024edccba2b0_0 .net "inv", 0 0, L_0000024edccd3370;  1 drivers
v0000024edccb99f0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccbab70_0 .net "sel", 1 0, L_0000024edccd2510;  1 drivers
v0000024edccba8f0_0 .net "set", 0 0, L_0000024edcd3f000;  1 drivers
v0000024edccb8d70_0 .net "sum", 0 0, L_0000024edccd2470;  1 drivers
v0000024edccb9db0_0 .net "xb", 0 0, L_0000024edcd3e580;  1 drivers
S_0000024edccc7770 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc6af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3e040 .functor XOR 1, L_0000024edccd23d0, L_0000024edcd3e580, C4<0>, C4<0>;
L_0000024edcd3f310 .functor AND 1, L_0000024edccd23d0, L_0000024edcd3e580, C4<1>, C4<1>;
L_0000024edcd3f930 .functor AND 1, L_0000024edcd3e040, L_0000024edccd4630, C4<1>, C4<1>;
L_0000024edcd3f540 .functor OR 1, L_0000024edcd3f310, L_0000024edcd3f930, C4<0>, C4<0>;
L_0000024edcd3e890 .functor XOR 1, L_0000024edcd3e040, L_0000024edccd4630, C4<0>, C4<0>;
v0000024edccb9c70_0 .net "a", 0 0, L_0000024edccd23d0;  alias, 1 drivers
v0000024edccbac10_0 .net "b", 0 0, L_0000024edcd3e580;  alias, 1 drivers
v0000024edccbaf30_0 .net "c", 0 0, L_0000024edccd4630;  alias, 1 drivers
v0000024edccbaa30_0 .net "cout", 0 0, L_0000024edcd3f540;  alias, 1 drivers
v0000024edccbae90_0 .net "e1", 0 0, L_0000024edcd3e040;  1 drivers
v0000024edccb8eb0_0 .net "e2", 0 0, L_0000024edcd3f310;  1 drivers
v0000024edccbaad0_0 .net "e3", 0 0, L_0000024edcd3f930;  1 drivers
v0000024edccb89b0_0 .net "sum", 0 0, L_0000024edcd3e890;  alias, 1 drivers
S_0000024edccc67d0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc6af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccbafd0_0 .net *"_ivl_1", 0 0, L_0000024edccd4130;  1 drivers
v0000024edccba5d0_0 .net *"_ivl_3", 0 0, L_0000024edccd2d30;  1 drivers
v0000024edccb9590_0 .net *"_ivl_4", 0 0, L_0000024edccd41d0;  1 drivers
v0000024edccb9f90_0 .net *"_ivl_7", 0 0, L_0000024edccd3910;  1 drivers
v0000024edccbb070_0 .net *"_ivl_8", 0 0, L_0000024edccd3a50;  1 drivers
v0000024edccba710_0 .net "e0", 0 0, L_0000024edcd3f4d0;  alias, 1 drivers
v0000024edccb8f50_0 .net "e1", 0 0, L_0000024edcd3edd0;  alias, 1 drivers
v0000024edccba210_0 .net "e2", 0 0, L_0000024edcd3e890;  alias, 1 drivers
v0000024edccb9d10_0 .net "e3", 0 0, L_0000024edcd3e6d0;  alias, 1 drivers
v0000024edccb9090_0 .net "op", 1 0, L_0000024edccd2510;  alias, 1 drivers
v0000024edccb8cd0_0 .net "out", 0 0, L_0000024edccd2470;  alias, 1 drivers
L_0000024edccd4130 .part L_0000024edccd2510, 1, 1;
L_0000024edccd2d30 .part L_0000024edccd2510, 0, 1;
L_0000024edccd41d0 .functor MUXZ 1, L_0000024edcd3e890, L_0000024edcd3e6d0, L_0000024edccd2d30, C4<>;
L_0000024edccd3910 .part L_0000024edccd2510, 0, 1;
L_0000024edccd3a50 .functor MUXZ 1, L_0000024edcd3f4d0, L_0000024edcd3edd0, L_0000024edccd3910, C4<>;
L_0000024edccd2470 .functor MUXZ 1, L_0000024edccd3a50, L_0000024edccd41d0, L_0000024edccd4130, C4<>;
S_0000024edccc7a90 .scope module, "alu5" "unitALU" 6 26, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3de80 .functor XOR 1, L_0000024edccd39b0, L_0000024edccd3410, C4<0>, C4<0>;
L_0000024edcd3f380 .functor AND 1, L_0000024edccd4770, L_0000024edccd39b0, C4<1>, C4<1>;
L_0000024edcd3ee40 .functor OR 1, L_0000024edccd4770, L_0000024edccd39b0, C4<0>, C4<0>;
L_0000024edcd3e740 .functor BUFZ 1, L_0000024edcd3f3f0, C4<0>, C4<0>, C4<0>;
L_0000024edcd3de10 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccbd730_0 .net "a", 0 0, L_0000024edccd4770;  1 drivers
v0000024edccbd4b0_0 .net "b", 0 0, L_0000024edccd39b0;  1 drivers
v0000024edccbd550_0 .net "cin", 0 0, L_0000024edccd48b0;  1 drivers
v0000024edccbd690_0 .net "cout", 0 0, L_0000024edcd3e9e0;  1 drivers
v0000024edccbca10_0 .net "e0", 0 0, L_0000024edcd3f380;  1 drivers
v0000024edccbd370_0 .net "e1", 0 0, L_0000024edcd3ee40;  1 drivers
v0000024edccbd7d0_0 .net "e2", 0 0, L_0000024edcd3f3f0;  1 drivers
v0000024edccbd410_0 .net "e3", 0 0, L_0000024edcd3de10;  1 drivers
v0000024edccbb6b0_0 .net "inv", 0 0, L_0000024edccd3410;  1 drivers
v0000024edccbc010_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccbd870_0 .net "sel", 1 0, L_0000024edccd3b90;  1 drivers
v0000024edccbd910_0 .net "set", 0 0, L_0000024edcd3e740;  1 drivers
v0000024edccbb1b0_0 .net "sum", 0 0, L_0000024edccd2e70;  1 drivers
v0000024edccbc470_0 .net "xb", 0 0, L_0000024edcd3de80;  1 drivers
S_0000024edccc6c80 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc7a90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3e120 .functor XOR 1, L_0000024edccd4770, L_0000024edcd3de80, C4<0>, C4<0>;
L_0000024edcd3e660 .functor AND 1, L_0000024edccd4770, L_0000024edcd3de80, C4<1>, C4<1>;
L_0000024edcd3e4a0 .functor AND 1, L_0000024edcd3e120, L_0000024edccd48b0, C4<1>, C4<1>;
L_0000024edcd3e9e0 .functor OR 1, L_0000024edcd3e660, L_0000024edcd3e4a0, C4<0>, C4<0>;
L_0000024edcd3f3f0 .functor XOR 1, L_0000024edcd3e120, L_0000024edccd48b0, C4<0>, C4<0>;
v0000024edccba990_0 .net "a", 0 0, L_0000024edccd4770;  alias, 1 drivers
v0000024edccb9450_0 .net "b", 0 0, L_0000024edcd3de80;  alias, 1 drivers
v0000024edccb91d0_0 .net "c", 0 0, L_0000024edccd48b0;  alias, 1 drivers
v0000024edccb8b90_0 .net "cout", 0 0, L_0000024edcd3e9e0;  alias, 1 drivers
v0000024edccba030_0 .net "e1", 0 0, L_0000024edcd3e120;  1 drivers
v0000024edccba3f0_0 .net "e2", 0 0, L_0000024edcd3e660;  1 drivers
v0000024edccb9e50_0 .net "e3", 0 0, L_0000024edcd3e4a0;  1 drivers
v0000024edccba350_0 .net "sum", 0 0, L_0000024edcd3f3f0;  alias, 1 drivers
S_0000024edccc7900 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc7a90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccb9ef0_0 .net *"_ivl_1", 0 0, L_0000024edccd3870;  1 drivers
v0000024edccb8c30_0 .net *"_ivl_3", 0 0, L_0000024edccd30f0;  1 drivers
v0000024edccb96d0_0 .net *"_ivl_4", 0 0, L_0000024edccd46d0;  1 drivers
v0000024edccb9770_0 .net *"_ivl_7", 0 0, L_0000024edccd28d0;  1 drivers
v0000024edccba0d0_0 .net *"_ivl_8", 0 0, L_0000024edccd2970;  1 drivers
v0000024edccba170_0 .net "e0", 0 0, L_0000024edcd3f380;  alias, 1 drivers
v0000024edccba490_0 .net "e1", 0 0, L_0000024edcd3ee40;  alias, 1 drivers
v0000024edccba670_0 .net "e2", 0 0, L_0000024edcd3f3f0;  alias, 1 drivers
v0000024edccbd5f0_0 .net "e3", 0 0, L_0000024edcd3de10;  alias, 1 drivers
v0000024edccbc290_0 .net "op", 1 0, L_0000024edccd3b90;  alias, 1 drivers
v0000024edccbbe30_0 .net "out", 0 0, L_0000024edccd2e70;  alias, 1 drivers
L_0000024edccd3870 .part L_0000024edccd3b90, 1, 1;
L_0000024edccd30f0 .part L_0000024edccd3b90, 0, 1;
L_0000024edccd46d0 .functor MUXZ 1, L_0000024edcd3f3f0, L_0000024edcd3de10, L_0000024edccd30f0, C4<>;
L_0000024edccd28d0 .part L_0000024edccd3b90, 0, 1;
L_0000024edccd2970 .functor MUXZ 1, L_0000024edcd3f380, L_0000024edcd3ee40, L_0000024edccd28d0, C4<>;
L_0000024edccd2e70 .functor MUXZ 1, L_0000024edccd2970, L_0000024edccd46d0, L_0000024edccd3870, C4<>;
S_0000024edccc72c0 .scope module, "alu6" "unitALU" 6 27, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3f5b0 .functor XOR 1, L_0000024edccd4310, L_0000024edccd2a10, C4<0>, C4<0>;
L_0000024edcd3e190 .functor AND 1, L_0000024edccd4270, L_0000024edccd4310, C4<1>, C4<1>;
L_0000024edcd3eeb0 .functor OR 1, L_0000024edccd4270, L_0000024edccd4310, C4<0>, C4<0>;
L_0000024edcd3f150 .functor BUFZ 1, L_0000024edcd3f0e0, C4<0>, C4<0>, C4<0>;
L_0000024edcd3eba0 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccbcbf0_0 .net "a", 0 0, L_0000024edccd4270;  1 drivers
v0000024edccbc970_0 .net "b", 0 0, L_0000024edccd4310;  1 drivers
v0000024edccbcc90_0 .net "cin", 0 0, L_0000024edccd4950;  1 drivers
v0000024edccbb610_0 .net "cout", 0 0, L_0000024edcd3ef90;  1 drivers
v0000024edccbc0b0_0 .net "e0", 0 0, L_0000024edcd3e190;  1 drivers
v0000024edccbc150_0 .net "e1", 0 0, L_0000024edcd3eeb0;  1 drivers
v0000024edccbc650_0 .net "e2", 0 0, L_0000024edcd3f0e0;  1 drivers
v0000024edccbd0f0_0 .net "e3", 0 0, L_0000024edcd3eba0;  1 drivers
v0000024edccbb890_0 .net "inv", 0 0, L_0000024edccd2a10;  1 drivers
v0000024edccbc330_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccbb930_0 .net "sel", 1 0, L_0000024edccd2650;  1 drivers
v0000024edccbd190_0 .net "set", 0 0, L_0000024edcd3f150;  1 drivers
v0000024edccbd2d0_0 .net "sum", 0 0, L_0000024edccd3690;  1 drivers
v0000024edccbb9d0_0 .net "xb", 0 0, L_0000024edcd3f5b0;  1 drivers
S_0000024edccc7c20 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc72c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3eb30 .functor XOR 1, L_0000024edccd4270, L_0000024edcd3f5b0, C4<0>, C4<0>;
L_0000024edcd3e7b0 .functor AND 1, L_0000024edccd4270, L_0000024edcd3f5b0, C4<1>, C4<1>;
L_0000024edcd3f620 .functor AND 1, L_0000024edcd3eb30, L_0000024edccd4950, C4<1>, C4<1>;
L_0000024edcd3ef90 .functor OR 1, L_0000024edcd3e7b0, L_0000024edcd3f620, C4<0>, C4<0>;
L_0000024edcd3f0e0 .functor XOR 1, L_0000024edcd3eb30, L_0000024edccd4950, C4<0>, C4<0>;
v0000024edccbc8d0_0 .net "a", 0 0, L_0000024edccd4270;  alias, 1 drivers
v0000024edccbcb50_0 .net "b", 0 0, L_0000024edcd3f5b0;  alias, 1 drivers
v0000024edccbbed0_0 .net "c", 0 0, L_0000024edccd4950;  alias, 1 drivers
v0000024edccbcfb0_0 .net "cout", 0 0, L_0000024edcd3ef90;  alias, 1 drivers
v0000024edccbb250_0 .net "e1", 0 0, L_0000024edcd3eb30;  1 drivers
v0000024edccbbf70_0 .net "e2", 0 0, L_0000024edcd3e7b0;  1 drivers
v0000024edccbb750_0 .net "e3", 0 0, L_0000024edcd3f620;  1 drivers
v0000024edccbb7f0_0 .net "sum", 0 0, L_0000024edcd3f0e0;  alias, 1 drivers
S_0000024edccc6e10 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc72c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccbcab0_0 .net *"_ivl_1", 0 0, L_0000024edccd3eb0;  1 drivers
v0000024edccbd230_0 .net *"_ivl_3", 0 0, L_0000024edccd26f0;  1 drivers
v0000024edccbc5b0_0 .net *"_ivl_4", 0 0, L_0000024edccd3cd0;  1 drivers
v0000024edccbb430_0 .net *"_ivl_7", 0 0, L_0000024edccd3e10;  1 drivers
v0000024edccbb4d0_0 .net *"_ivl_8", 0 0, L_0000024edccd25b0;  1 drivers
v0000024edccbc1f0_0 .net "e0", 0 0, L_0000024edcd3e190;  alias, 1 drivers
v0000024edccbd050_0 .net "e1", 0 0, L_0000024edcd3eeb0;  alias, 1 drivers
v0000024edccbb2f0_0 .net "e2", 0 0, L_0000024edcd3f0e0;  alias, 1 drivers
v0000024edccbb390_0 .net "e3", 0 0, L_0000024edcd3eba0;  alias, 1 drivers
v0000024edccbb570_0 .net "op", 1 0, L_0000024edccd2650;  alias, 1 drivers
v0000024edccbc830_0 .net "out", 0 0, L_0000024edccd3690;  alias, 1 drivers
L_0000024edccd3eb0 .part L_0000024edccd2650, 1, 1;
L_0000024edccd26f0 .part L_0000024edccd2650, 0, 1;
L_0000024edccd3cd0 .functor MUXZ 1, L_0000024edcd3f0e0, L_0000024edcd3eba0, L_0000024edccd26f0, C4<>;
L_0000024edccd3e10 .part L_0000024edccd2650, 0, 1;
L_0000024edccd25b0 .functor MUXZ 1, L_0000024edcd3e190, L_0000024edcd3eeb0, L_0000024edccd3e10, C4<>;
L_0000024edccd3690 .functor MUXZ 1, L_0000024edccd25b0, L_0000024edccd3cd0, L_0000024edccd3eb0, C4<>;
S_0000024edccc6320 .scope module, "alu7" "unitALU" 6 28, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3f690 .functor XOR 1, L_0000024edccd3190, L_0000024edcd47110, C4<0>, C4<0>;
L_0000024edcd3f1c0 .functor AND 1, L_0000024edccd3050, L_0000024edccd3190, C4<1>, C4<1>;
L_0000024edcd3f2a0 .functor OR 1, L_0000024edccd3050, L_0000024edccd3190, C4<0>, C4<0>;
L_0000024edcd3ec80 .functor BUFZ 1, L_0000024edcd3e0b0, C4<0>, C4<0>, C4<0>;
L_0000024edcd3f700 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccbe810_0 .net "a", 0 0, L_0000024edccd3050;  1 drivers
v0000024edccbffd0_0 .net "b", 0 0, L_0000024edccd3190;  1 drivers
v0000024edccbe770_0 .net "cin", 0 0, L_0000024edccd35f0;  1 drivers
v0000024edccbe8b0_0 .net "cout", 0 0, L_0000024edcd3f8c0;  1 drivers
v0000024edccbf210_0 .net "e0", 0 0, L_0000024edcd3f1c0;  1 drivers
v0000024edccbe9f0_0 .net "e1", 0 0, L_0000024edcd3f2a0;  1 drivers
v0000024edccbf2b0_0 .net "e2", 0 0, L_0000024edcd3e0b0;  1 drivers
v0000024edccbeb30_0 .net "e3", 0 0, L_0000024edcd3f700;  1 drivers
v0000024edccbd9b0_0 .net "inv", 0 0, L_0000024edcd47110;  1 drivers
v0000024edccbe1d0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccbf5d0_0 .net "sel", 1 0, L_0000024edccd3730;  1 drivers
v0000024edccbe950_0 .net "set", 0 0, L_0000024edcd3ec80;  1 drivers
v0000024edccbee50_0 .net "sum", 0 0, L_0000024edccd2f10;  1 drivers
v0000024edccbfcb0_0 .net "xb", 0 0, L_0000024edcd3f690;  1 drivers
S_0000024edccc7f40 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc6320;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3f230 .functor XOR 1, L_0000024edccd3050, L_0000024edcd3f690, C4<0>, C4<0>;
L_0000024edcd3e2e0 .functor AND 1, L_0000024edccd3050, L_0000024edcd3f690, C4<1>, C4<1>;
L_0000024edcd3ec10 .functor AND 1, L_0000024edcd3f230, L_0000024edccd35f0, C4<1>, C4<1>;
L_0000024edcd3f8c0 .functor OR 1, L_0000024edcd3e2e0, L_0000024edcd3ec10, C4<0>, C4<0>;
L_0000024edcd3e0b0 .functor XOR 1, L_0000024edcd3f230, L_0000024edccd35f0, C4<0>, C4<0>;
v0000024edccbcd30_0 .net "a", 0 0, L_0000024edccd3050;  alias, 1 drivers
v0000024edccbc510_0 .net "b", 0 0, L_0000024edcd3f690;  alias, 1 drivers
v0000024edccbba70_0 .net "c", 0 0, L_0000024edccd35f0;  alias, 1 drivers
v0000024edccbbb10_0 .net "cout", 0 0, L_0000024edcd3f8c0;  alias, 1 drivers
v0000024edccbbbb0_0 .net "e1", 0 0, L_0000024edcd3f230;  1 drivers
v0000024edccbbc50_0 .net "e2", 0 0, L_0000024edcd3e2e0;  1 drivers
v0000024edccbc6f0_0 .net "e3", 0 0, L_0000024edcd3ec10;  1 drivers
v0000024edccbcdd0_0 .net "sum", 0 0, L_0000024edcd3e0b0;  alias, 1 drivers
S_0000024edccc6fa0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc6320;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccbbcf0_0 .net *"_ivl_1", 0 0, L_0000024edccd2ab0;  1 drivers
v0000024edccbbd90_0 .net *"_ivl_3", 0 0, L_0000024edccd2b50;  1 drivers
v0000024edccbce70_0 .net *"_ivl_4", 0 0, L_0000024edccd2bf0;  1 drivers
v0000024edccbcf10_0 .net *"_ivl_7", 0 0, L_0000024edccd2c90;  1 drivers
v0000024edccbe450_0 .net *"_ivl_8", 0 0, L_0000024edccd3550;  1 drivers
v0000024edccbe3b0_0 .net "e0", 0 0, L_0000024edcd3f1c0;  alias, 1 drivers
v0000024edccbdcd0_0 .net "e1", 0 0, L_0000024edcd3f2a0;  alias, 1 drivers
v0000024edccbf030_0 .net "e2", 0 0, L_0000024edcd3e0b0;  alias, 1 drivers
v0000024edccbde10_0 .net "e3", 0 0, L_0000024edcd3f700;  alias, 1 drivers
v0000024edccbf710_0 .net "op", 1 0, L_0000024edccd3730;  alias, 1 drivers
v0000024edccbfd50_0 .net "out", 0 0, L_0000024edccd2f10;  alias, 1 drivers
L_0000024edccd2ab0 .part L_0000024edccd3730, 1, 1;
L_0000024edccd2b50 .part L_0000024edccd3730, 0, 1;
L_0000024edccd2bf0 .functor MUXZ 1, L_0000024edcd3e0b0, L_0000024edcd3f700, L_0000024edccd2b50, C4<>;
L_0000024edccd2c90 .part L_0000024edccd3730, 0, 1;
L_0000024edccd3550 .functor MUXZ 1, L_0000024edcd3f1c0, L_0000024edcd3f2a0, L_0000024edccd2c90, C4<>;
L_0000024edccd2f10 .functor MUXZ 1, L_0000024edccd3550, L_0000024edccd2bf0, L_0000024edccd2ab0, C4<>;
S_0000024edccc64b0 .scope module, "alu8" "unitALU" 6 29, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3def0 .functor XOR 1, L_0000024edcd463f0, L_0000024edcd44e10, C4<0>, C4<0>;
L_0000024edcd3ecf0 .functor AND 1, L_0000024edcd47070, L_0000024edcd463f0, C4<1>, C4<1>;
L_0000024edcd3f460 .functor OR 1, L_0000024edcd47070, L_0000024edcd463f0, C4<0>, C4<0>;
L_0000024edcd3e350 .functor BUFZ 1, L_0000024edcd3e200, C4<0>, C4<0>, C4<0>;
L_0000024edcd3e270 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccbe310_0 .net "a", 0 0, L_0000024edcd47070;  1 drivers
v0000024edccbdf50_0 .net "b", 0 0, L_0000024edcd463f0;  1 drivers
v0000024edccbf0d0_0 .net "cin", 0 0, L_0000024edcd45e50;  1 drivers
v0000024edccbf8f0_0 .net "cout", 0 0, L_0000024edcd3dfd0;  1 drivers
v0000024edccbe4f0_0 .net "e0", 0 0, L_0000024edcd3ecf0;  1 drivers
v0000024edccbe270_0 .net "e1", 0 0, L_0000024edcd3f460;  1 drivers
v0000024edccbe590_0 .net "e2", 0 0, L_0000024edcd3e200;  1 drivers
v0000024edccbf990_0 .net "e3", 0 0, L_0000024edcd3e270;  1 drivers
v0000024edccbfa30_0 .net "inv", 0 0, L_0000024edcd44e10;  1 drivers
v0000024edccbfad0_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccbe130_0 .net "sel", 1 0, L_0000024edcd45d10;  1 drivers
v0000024edccbf170_0 .net "set", 0 0, L_0000024edcd3e350;  1 drivers
v0000024edccbda50_0 .net "sum", 0 0, L_0000024edcd471b0;  1 drivers
v0000024edccbec70_0 .net "xb", 0 0, L_0000024edcd3def0;  1 drivers
S_0000024edccc7db0 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc64b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3f770 .functor XOR 1, L_0000024edcd47070, L_0000024edcd3def0, C4<0>, C4<0>;
L_0000024edcd3f7e0 .functor AND 1, L_0000024edcd47070, L_0000024edcd3def0, C4<1>, C4<1>;
L_0000024edcd3df60 .functor AND 1, L_0000024edcd3f770, L_0000024edcd45e50, C4<1>, C4<1>;
L_0000024edcd3dfd0 .functor OR 1, L_0000024edcd3f7e0, L_0000024edcd3df60, C4<0>, C4<0>;
L_0000024edcd3e200 .functor XOR 1, L_0000024edcd3f770, L_0000024edcd45e50, C4<0>, C4<0>;
v0000024edccbf7b0_0 .net "a", 0 0, L_0000024edcd47070;  alias, 1 drivers
v0000024edccbef90_0 .net "b", 0 0, L_0000024edcd3def0;  alias, 1 drivers
v0000024edccbea90_0 .net "c", 0 0, L_0000024edcd45e50;  alias, 1 drivers
v0000024edccbe090_0 .net "cout", 0 0, L_0000024edcd3dfd0;  alias, 1 drivers
v0000024edccbf3f0_0 .net "e1", 0 0, L_0000024edcd3f770;  1 drivers
v0000024edccbebd0_0 .net "e2", 0 0, L_0000024edcd3f7e0;  1 drivers
v0000024edccbdd70_0 .net "e3", 0 0, L_0000024edcd3df60;  1 drivers
v0000024edccbdeb0_0 .net "sum", 0 0, L_0000024edcd3e200;  alias, 1 drivers
S_0000024edccc6640 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc64b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccbf850_0 .net *"_ivl_1", 0 0, L_0000024edcd44d70;  1 drivers
v0000024edccbfdf0_0 .net *"_ivl_3", 0 0, L_0000024edcd467b0;  1 drivers
v0000024edccc0070_0 .net *"_ivl_4", 0 0, L_0000024edcd44cd0;  1 drivers
v0000024edccbf530_0 .net *"_ivl_7", 0 0, L_0000024edcd45310;  1 drivers
v0000024edccbfc10_0 .net *"_ivl_8", 0 0, L_0000024edcd46d50;  1 drivers
v0000024edccbdff0_0 .net "e0", 0 0, L_0000024edcd3ecf0;  alias, 1 drivers
v0000024edccbf490_0 .net "e1", 0 0, L_0000024edcd3f460;  alias, 1 drivers
v0000024edccbfe90_0 .net "e2", 0 0, L_0000024edcd3e200;  alias, 1 drivers
v0000024edccbff30_0 .net "e3", 0 0, L_0000024edcd3e270;  alias, 1 drivers
v0000024edccc0110_0 .net "op", 1 0, L_0000024edcd45d10;  alias, 1 drivers
v0000024edccbf670_0 .net "out", 0 0, L_0000024edcd471b0;  alias, 1 drivers
L_0000024edcd44d70 .part L_0000024edcd45d10, 1, 1;
L_0000024edcd467b0 .part L_0000024edcd45d10, 0, 1;
L_0000024edcd44cd0 .functor MUXZ 1, L_0000024edcd3e200, L_0000024edcd3e270, L_0000024edcd467b0, C4<>;
L_0000024edcd45310 .part L_0000024edcd45d10, 0, 1;
L_0000024edcd46d50 .functor MUXZ 1, L_0000024edcd3ecf0, L_0000024edcd3f460, L_0000024edcd45310, C4<>;
L_0000024edcd471b0 .functor MUXZ 1, L_0000024edcd46d50, L_0000024edcd44cd0, L_0000024edcd44d70, C4<>;
S_0000024edccc7130 .scope module, "alu9" "unitALU" 6 30, 9 1 0, S_0000024edc69e5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_0000024edcd3e3c0 .functor XOR 1, L_0000024edcd45090, L_0000024edcd46850, C4<0>, C4<0>;
L_0000024edcd3e510 .functor AND 1, L_0000024edcd462b0, L_0000024edcd45090, C4<1>, C4<1>;
L_0000024edcd3fcb0 .functor OR 1, L_0000024edcd462b0, L_0000024edcd45090, C4<0>, C4<0>;
L_0000024edcd3fe00 .functor BUFZ 1, L_0000024edcd3fd90, C4<0>, C4<0>, C4<0>;
L_0000024edcd3ff50 .functor BUFZ 1, L_0000024edcce4738, C4<0>, C4<0>, C4<0>;
v0000024edccc13d0_0 .net "a", 0 0, L_0000024edcd462b0;  1 drivers
v0000024edccc0f70_0 .net "b", 0 0, L_0000024edcd45090;  1 drivers
v0000024edccc0cf0_0 .net "cin", 0 0, L_0000024edcd45770;  1 drivers
v0000024edccc1fb0_0 .net "cout", 0 0, L_0000024edcd3fee0;  1 drivers
v0000024edccc1290_0 .net "e0", 0 0, L_0000024edcd3e510;  1 drivers
v0000024edccc18d0_0 .net "e1", 0 0, L_0000024edcd3fcb0;  1 drivers
v0000024edccc25f0_0 .net "e2", 0 0, L_0000024edcd3fd90;  1 drivers
v0000024edccc1a10_0 .net "e3", 0 0, L_0000024edcd3ff50;  1 drivers
v0000024edccc0250_0 .net "inv", 0 0, L_0000024edcd46850;  1 drivers
v0000024edccc2690_0 .net "less", 0 0, L_0000024edcce4738;  alias, 1 drivers
v0000024edccc2190_0 .net "sel", 1 0, L_0000024edcd45130;  1 drivers
v0000024edccc07f0_0 .net "set", 0 0, L_0000024edcd3fe00;  1 drivers
v0000024edccc0ed0_0 .net "sum", 0 0, L_0000024edcd45950;  1 drivers
v0000024edccc2730_0 .net "xb", 0 0, L_0000024edcd3e3c0;  1 drivers
S_0000024edccc6190 .scope module, "fa" "FA" 9 11, 10 2 0, S_0000024edccc7130;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024edcd3fc40 .functor XOR 1, L_0000024edcd462b0, L_0000024edcd3e3c0, C4<0>, C4<0>;
L_0000024edcd3fd20 .functor AND 1, L_0000024edcd462b0, L_0000024edcd3e3c0, C4<1>, C4<1>;
L_0000024edcd3fe70 .functor AND 1, L_0000024edcd3fc40, L_0000024edcd45770, C4<1>, C4<1>;
L_0000024edcd3fee0 .functor OR 1, L_0000024edcd3fd20, L_0000024edcd3fe70, C4<0>, C4<0>;
L_0000024edcd3fd90 .functor XOR 1, L_0000024edcd3fc40, L_0000024edcd45770, C4<0>, C4<0>;
v0000024edccbeef0_0 .net "a", 0 0, L_0000024edcd462b0;  alias, 1 drivers
v0000024edccbe630_0 .net "b", 0 0, L_0000024edcd3e3c0;  alias, 1 drivers
v0000024edccbe6d0_0 .net "c", 0 0, L_0000024edcd45770;  alias, 1 drivers
v0000024edccbedb0_0 .net "cout", 0 0, L_0000024edcd3fee0;  alias, 1 drivers
v0000024edccbfb70_0 .net "e1", 0 0, L_0000024edcd3fc40;  1 drivers
v0000024edccbdaf0_0 .net "e2", 0 0, L_0000024edcd3fd20;  1 drivers
v0000024edccbdb90_0 .net "e3", 0 0, L_0000024edcd3fe70;  1 drivers
v0000024edccbdc30_0 .net "sum", 0 0, L_0000024edcd3fd90;  alias, 1 drivers
S_0000024edccc8fb0 .scope module, "muxalu" "mux4" 9 14, 11 2 0, S_0000024edccc7130;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v0000024edccc1650_0 .net *"_ivl_1", 0 0, L_0000024edcd44eb0;  1 drivers
v0000024edccc2550_0 .net *"_ivl_3", 0 0, L_0000024edcd44f50;  1 drivers
v0000024edccc04d0_0 .net *"_ivl_4", 0 0, L_0000024edcd468f0;  1 drivers
v0000024edccc06b0_0 .net *"_ivl_7", 0 0, L_0000024edcd46fd0;  1 drivers
v0000024edccc2050_0 .net *"_ivl_8", 0 0, L_0000024edcd46ad0;  1 drivers
v0000024edccc20f0_0 .net "e0", 0 0, L_0000024edcd3e510;  alias, 1 drivers
v0000024edccc2870_0 .net "e1", 0 0, L_0000024edcd3fcb0;  alias, 1 drivers
v0000024edccc0750_0 .net "e2", 0 0, L_0000024edcd3fd90;  alias, 1 drivers
v0000024edccc1830_0 .net "e3", 0 0, L_0000024edcd3ff50;  alias, 1 drivers
v0000024edccc02f0_0 .net "op", 1 0, L_0000024edcd45130;  alias, 1 drivers
v0000024edccc2910_0 .net "out", 0 0, L_0000024edcd45950;  alias, 1 drivers
L_0000024edcd44eb0 .part L_0000024edcd45130, 1, 1;
L_0000024edcd44f50 .part L_0000024edcd45130, 0, 1;
L_0000024edcd468f0 .functor MUXZ 1, L_0000024edcd3fd90, L_0000024edcd3ff50, L_0000024edcd44f50, C4<>;
L_0000024edcd46fd0 .part L_0000024edcd45130, 0, 1;
L_0000024edcd46ad0 .functor MUXZ 1, L_0000024edcd3e510, L_0000024edcd3fcb0, L_0000024edcd46fd0, C4<>;
L_0000024edcd45950 .functor MUXZ 1, L_0000024edcd46ad0, L_0000024edcd468f0, L_0000024edcd44eb0, C4<>;
S_0000024edccc9780 .scope module, "ALUCTL" "alu_ctl" 5 114, 12 11 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 3 "ALUOperation";
    .port_info 3 /OUTPUT 1 "Multu";
    .port_info 4 /OUTPUT 2 "sel";
P_0000024edc6c37c0 .param/l "ALU_add" 0 12 31, C4<010>;
P_0000024edc6c37f8 .param/l "ALU_and" 0 12 33, C4<000>;
P_0000024edc6c3830 .param/l "ALU_mul" 0 12 37, C4<100>;
P_0000024edc6c3868 .param/l "ALU_or" 0 12 34, C4<001>;
P_0000024edc6c38a0 .param/l "ALU_sll" 0 12 36, C4<011>;
P_0000024edc6c38d8 .param/l "ALU_slt" 0 12 35, C4<111>;
P_0000024edc6c3910 .param/l "ALU_sub" 0 12 32, C4<110>;
P_0000024edc6c3948 .param/l "F_add" 0 12 20, C4<100000>;
P_0000024edc6c3980 .param/l "F_and" 0 12 22, C4<100100>;
P_0000024edc6c39b8 .param/l "F_mfhi" 0 12 27, C4<010000>;
P_0000024edc6c39f0 .param/l "F_mflo" 0 12 28, C4<010010>;
P_0000024edc6c3a28 .param/l "F_mul" 0 12 26, C4<011001>;
P_0000024edc6c3a60 .param/l "F_or" 0 12 23, C4<100101>;
P_0000024edc6c3a98 .param/l "F_sll" 0 12 25, C4<000000>;
P_0000024edc6c3ad0 .param/l "F_slt" 0 12 24, C4<101010>;
P_0000024edc6c3b08 .param/l "F_sub" 0 12 21, C4<100010>;
v0000024edccc1150_0 .net "ALUOp", 1 0, v0000024edccc3db0_0;  alias, 1 drivers
v0000024edccc1970_0 .var "ALUOperation", 2 0;
v0000024edccc1330_0 .net "Funct", 5 0, v0000024edccc2d70_0;  alias, 1 drivers
v0000024edccc24b0_0 .var "Multu", 0 0;
v0000024edccc0390_0 .var "sel", 1 0;
E_0000024edcc174b0 .event anyedge, v0000024edccc1330_0, v0000024edccc1150_0;
S_0000024edccc84c0 .scope module, "ALUMUX" "mux2" 5 110, 13 5 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0000024edcc17e70 .param/l "bitwidth" 0 13 6, +C4<00000000000000000000000000100000>;
v0000024edccc0430_0 .net "a", 31 0, v0000024edccc29b0_0;  alias, 1 drivers
v0000024edccc1b50_0 .net "b", 31 0, v0000024edccc3950_0;  alias, 1 drivers
v0000024edccc1470_0 .net "sel", 0 0, v0000024edccc2e10_0;  alias, 1 drivers
v0000024edccc11f0_0 .net "y", 31 0, L_0000024edcd50ad0;  alias, 1 drivers
L_0000024edcd50ad0 .functor MUXZ 32, v0000024edccc29b0_0, v0000024edccc3950_0, v0000024edccc2e10_0, C4<>;
S_0000024edccc8e20 .scope module, "AMUX" "mux3" 5 118, 14 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_0000024edcc16ff0 .param/l "bitwidth" 0 14 2, +C4<00000000000000000000000000100000>;
L_0000024edcce4a98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccc1510_0 .net/2u *"_ivl_0", 1 0, L_0000024edcce4a98;  1 drivers
v0000024edccc0570_0 .net *"_ivl_2", 0 0, L_0000024edcd4ecd0;  1 drivers
L_0000024edcce4ae0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024edccc0930_0 .net/2u *"_ivl_4", 1 0, L_0000024edcce4ae0;  1 drivers
v0000024edccc15b0_0 .net *"_ivl_6", 0 0, L_0000024edcd50cb0;  1 drivers
v0000024edccc1790_0 .net *"_ivl_8", 31 0, L_0000024edcd4f770;  1 drivers
v0000024edccc09d0_0 .net "a", 31 0, v0000024edccc4170_0;  alias, 1 drivers
v0000024edccc0a70_0 .net "b", 31 0, L_0000024edcd51430;  alias, 1 drivers
v0000024edccc0c50_0 .net "c", 31 0, v0000024edccc51b0_0;  alias, 1 drivers
v0000024edccc0b10_0 .net "sel", 1 0, v0000024edccd6610_0;  alias, 1 drivers
v0000024edccc0bb0_0 .net "y", 31 0, L_0000024edcd50f30;  alias, 1 drivers
L_0000024edcd4ecd0 .cmp/eq 2, v0000024edccd6610_0, L_0000024edcce4a98;
L_0000024edcd50cb0 .cmp/eq 2, v0000024edccd6610_0, L_0000024edcce4ae0;
L_0000024edcd4f770 .functor MUXZ 32, v0000024edccc51b0_0, L_0000024edcd51430, L_0000024edcd50cb0, C4<>;
L_0000024edcd50f30 .functor MUXZ 32, L_0000024edcd4f770, v0000024edccc4170_0, L_0000024edcd4ecd0, C4<>;
S_0000024edccc9aa0 .scope module, "BMUX" "mux3" 5 120, 14 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_0000024edcc17330 .param/l "bitwidth" 0 14 2, +C4<00000000000000000000000000100000>;
L_0000024edcce4b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccc1bf0_0 .net/2u *"_ivl_0", 1 0, L_0000024edcce4b28;  1 drivers
v0000024edccc0d90_0 .net *"_ivl_2", 0 0, L_0000024edcd4fef0;  1 drivers
L_0000024edcce4b70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024edccc1c90_0 .net/2u *"_ivl_4", 1 0, L_0000024edcce4b70;  1 drivers
v0000024edccc0e30_0 .net *"_ivl_6", 0 0, L_0000024edcd4eeb0;  1 drivers
v0000024edccc1d30_0 .net *"_ivl_8", 31 0, L_0000024edcd50170;  1 drivers
v0000024edccc1dd0_0 .net "a", 31 0, L_0000024edcd50ad0;  alias, 1 drivers
v0000024edccc1f10_0 .net "b", 31 0, L_0000024edcd51430;  alias, 1 drivers
v0000024edccc47b0_0 .net "c", 31 0, v0000024edccc51b0_0;  alias, 1 drivers
v0000024edccc3e50_0 .net "sel", 1 0, v0000024edccd66b0_0;  alias, 1 drivers
v0000024edccc3ef0_0 .net "y", 31 0, L_0000024edcd50d50;  alias, 1 drivers
L_0000024edcd4fef0 .cmp/eq 2, v0000024edccd66b0_0, L_0000024edcce4b28;
L_0000024edcd4eeb0 .cmp/eq 2, v0000024edccd66b0_0, L_0000024edcce4b70;
L_0000024edcd50170 .functor MUXZ 32, v0000024edccc51b0_0, L_0000024edcd51430, L_0000024edcd4eeb0, C4<>;
L_0000024edcd50d50 .functor MUXZ 32, L_0000024edcd50170, L_0000024edcd50ad0, L_0000024edcd4fef0, C4<>;
S_0000024edccc8650 .scope module, "BRADD" "add32" 5 82, 15 5 0, S_0000024edc6d6400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0000024edccc3810_0 .net "a", 31 0, v0000024edccc34f0_0;  alias, 1 drivers
v0000024edccc42b0_0 .net "b", 31 0, L_0000024edcce0c50;  alias, 1 drivers
v0000024edccc4f30_0 .net "result", 31 0, L_0000024edcce04d0;  alias, 1 drivers
L_0000024edcce04d0 .arith/sum 32, v0000024edccc34f0_0, L_0000024edcce0c50;
S_0000024edccc9140 .scope module, "C1" "IF_ID" 5 75, 16 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in1";
    .port_info 4 /INPUT 32 "d_in2";
    .port_info 5 /INPUT 1 "d_in3";
    .port_info 6 /INPUT 7 "d_in4";
    .port_info 7 /OUTPUT 32 "d_out1";
    .port_info 8 /OUTPUT 32 "d_out2";
    .port_info 9 /OUTPUT 1 "d_out3";
    .port_info 10 /OUTPUT 7 "d_out4";
v0000024edccc2cd0_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccc3590_0 .net "d_in1", 31 0, L_0000024edcce0b10;  alias, 1 drivers
v0000024edccc3f90_0 .net "d_in2", 31 0, L_0000024edccdfc10;  alias, 1 drivers
v0000024edccc2f50_0 .net "d_in3", 0 0, v0000024edccd7b50_0;  alias, 1 drivers
v0000024edccc2c30_0 .net "d_in4", 6 0, v0000024edccd89b0_0;  alias, 1 drivers
v0000024edccc34f0_0 .var "d_out1", 31 0;
v0000024edccc4c10_0 .var "d_out2", 31 0;
v0000024edccc4d50_0 .var "d_out3", 0 0;
v0000024edccc2ff0_0 .var "d_out4", 6 0;
L_0000024edcce4540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024edccc4350_0 .net "en_reg", 0 0, L_0000024edcce4540;  1 drivers
v0000024edccc3630_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
E_0000024edcc17430 .event posedge, v0000024edccc2370_0;
S_0000024edccc8c90 .scope module, "C2" "ID_EX" 5 100, 17 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 1 "d_in1";
    .port_info 4 /INPUT 2 "d_in2";
    .port_info 5 /INPUT 1 "d_in3";
    .port_info 6 /INPUT 1 "d_in4";
    .port_info 7 /INPUT 1 "d_in5";
    .port_info 8 /INPUT 1 "d_in6";
    .port_info 9 /INPUT 2 "d_in7";
    .port_info 10 /INPUT 2 "d_in8";
    .port_info 11 /INPUT 1 "d_in9";
    .port_info 12 /INPUT 1 "d_in10";
    .port_info 13 /INPUT 1 "d_in11";
    .port_info 14 /INPUT 7 "d_in12";
    .port_info 15 /INPUT 32 "d_in13";
    .port_info 16 /INPUT 32 "d_in14";
    .port_info 17 /INPUT 32 "d_in15";
    .port_info 18 /INPUT 32 "d_in16";
    .port_info 19 /INPUT 5 "d_in17";
    .port_info 20 /INPUT 5 "d_in18";
    .port_info 21 /INPUT 6 "d_in19";
    .port_info 22 /INPUT 5 "d_in20";
    .port_info 23 /OUTPUT 1 "d_out1";
    .port_info 24 /OUTPUT 2 "d_out2";
    .port_info 25 /OUTPUT 1 "d_out3";
    .port_info 26 /OUTPUT 1 "d_out4";
    .port_info 27 /OUTPUT 1 "d_out5";
    .port_info 28 /OUTPUT 1 "d_out6";
    .port_info 29 /OUTPUT 2 "d_out7";
    .port_info 30 /OUTPUT 2 "d_out8";
    .port_info 31 /OUTPUT 1 "d_out9";
    .port_info 32 /OUTPUT 1 "d_out10";
    .port_info 33 /OUTPUT 1 "d_out11";
    .port_info 34 /OUTPUT 7 "d_out12";
    .port_info 35 /OUTPUT 32 "d_out13";
    .port_info 36 /OUTPUT 32 "d_out14";
    .port_info 37 /OUTPUT 32 "d_out15";
    .port_info 38 /OUTPUT 32 "d_out16";
    .port_info 39 /OUTPUT 5 "d_out17";
    .port_info 40 /OUTPUT 5 "d_out18";
    .port_info 41 /OUTPUT 6 "d_out19";
    .port_info 42 /OUTPUT 5 "d_out20";
v0000024edccc3d10_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccc4df0_0 .net "d_in1", 0 0, v0000024edccd6110_0;  alias, 1 drivers
v0000024edccc3a90_0 .net "d_in10", 0 0, o0000024edcc39b28;  alias, 0 drivers
v0000024edccc3090_0 .net "d_in11", 0 0, v0000024edccd5990_0;  alias, 1 drivers
v0000024edccc2eb0_0 .net "d_in12", 6 0, v0000024edccc2ff0_0;  alias, 1 drivers
v0000024edccc3450_0 .net "d_in13", 31 0, L_0000024edcce0610;  alias, 1 drivers
v0000024edccc4850_0 .net "d_in14", 31 0, v0000024edccd99f0_0;  alias, 1 drivers
v0000024edccc48f0_0 .net "d_in15", 31 0, v0000024edccdbf70_0;  alias, 1 drivers
v0000024edccc4030_0 .net "d_in16", 31 0, v0000024edccc34f0_0;  alias, 1 drivers
v0000024edccc38b0_0 .net "d_in17", 4 0, L_0000024edccde9f0;  alias, 1 drivers
v0000024edccc4e90_0 .net "d_in18", 4 0, L_0000024edcce0250;  alias, 1 drivers
v0000024edccc3b30_0 .net "d_in19", 5 0, L_0000024edccdfe90;  alias, 1 drivers
v0000024edccc36d0_0 .net "d_in2", 1 0, v0000024edccd5b70_0;  alias, 1 drivers
v0000024edccc3130_0 .net "d_in20", 4 0, L_0000024edccdfa30;  alias, 1 drivers
v0000024edccc4530_0 .net "d_in3", 0 0, v0000024edccd50d0_0;  alias, 1 drivers
v0000024edccc3770_0 .net "d_in4", 0 0, v0000024edccd6e30_0;  alias, 1 drivers
o0000024edcc39d68 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edccc2a50_0 .net "d_in5", 0 0, o0000024edcc39d68;  0 drivers
v0000024edccc3bd0_0 .net "d_in6", 0 0, v0000024edccd6750_0;  alias, 1 drivers
v0000024edccc4cb0_0 .net "d_in7", 1 0, v0000024edccd4f90_0;  alias, 1 drivers
v0000024edccc4fd0_0 .net "d_in8", 1 0, v0000024edccd6930_0;  alias, 1 drivers
v0000024edccc3c70_0 .net "d_in9", 0 0, v0000024edccc4d50_0;  alias, 1 drivers
v0000024edccc4b70_0 .var "d_out1", 0 0;
v0000024edccc5070_0 .var "d_out10", 0 0;
v0000024edccc5110_0 .var "d_out11", 0 0;
v0000024edccc31d0_0 .var "d_out12", 6 0;
v0000024edccc3950_0 .var "d_out13", 31 0;
v0000024edccc4170_0 .var "d_out14", 31 0;
v0000024edccc29b0_0 .var "d_out15", 31 0;
v0000024edccc3270_0 .var "d_out16", 31 0;
v0000024edccc39f0_0 .var "d_out17", 4 0;
v0000024edccc4990_0 .var "d_out18", 4 0;
v0000024edccc2d70_0 .var "d_out19", 5 0;
v0000024edccc2af0_0 .var "d_out2", 1 0;
v0000024edccc4a30_0 .var "d_out20", 4 0;
v0000024edccc2b90_0 .var "d_out3", 0 0;
v0000024edccc40d0_0 .var "d_out4", 0 0;
v0000024edccc3310_0 .var "d_out5", 0 0;
v0000024edccc2e10_0 .var "d_out6", 0 0;
v0000024edccc3db0_0 .var "d_out7", 1 0;
v0000024edccc4ad0_0 .var "d_out8", 1 0;
v0000024edccc4670_0 .var "d_out9", 0 0;
L_0000024edcce46f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024edccc4210_0 .net "en_reg", 0 0, L_0000024edcce46f0;  1 drivers
v0000024edccc33b0_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
S_0000024edccc9f50 .scope module, "C3" "EX_MEM" 5 130, 18 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 1 "d_in1";
    .port_info 4 /INPUT 2 "d_in2";
    .port_info 5 /INPUT 1 "d_in3";
    .port_info 6 /INPUT 1 "d_in4";
    .port_info 7 /INPUT 1 "d_in5";
    .port_info 8 /INPUT 1 "d_in6";
    .port_info 9 /INPUT 32 "d_in7";
    .port_info 10 /INPUT 1 "d_in8";
    .port_info 11 /INPUT 32 "d_in9";
    .port_info 12 /INPUT 32 "d_in10";
    .port_info 13 /INPUT 5 "d_in11";
    .port_info 14 /INPUT 32 "d_in12";
    .port_info 15 /OUTPUT 1 "d_out1";
    .port_info 16 /OUTPUT 2 "d_out2";
    .port_info 17 /OUTPUT 1 "d_out3";
    .port_info 18 /OUTPUT 1 "d_out4";
    .port_info 19 /OUTPUT 1 "d_out5";
    .port_info 20 /OUTPUT 1 "d_out6";
    .port_info 21 /OUTPUT 32 "d_out7";
    .port_info 22 /OUTPUT 1 "d_out8";
    .port_info 23 /OUTPUT 32 "d_out9";
    .port_info 24 /OUTPUT 32 "d_out10";
    .port_info 25 /OUTPUT 5 "d_out11";
    .port_info 26 /OUTPUT 32 "d_out12";
v0000024edccc43f0_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccc4490_0 .net "d_in1", 0 0, v0000024edccc4b70_0;  alias, 1 drivers
v0000024edccc45d0_0 .net "d_in10", 31 0, v0000024edccc29b0_0;  alias, 1 drivers
v0000024edccc4710_0 .net "d_in11", 4 0, L_0000024edcd4fb30;  alias, 1 drivers
o0000024edcc3a938 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024edccc5390_0 .net "d_in12", 31 0, o0000024edcc3a938;  0 drivers
v0000024edccc5570_0 .net "d_in2", 1 0, v0000024edccc2af0_0;  alias, 1 drivers
v0000024edccc5610_0 .net "d_in3", 0 0, v0000024edccc2b90_0;  alias, 1 drivers
v0000024edccc52f0_0 .net "d_in4", 0 0, v0000024edccc40d0_0;  alias, 1 drivers
o0000024edcc3a968 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edccc5b10_0 .net "d_in5", 0 0, o0000024edcc3a968;  0 drivers
v0000024edccc5cf0_0 .net "d_in6", 0 0, v0000024edccc5110_0;  alias, 1 drivers
v0000024edccc5a70_0 .net "d_in7", 31 0, v0000024edccc3270_0;  alias, 1 drivers
o0000024edcc3a998 .functor BUFZ 1, C4<z>; HiZ drive
v0000024edccc5bb0_0 .net "d_in8", 0 0, o0000024edcc3a998;  0 drivers
v0000024edccc5ed0_0 .net "d_in9", 31 0, L_0000024edcd4ff90;  alias, 1 drivers
v0000024edccc5c50_0 .var "d_out1", 0 0;
v0000024edccc56b0_0 .var "d_out10", 31 0;
v0000024edccc6010_0 .var "d_out11", 4 0;
v0000024edccc5930_0 .var "d_out12", 31 0;
v0000024edccc5250_0 .var "d_out2", 1 0;
v0000024edccc5430_0 .var "d_out3", 0 0;
v0000024edccc5890_0 .var "d_out4", 0 0;
v0000024edccc5750_0 .var "d_out5", 0 0;
v0000024edccc5d90_0 .var "d_out6", 0 0;
v0000024edccc5e30_0 .var "d_out7", 31 0;
v0000024edccc57f0_0 .var "d_out8", 0 0;
v0000024edccc51b0_0 .var "d_out9", 31 0;
L_0000024edcce4bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024edccc54d0_0 .net "en_reg", 0 0, L_0000024edcce4bb8;  1 drivers
v0000024edccc5f70_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
S_0000024edccc8330 .scope module, "C4" "MEM_WB" 5 142, 19 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 1 "d_in1";
    .port_info 4 /INPUT 2 "d_in2";
    .port_info 5 /INPUT 32 "d_in3";
    .port_info 6 /INPUT 32 "d_in4";
    .port_info 7 /INPUT 5 "d_in5";
    .port_info 8 /INPUT 32 "d_in6";
    .port_info 9 /OUTPUT 1 "d_out1";
    .port_info 10 /OUTPUT 2 "d_out2";
    .port_info 11 /OUTPUT 32 "d_out3";
    .port_info 12 /OUTPUT 32 "d_out4";
    .port_info 13 /OUTPUT 5 "d_out5";
    .port_info 14 /OUTPUT 32 "d_out6";
v0000024edccc59d0_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd5030_0 .net "d_in1", 0 0, v0000024edccc5c50_0;  alias, 1 drivers
v0000024edccd4d10_0 .net "d_in2", 1 0, v0000024edccc5250_0;  alias, 1 drivers
v0000024edccd4ef0_0 .net "d_in3", 31 0, v0000024edccd5df0_0;  alias, 1 drivers
v0000024edccd6890_0 .net "d_in4", 31 0, v0000024edccc51b0_0;  alias, 1 drivers
v0000024edccd70b0_0 .net "d_in5", 4 0, v0000024edccc6010_0;  alias, 1 drivers
v0000024edccd7150_0 .net "d_in6", 31 0, v0000024edccc5e30_0;  alias, 1 drivers
v0000024edccd6a70_0 .var "d_out1", 0 0;
v0000024edccd6c50_0 .var "d_out2", 1 0;
v0000024edccd5850_0 .var "d_out3", 31 0;
v0000024edccd6390_0 .var "d_out4", 31 0;
v0000024edccd6250_0 .var "d_out5", 4 0;
v0000024edccd5710_0 .var "d_out6", 31 0;
L_0000024edcce4db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024edccd67f0_0 .net "en_reg", 0 0, L_0000024edcce4db0;  1 drivers
v0000024edccd6570_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
S_0000024edccc92d0 .scope module, "CALMUX" "mux3" 5 116, 14 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_0000024edcc17030 .param/l "bitwidth" 0 14 2, +C4<00000000000000000000000000100000>;
L_0000024edcce4a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccd58f0_0 .net/2u *"_ivl_0", 1 0, L_0000024edcce4a08;  1 drivers
v0000024edccd6ed0_0 .net *"_ivl_2", 0 0, L_0000024edcd4f1d0;  1 drivers
L_0000024edcce4a50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024edccd5cb0_0 .net/2u *"_ivl_4", 1 0, L_0000024edcce4a50;  1 drivers
v0000024edccd6cf0_0 .net *"_ivl_6", 0 0, L_0000024edcd50b70;  1 drivers
v0000024edccd6d90_0 .net *"_ivl_8", 31 0, L_0000024edcd4eaf0;  1 drivers
v0000024edccd6b10_0 .net "a", 31 0, L_0000024edcd50a30;  alias, 1 drivers
v0000024edccd6070_0 .net "b", 31 0, L_0000024edcd4f3b0;  alias, 1 drivers
v0000024edccd5fd0_0 .net "c", 31 0, L_0000024edcd4eb90;  alias, 1 drivers
v0000024edccd5350_0 .net "sel", 1 0, v0000024edccc0390_0;  alias, 1 drivers
v0000024edccd4e50_0 .net "y", 31 0, L_0000024edcd4ff90;  alias, 1 drivers
L_0000024edcd4f1d0 .cmp/eq 2, v0000024edccc0390_0, L_0000024edcce4a08;
L_0000024edcd50b70 .cmp/eq 2, v0000024edccc0390_0, L_0000024edcce4a50;
L_0000024edcd4eaf0 .functor MUXZ 32, L_0000024edcd4eb90, L_0000024edcd4f3b0, L_0000024edcd50b70, C4<>;
L_0000024edcd4ff90 .functor MUXZ 32, L_0000024edcd4eaf0, L_0000024edcd50a30, L_0000024edcd4f1d0, C4<>;
S_0000024edccc9460 .scope module, "CTL" "control_single" 5 91, 20 17 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 2 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 2 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
P_0000024edc685f70 .param/l "ADDIU" 0 20 29, C4<001001>;
P_0000024edc685fa8 .param/l "BEQ" 0 20 28, C4<000100>;
P_0000024edc685fe0 .param/l "J" 0 20 30, C4<000010>;
P_0000024edc686018 .param/l "JAL" 0 20 31, C4<000011>;
P_0000024edc686050 .param/l "LW" 0 20 26, C4<100011>;
P_0000024edc686088 .param/l "MULTU" 0 20 32, C4<011001>;
P_0000024edc6860c0 .param/l "R_FORMAT" 0 20 25, C4<000000>;
P_0000024edc6860f8 .param/l "SW" 0 20 27, C4<101011>;
v0000024edccd4f90_0 .var "ALUOp", 1 0;
v0000024edccd6750_0 .var "ALUSrc", 0 0;
v0000024edccd4c70_0 .var "Branch", 0 0;
v0000024edccd5990_0 .var "Jump", 0 0;
v0000024edccd50d0_0 .var "MemRead", 0 0;
v0000024edccd6e30_0 .var "MemWrite", 0 0;
v0000024edccd5b70_0 .var "MemtoReg", 1 0;
v0000024edccd6930_0 .var "RegDst", 1 0;
v0000024edccd6110_0 .var "RegWrite", 0 0;
v0000024edccd5ad0_0 .net "opcode", 5 0, L_0000024edccdf030;  alias, 1 drivers
E_0000024edcc17930 .event anyedge, v0000024edccd5ad0_0;
S_0000024edccc81a0 .scope module, "DatMem" "memory" 5 138, 21 14 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "rd";
v0000024edccd52b0_0 .net "MemRead", 0 0, v0000024edccc5430_0;  alias, 1 drivers
v0000024edccd53f0_0 .net "MemWrite", 0 0, v0000024edccc5890_0;  alias, 1 drivers
L_0000024edcce4c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd62f0_0 .net *"_ivl_10", 0 0, L_0000024edcce4c00;  1 drivers
L_0000024edcce4c48 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024edccd5170_0 .net/2u *"_ivl_11", 32 0, L_0000024edcce4c48;  1 drivers
v0000024edccd61b0_0 .net *"_ivl_13", 32 0, L_0000024edcd50210;  1 drivers
v0000024edccd5a30_0 .net *"_ivl_16", 7 0, L_0000024edcd4f4f0;  1 drivers
v0000024edccd6430_0 .net *"_ivl_18", 32 0, L_0000024edcd4f810;  1 drivers
v0000024edccd4db0_0 .net *"_ivl_2", 7 0, L_0000024edcd4f270;  1 drivers
L_0000024edcce4c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd5210_0 .net *"_ivl_21", 0 0, L_0000024edcce4c90;  1 drivers
L_0000024edcce4cd8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000024edccd64d0_0 .net/2u *"_ivl_22", 32 0, L_0000024edcce4cd8;  1 drivers
v0000024edccd5c10_0 .net *"_ivl_24", 32 0, L_0000024edcd503f0;  1 drivers
v0000024edccd4b30_0 .net *"_ivl_27", 7 0, L_0000024edcd50490;  1 drivers
v0000024edccd6f70_0 .net *"_ivl_29", 32 0, L_0000024edcd50670;  1 drivers
L_0000024edcce4d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd4bd0_0 .net *"_ivl_32", 0 0, L_0000024edcce4d20;  1 drivers
L_0000024edcce4d68 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000024edccd4a90_0 .net/2u *"_ivl_33", 32 0, L_0000024edcce4d68;  1 drivers
v0000024edccd5490_0 .net *"_ivl_35", 32 0, L_0000024edcd50530;  1 drivers
v0000024edccd69d0_0 .net *"_ivl_5", 7 0, L_0000024edcd50030;  1 drivers
v0000024edccd7010_0 .net *"_ivl_7", 32 0, L_0000024edcd4ec30;  1 drivers
v0000024edccd49f0_0 .net "addr", 31 0, v0000024edccc51b0_0;  alias, 1 drivers
v0000024edccd5d50_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd5530 .array "mem_array", 1023 0, 7 0;
v0000024edccd5df0_0 .var "rd", 31 0;
v0000024edccd6bb0_0 .net "wd", 31 0, v0000024edccc56b0_0;  alias, 1 drivers
E_0000024edcc17970/0 .event anyedge, L_0000024edcd50490, L_0000024edcd4f4f0, L_0000024edcd50030, L_0000024edcd4f270;
E_0000024edcc17970/1 .event anyedge, v0000024edccc5430_0;
E_0000024edcc17970 .event/or E_0000024edcc17970/0, E_0000024edcc17970/1;
L_0000024edcd4f270 .array/port v0000024edccd5530, v0000024edccc51b0_0;
L_0000024edcd50030 .array/port v0000024edccd5530, L_0000024edcd50210;
L_0000024edcd4ec30 .concat [ 32 1 0 0], v0000024edccc51b0_0, L_0000024edcce4c00;
L_0000024edcd50210 .arith/sum 33, L_0000024edcd4ec30, L_0000024edcce4c48;
L_0000024edcd4f4f0 .array/port v0000024edccd5530, L_0000024edcd503f0;
L_0000024edcd4f810 .concat [ 32 1 0 0], v0000024edccc51b0_0, L_0000024edcce4c90;
L_0000024edcd503f0 .arith/sum 33, L_0000024edcd4f810, L_0000024edcce4cd8;
L_0000024edcd50490 .array/port v0000024edccd5530, L_0000024edcd50530;
L_0000024edcd50670 .concat [ 32 1 0 0], v0000024edccc51b0_0, L_0000024edcce4d20;
L_0000024edcd50530 .arith/sum 33, L_0000024edcd50670, L_0000024edcce4d68;
S_0000024edccc87e0 .scope module, "Forward" "Forward_unit" 5 126, 22 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "EX_MEM_rd";
    .port_info 2 /INPUT 5 "MEM_WB_rd";
    .port_info 3 /INPUT 1 "RegWrite_MEM";
    .port_info 4 /INPUT 1 "RegWrite_WB";
    .port_info 5 /INPUT 5 "rs";
    .port_info 6 /INPUT 5 "rt";
    .port_info 7 /OUTPUT 2 "forA";
    .port_info 8 /OUTPUT 2 "forB";
    .port_info 9 /INPUT 2 "alu_op";
v0000024edccd55d0_0 .net "EX_MEM_rd", 4 0, v0000024edccc6010_0;  alias, 1 drivers
v0000024edccd5670_0 .net "MEM_WB_rd", 4 0, v0000024edccd6250_0;  alias, 1 drivers
v0000024edccd57b0_0 .net "RegWrite_MEM", 0 0, v0000024edccc5c50_0;  alias, 1 drivers
v0000024edccd5e90_0 .net "RegWrite_WB", 0 0, v0000024edccd6a70_0;  alias, 1 drivers
v0000024edccd5f30_0 .net "alu_op", 1 0, v0000024edccc3db0_0;  alias, 1 drivers
v0000024edccd6610_0 .var "forA", 1 0;
v0000024edccd66b0_0 .var "forB", 1 0;
v0000024edccd8050_0 .net "rs", 4 0, v0000024edccc4a30_0;  alias, 1 drivers
v0000024edccd9810_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
v0000024edccd87d0_0 .net "rt", 4 0, v0000024edccc4990_0;  alias, 1 drivers
E_0000024edcc179b0/0 .event anyedge, v0000024edccd6a70_0, v0000024edccc5c50_0, v0000024edccd6250_0, v0000024edccc6010_0;
E_0000024edcc179b0/1 .event anyedge, v0000024edccc4990_0, v0000024edccc1e70_0;
E_0000024edcc179b0 .event/or E_0000024edcc179b0/0, E_0000024edcc179b0/1;
E_0000024edcc170b0/0 .event anyedge, v0000024edccd6a70_0, v0000024edccc5c50_0, v0000024edccd6250_0, v0000024edccc6010_0;
E_0000024edcc170b0/1 .event anyedge, v0000024edccc4a30_0, v0000024edccc1e70_0;
E_0000024edcc170b0 .event/or E_0000024edcc170b0/0, E_0000024edcc170b0/1;
S_0000024edccc8970 .scope module, "HiLo" "HiLo" 5 124, 23 2 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "MultuAns";
    .port_info 2 /OUTPUT 32 "HiOut";
    .port_info 3 /OUTPUT 32 "LoOut";
    .port_info 4 /INPUT 1 "reset";
v0000024edccd7dd0_0 .var "HiLo", 63 0;
v0000024edccd8230_0 .net "HiOut", 31 0, L_0000024edcd4f3b0;  alias, 1 drivers
v0000024edccd8d70_0 .net "LoOut", 31 0, L_0000024edcd4eb90;  alias, 1 drivers
v0000024edccd7650_0 .net "MultuAns", 63 0, v0000024edccd8cd0_0;  alias, 1 drivers
v0000024edccd7e70_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd76f0_0 .net "reset", 0 0, v0000024edccdef90_0;  alias, 1 drivers
E_0000024edcc17bf0/0 .event anyedge, v0000024edccc1e70_0;
E_0000024edcc17bf0/1 .event posedge, v0000024edccc2370_0;
E_0000024edcc17bf0 .event/or E_0000024edcc17bf0/0, E_0000024edcc17bf0/1;
L_0000024edcd4f3b0 .part v0000024edccd7dd0_0, 32, 32;
L_0000024edcd4eb90 .part v0000024edccd7dd0_0, 0, 32;
S_0000024edccc8b00 .scope module, "InstrMem" "memory" 5 67, 21 14 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "rd";
L_0000024edcce4420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024edccd7790_0 .net "MemRead", 0 0, L_0000024edcce4420;  1 drivers
L_0000024edcce4468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd80f0_0 .net "MemWrite", 0 0, L_0000024edcce4468;  1 drivers
L_0000024edcce4270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd8a50_0 .net *"_ivl_10", 0 0, L_0000024edcce4270;  1 drivers
L_0000024edcce42b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024edccd7f10_0 .net/2u *"_ivl_11", 32 0, L_0000024edcce42b8;  1 drivers
v0000024edccd7510_0 .net *"_ivl_13", 32 0, L_0000024edcce1010;  1 drivers
v0000024edccd8f50_0 .net *"_ivl_16", 7 0, L_0000024edccdfd50;  1 drivers
v0000024edccd7470_0 .net *"_ivl_18", 32 0, L_0000024edccdedb0;  1 drivers
v0000024edccd8af0_0 .net *"_ivl_2", 7 0, L_0000024edccdf5d0;  1 drivers
L_0000024edcce4300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd8ff0_0 .net *"_ivl_21", 0 0, L_0000024edcce4300;  1 drivers
L_0000024edcce4348 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000024edccd9590_0 .net/2u *"_ivl_22", 32 0, L_0000024edcce4348;  1 drivers
v0000024edccd9630_0 .net *"_ivl_24", 32 0, L_0000024edccdeb30;  1 drivers
v0000024edccd8b90_0 .net *"_ivl_27", 7 0, L_0000024edccdebd0;  1 drivers
v0000024edccd82d0_0 .net *"_ivl_29", 32 0, L_0000024edccdf710;  1 drivers
L_0000024edcce4390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024edccd8c30_0 .net *"_ivl_32", 0 0, L_0000024edcce4390;  1 drivers
L_0000024edcce43d8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000024edccd75b0_0 .net/2u *"_ivl_33", 32 0, L_0000024edcce43d8;  1 drivers
v0000024edccd7830_0 .net *"_ivl_35", 32 0, L_0000024edccdea90;  1 drivers
v0000024edccd78d0_0 .net *"_ivl_5", 7 0, L_0000024edcce0430;  1 drivers
v0000024edccd8370_0 .net *"_ivl_7", 32 0, L_0000024edccdf670;  1 drivers
v0000024edccd7330_0 .net "addr", 31 0, v0000024edccd9130_0;  alias, 1 drivers
v0000024edccd96d0_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd8190 .array "mem_array", 1023 0, 7 0;
v0000024edccd73d0_0 .var "rd", 31 0;
L_0000024edcce44b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024edccd7290_0 .net "wd", 31 0, L_0000024edcce44b0;  1 drivers
E_0000024edcc181f0/0 .event anyedge, L_0000024edccdebd0, L_0000024edccdfd50, L_0000024edcce0430, L_0000024edccdf5d0;
E_0000024edcc181f0/1 .event anyedge, v0000024edccd7790_0;
E_0000024edcc181f0 .event/or E_0000024edcc181f0/0, E_0000024edcc181f0/1;
L_0000024edccdf5d0 .array/port v0000024edccd8190, v0000024edccd9130_0;
L_0000024edcce0430 .array/port v0000024edccd8190, L_0000024edcce1010;
L_0000024edccdf670 .concat [ 32 1 0 0], v0000024edccd9130_0, L_0000024edcce4270;
L_0000024edcce1010 .arith/sum 33, L_0000024edccdf670, L_0000024edcce42b8;
L_0000024edccdfd50 .array/port v0000024edccd8190, L_0000024edccdeb30;
L_0000024edccdedb0 .concat [ 32 1 0 0], v0000024edccd9130_0, L_0000024edcce4300;
L_0000024edccdeb30 .arith/sum 33, L_0000024edccdedb0, L_0000024edcce4348;
L_0000024edccdebd0 .array/port v0000024edccd8190, L_0000024edccdea90;
L_0000024edccdf710 .concat [ 32 1 0 0], v0000024edccd9130_0, L_0000024edcce4390;
L_0000024edccdea90 .arith/sum 33, L_0000024edccdf710, L_0000024edcce43d8;
S_0000024edccc95f0 .scope module, "JMUX" "mux2" 5 61, 13 5 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0000024edcc188b0 .param/l "bitwidth" 0 13 6, +C4<00000000000000000000000000100000>;
v0000024edccd7a10_0 .net "a", 31 0, L_0000024edccdf3f0;  alias, 1 drivers
v0000024edccd9270_0 .net "b", 31 0, L_0000024edccdf2b0;  alias, 1 drivers
v0000024edccd8550_0 .net "sel", 0 0, v0000024edccd5990_0;  alias, 1 drivers
v0000024edccd7970_0 .net "y", 31 0, L_0000024edccdf530;  alias, 1 drivers
L_0000024edccdf530 .functor MUXZ 32, L_0000024edccdf3f0, L_0000024edccdf2b0, v0000024edccd5990_0, C4<>;
S_0000024edccc9910 .scope module, "Multiplier" "Multiplier" 5 122, 24 2 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataA";
    .port_info 2 /INPUT 32 "dataB";
    .port_info 3 /INPUT 1 "Multu";
    .port_info 4 /OUTPUT 64 "dataOut";
    .port_info 5 /INPUT 1 "reset";
v0000024edccd9310_0 .var "A", 31 0;
v0000024edccd98b0_0 .net "Multu", 0 0, v0000024edccc24b0_0;  alias, 1 drivers
v0000024edccd93b0_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd7ab0_0 .var "count", 6 0;
v0000024edccd8410_0 .net "dataA", 31 0, L_0000024edcd50f30;  alias, 1 drivers
v0000024edccd84b0_0 .net "dataB", 31 0, L_0000024edcd50d50;  alias, 1 drivers
v0000024edccd8cd0_0 .var "dataOut", 63 0;
v0000024edccd7fb0_0 .net "reset", 0 0, v0000024edccdef90_0;  alias, 1 drivers
v0000024edccd85f0_0 .var "state", 0 0;
v0000024edccd8690_0 .var "temp", 63 0;
S_0000024edccc9c30 .scope module, "NOP" "nop_detector" 5 69, 25 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /OUTPUT 1 "en_pc";
    .port_info 4 /OUTPUT 1 "NOPSrc";
    .port_info 5 /OUTPUT 7 "maxcount";
    .port_info 6 /OUTPUT 32 "instr2";
v0000024edccd8730_0 .var "NOPSrc", 0 0;
v0000024edccd8910_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd9770_0 .var "counter", 6 0;
v0000024edccd7b50_0 .var "en_pc", 0 0;
v0000024edccd8870_0 .net "instr", 31 0, v0000024edccd73d0_0;  alias, 1 drivers
v0000024edccd9090_0 .var "instr2", 31 0;
v0000024edccd89b0_0 .var "maxcount", 6 0;
v0000024edccd8e10_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
E_0000024edcc18030 .event anyedge, v0000024edccd73d0_0;
S_0000024edccc9dc0 .scope module, "NOPMUX" "mux2" 5 71, 13 5 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0000024edcc18ef0 .param/l "bitwidth" 0 13 6, +C4<00000000000000000000000000100000>;
v0000024edccd8eb0_0 .net "a", 31 0, v0000024edccd9090_0;  alias, 1 drivers
L_0000024edcce44f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024edccd9450_0 .net "b", 31 0, L_0000024edcce44f8;  1 drivers
v0000024edccd9950_0 .net "sel", 0 0, v0000024edccd8730_0;  alias, 1 drivers
v0000024edccd7bf0_0 .net "y", 31 0, L_0000024edccdfc10;  alias, 1 drivers
L_0000024edccdfc10 .functor MUXZ 32, v0000024edccd9090_0, L_0000024edcce44f8, v0000024edccd8730_0, C4<>;
S_0000024edcce2360 .scope module, "PC" "regPC" 5 63, 26 13 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /OUTPUT 32 "d_out";
v0000024edccd7c90_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccd7d30_0 .net "d_in", 31 0, L_0000024edccdf530;  alias, 1 drivers
v0000024edccd9130_0 .var "d_out", 31 0;
v0000024edccd71f0_0 .net "en_reg", 0 0, v0000024edccd7b50_0;  alias, 1 drivers
v0000024edccd91d0_0 .net "rst", 0 0, v0000024edccdef90_0;  alias, 1 drivers
E_0000024edcc18c30/0 .event anyedge, v0000024edccc2f50_0;
E_0000024edcc18c30/1 .event posedge, v0000024edccc2370_0;
E_0000024edcc18c30 .event/or E_0000024edcc18c30/0, E_0000024edcc18c30/1;
S_0000024edcce2e50 .scope module, "PCADD" "add32" 5 65, 15 5 0, S_0000024edc6d6400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0000024edccd94f0_0 .net "a", 31 0, v0000024edccd9130_0;  alias, 1 drivers
L_0000024edcce4228 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024edccd9e50_0 .net "b", 31 0, L_0000024edcce4228;  1 drivers
v0000024edccda850_0 .net "result", 31 0, L_0000024edcce0b10;  alias, 1 drivers
L_0000024edcce0b10 .arith/sum 32, v0000024edccd9130_0, L_0000024edcce4228;
S_0000024edcce3df0 .scope module, "PCMUX" "mux2" 5 59, 13 5 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0000024edcc18bb0 .param/l "bitwidth" 0 13 6, +C4<00000000000000000000000000100000>;
v0000024edccdaad0_0 .net "a", 31 0, L_0000024edcce0b10;  alias, 1 drivers
v0000024edccda990_0 .net "b", 31 0, L_0000024edcce04d0;  alias, 1 drivers
v0000024edccdab70_0 .net "sel", 0 0, L_0000024edcc150e0;  alias, 1 drivers
v0000024edccd9ef0_0 .net "y", 31 0, L_0000024edccdf3f0;  alias, 1 drivers
L_0000024edccdf3f0 .functor MUXZ 32, L_0000024edcce0b10, L_0000024edcce04d0, L_0000024edcc150e0, C4<>;
S_0000024edcce24f0 .scope module, "RFMUX" "mux3" 5 112, 14 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /INPUT 5 "c";
    .port_info 4 /OUTPUT 5 "y";
P_0000024edcc18370 .param/l "bitwidth" 0 14 2, +C4<00000000000000000000000000000101>;
L_0000024edcce4930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccdb250_0 .net/2u *"_ivl_0", 1 0, L_0000024edcce4930;  1 drivers
v0000024edccd9f90_0 .net *"_ivl_2", 0 0, L_0000024edcd4f310;  1 drivers
L_0000024edcce4978 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024edccdb110_0 .net/2u *"_ivl_4", 1 0, L_0000024edcce4978;  1 drivers
v0000024edccdaa30_0 .net *"_ivl_6", 0 0, L_0000024edcd51110;  1 drivers
v0000024edccdc010_0 .net *"_ivl_8", 4 0, L_0000024edcd4eff0;  1 drivers
v0000024edccd9d10_0 .net "a", 4 0, v0000024edccc4990_0;  alias, 1 drivers
v0000024edccd9c70_0 .net "b", 4 0, v0000024edccc39f0_0;  alias, 1 drivers
L_0000024edcce49c0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024edccd9db0_0 .net "c", 4 0, L_0000024edcce49c0;  1 drivers
v0000024edccda8f0_0 .net "sel", 1 0, v0000024edccc4ad0_0;  alias, 1 drivers
v0000024edccd9b30_0 .net "y", 4 0, L_0000024edcd4fb30;  alias, 1 drivers
L_0000024edcd4f310 .cmp/eq 2, v0000024edccc4ad0_0, L_0000024edcce4930;
L_0000024edcd51110 .cmp/eq 2, v0000024edccc4ad0_0, L_0000024edcce4978;
L_0000024edcd4eff0 .functor MUXZ 5, L_0000024edcce49c0, v0000024edccc39f0_0, L_0000024edcd51110, C4<>;
L_0000024edcd4fb30 .functor MUXZ 5, L_0000024edcd4eff0, v0000024edccc4990_0, L_0000024edcd4f310, C4<>;
S_0000024edcce21d0 .scope module, "RegFile" "reg_file" 5 95, 27 16 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v0000024edccd99f0_0 .var "RD1", 31 0;
v0000024edccdbf70_0 .var "RD2", 31 0;
v0000024edccdac10_0 .net "RN1", 4 0, L_0000024edccdfa30;  alias, 1 drivers
v0000024edccda030_0 .net "RN2", 4 0, L_0000024edcce0250;  alias, 1 drivers
v0000024edccdadf0_0 .net "RegWrite", 0 0, v0000024edccd6a70_0;  alias, 1 drivers
v0000024edccdb890_0 .net "WD", 31 0, L_0000024edcd51430;  alias, 1 drivers
v0000024edccdba70_0 .net "WN", 4 0, v0000024edccd6250_0;  alias, 1 drivers
v0000024edccda0d0_0 .net *"_ivl_10", 6 0, L_0000024edcce0cf0;  1 drivers
v0000024edccda170_0 .net *"_ivl_15", 31 0, L_0000024edcce0ed0;  1 drivers
v0000024edccda490_0 .net *"_ivl_17", 6 0, L_0000024edcce0f70;  1 drivers
v0000024edccdb930_0 .net *"_ivl_2", 31 0, L_0000024edcce1150;  1 drivers
L_0000024edcce4660 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccdb7f0_0 .net *"_ivl_20", 1 0, L_0000024edcce4660;  1 drivers
L_0000024edcce46a8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000024edccdb070_0 .net/2u *"_ivl_21", 6 0, L_0000024edcce46a8;  1 drivers
v0000024edccd9bd0_0 .net *"_ivl_23", 6 0, L_0000024edcce1f10;  1 drivers
v0000024edccdc150_0 .net *"_ivl_4", 6 0, L_0000024edcce0bb0;  1 drivers
L_0000024edcce45d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccdacb0_0 .net *"_ivl_7", 1 0, L_0000024edcce45d0;  1 drivers
L_0000024edcce4618 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000024edccda210_0 .net/2u *"_ivl_8", 6 0, L_0000024edcce4618;  1 drivers
v0000024edccdad50_0 .net "clk", 0 0, v0000024edccdf990_0;  alias, 1 drivers
v0000024edccdb9d0 .array "file_array", 1 31, 31 0;
E_0000024edcc186b0 .event anyedge, L_0000024edcce0ed0, v0000024edccc4e90_0;
E_0000024edcc186f0 .event anyedge, L_0000024edcce1150, v0000024edccc3130_0;
L_0000024edcce1150 .array/port v0000024edccdb9d0, L_0000024edcce0cf0;
L_0000024edcce0bb0 .concat [ 5 2 0 0], L_0000024edccdfa30, L_0000024edcce45d0;
L_0000024edcce0cf0 .arith/sub 7, L_0000024edcce0bb0, L_0000024edcce4618;
L_0000024edcce0ed0 .array/port v0000024edccdb9d0, L_0000024edcce1f10;
L_0000024edcce0f70 .concat [ 5 2 0 0], L_0000024edcce0250, L_0000024edcce4660;
L_0000024edcce1f10 .arith/sub 7, L_0000024edcce0f70, L_0000024edcce46a8;
S_0000024edcce2cc0 .scope module, "SignExt" "sign_extend" 5 89, 28 10 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "immed_in";
    .port_info 1 /OUTPUT 32 "ext_immed_out";
v0000024edccdc0b0_0 .net *"_ivl_1", 0 0, L_0000024edcce0570;  1 drivers
v0000024edccdbb10_0 .net *"_ivl_2", 15 0, L_0000024edccdff30;  1 drivers
v0000024edccdbc50_0 .net "ext_immed_out", 31 0, L_0000024edcce0610;  alias, 1 drivers
v0000024edccdae90_0 .net "immed_in", 15 0, L_0000024edccdf210;  alias, 1 drivers
L_0000024edcce0570 .part L_0000024edccdf210, 15, 1;
LS_0000024edccdff30_0_0 .concat [ 1 1 1 1], L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570;
LS_0000024edccdff30_0_4 .concat [ 1 1 1 1], L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570;
LS_0000024edccdff30_0_8 .concat [ 1 1 1 1], L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570;
LS_0000024edccdff30_0_12 .concat [ 1 1 1 1], L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570, L_0000024edcce0570;
L_0000024edccdff30 .concat [ 4 4 4 4], LS_0000024edccdff30_0_0, LS_0000024edccdff30_0_4, LS_0000024edccdff30_0_8, LS_0000024edccdff30_0_12;
L_0000024edcce0610 .concat [ 16 16 0 0], L_0000024edccdf210, L_0000024edccdff30;
S_0000024edcce3940 .scope module, "WRMUX" "mux3" 5 147, 14 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_0000024edcc184f0 .param/l "bitwidth" 0 14 2, +C4<00000000000000000000000000100000>;
L_0000024edcce4df8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024edccdb570_0 .net/2u *"_ivl_0", 1 0, L_0000024edcce4df8;  1 drivers
v0000024edccd9a90_0 .net *"_ivl_2", 0 0, L_0000024edcd505d0;  1 drivers
L_0000024edcce4e40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024edccdaf30_0 .net/2u *"_ivl_4", 1 0, L_0000024edcce4e40;  1 drivers
v0000024edccdafd0_0 .net *"_ivl_6", 0 0, L_0000024edcd50710;  1 drivers
v0000024edccda2b0_0 .net *"_ivl_8", 31 0, L_0000024edcd51890;  1 drivers
v0000024edccdbbb0_0 .net "a", 31 0, v0000024edccd6390_0;  alias, 1 drivers
v0000024edccdbcf0_0 .net "b", 31 0, v0000024edccd5850_0;  alias, 1 drivers
v0000024edccda350_0 .net "c", 31 0, v0000024edccd5710_0;  alias, 1 drivers
v0000024edccdb1b0_0 .net "sel", 1 0, v0000024edccd6c50_0;  alias, 1 drivers
v0000024edccdbed0_0 .net "y", 31 0, L_0000024edcd51430;  alias, 1 drivers
L_0000024edcd505d0 .cmp/eq 2, v0000024edccd6c50_0, L_0000024edcce4df8;
L_0000024edcd50710 .cmp/eq 2, v0000024edccd6c50_0, L_0000024edcce4e40;
L_0000024edcd51890 .functor MUXZ 32, v0000024edccd5710_0, v0000024edccd5850_0, L_0000024edcd50710, C4<>;
L_0000024edcd51430 .functor MUXZ 32, L_0000024edcd51890, v0000024edccd6390_0, L_0000024edcd505d0, C4<>;
S_0000024edcce2fe0 .scope module, "equ" "br_equal" 5 86, 29 1 0, S_0000024edc6d6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "RD1";
    .port_info 1 /INPUT 32 "RD2";
    .port_info 2 /OUTPUT 1 "zero";
v0000024edccdbe30_0 .net "RD1", 31 0, v0000024edccd99f0_0;  alias, 1 drivers
v0000024edccdb2f0_0 .net "RD2", 31 0, v0000024edccdbf70_0;  alias, 1 drivers
v0000024edccdbd90_0 .var "zero", 0 0;
E_0000024edcc183f0 .event anyedge, v0000024edccc48f0_0, v0000024edccc4850_0;
    .scope S_0000024edc68a520;
T_0 ;
    %wait E_0000024edcc17c30;
    %load/vec4 v0000024edcb9ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024edcb9f010_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024edcb6caa0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024edcbbc740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024edcb9f010_0, 4, 5;
    %load/vec4 v0000024edcb9f830_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024edcb9f010_0, 4, 5;
    %load/vec4 v0000024edcb9f5b0_0;
    %assign/vec4 v0000024edcb6caa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edcba05f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024edcbbb840_0, 0;
T_0.2 ;
    %load/vec4 v0000024edcba05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000024edcbbb840_0;
    %cmpi/u 32, 0, 8;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0000024edcb9f010_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000024edcb9f010_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0000024edcb6caa0_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edcb9f010_0, 4, 32;
T_0.8 ;
    %load/vec4 v0000024edcb9f010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024edcb9f010_0, 0, 64;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000024edcbbb840_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0000024edcb9f010_0;
    %store/vec4 v0000024edcb9fc90_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edcba05f0_0, 0, 1;
T_0.10 ;
T_0.7 ;
    %load/vec4 v0000024edcbbb840_0;
    %addi 1, 0, 8;
    %store/vec4 v0000024edcbbb840_0, 0, 8;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024edc6d60e0;
T_1 ;
    %wait E_0000024edcc173f0;
    %load/vec4 v0000024edcb89b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edcb6dea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024edcb6df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024edcb6dd60_0;
    %assign/vec4 v0000024edcb6dea0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024edcce2360;
T_2 ;
    %wait E_0000024edcc18c30;
    %load/vec4 v0000024edccd91d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccd9130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024edccd71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000024edccd7d30_0;
    %assign/vec4 v0000024edccd9130_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024edccc8b00;
T_3 ;
    %wait E_0000024edcc181f0;
    %load/vec4 v0000024edccd7790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/getv 4, v0000024edccd7330_0;
    %load/vec4a v0000024edccd8190, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd73d0_0, 4, 8;
    %load/vec4 v0000024edccd7330_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000024edccd8190, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd73d0_0, 4, 8;
    %load/vec4 v0000024edccd7330_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000024edccd8190, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd73d0_0, 4, 8;
    %load/vec4 v0000024edccd7330_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000024edccd8190, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd73d0_0, 4, 8;
    %vpi_func 21 31 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 21 31 "$display", "%d, reading data: Mem[%d] => %d", S<0,vec4,u64>, v0000024edccd7330_0, v0000024edccd73d0_0 {1 0 0};
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024edccd73d0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024edccc8b00;
T_4 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccd80f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %vpi_func 21 39 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 21 39 "$display", "%d, writing data: Mem[%d] <= %d", S<0,vec4,u64>, v0000024edccd7330_0, v0000024edccd7290_0 {1 0 0};
    %load/vec4 v0000024edccd7290_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000024edccd7330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd8190, 0, 4;
    %load/vec4 v0000024edccd7290_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000024edccd7330_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd8190, 0, 4;
    %load/vec4 v0000024edccd7290_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000024edccd7330_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd8190, 0, 4;
    %load/vec4 v0000024edccd7290_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000024edccd7330_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd8190, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024edccc9c30;
T_5 ;
    %wait E_0000024edcc18030;
    %load/vec4 v0000024edccd8870_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024edccd8870_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %load/vec4 v0000024edccd8870_0;
    %assign/vec4 v0000024edccd9090_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024edccd8870_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %load/vec4 v0000024edccd8870_0;
    %assign/vec4 v0000024edccd9090_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000024edccd8870_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %load/vec4 v0000024edccd8870_0;
    %assign/vec4 v0000024edccd9090_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000024edccd8870_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %load/vec4 v0000024edccd8870_0;
    %assign/vec4 v0000024edccd9090_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %load/vec4 v0000024edccd8870_0;
    %assign/vec4 v0000024edccd9090_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024edccc9c30;
T_6 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccd8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccd9770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd8730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccd9090_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024edccd9770_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024edccd7b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd8730_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024edccd8730_0, 0;
T_6.3 ;
    %load/vec4 v0000024edccd9770_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000024edccd9770_0, 0;
    %load/vec4 v0000024edccd9770_0;
    %load/vec4 v0000024edccd89b0_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024edccd7b50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccd9770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccd89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd8730_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024edccc9140;
T_7 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccc3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc34f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc4c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc4d50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccc2ff0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024edccc4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024edccc3590_0;
    %assign/vec4 v0000024edccc34f0_0, 0;
    %load/vec4 v0000024edccc3f90_0;
    %assign/vec4 v0000024edccc4c10_0, 0;
    %load/vec4 v0000024edccc2f50_0;
    %assign/vec4 v0000024edccc4d50_0, 0;
    %load/vec4 v0000024edccc2c30_0;
    %assign/vec4 v0000024edccc2ff0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024edcce2fe0;
T_8 ;
    %wait E_0000024edcc183f0;
    %load/vec4 v0000024edccdbe30_0;
    %load/vec4 v0000024edccdb2f0_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024edccdbd90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccdbd90_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024edccc9460;
T_9 ;
    %wait E_0000024edcc17930;
    %load/vec4 v0000024edccd5ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %vpi_call 20 73 "$display", "control_single unimplemented opcode %d", v0000024edccd5ad0_0 {0 0 0};
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024edccd6930_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024edccd6750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024edccd5b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd50d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd5990_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024edccd4f90_0, 0, 2;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024edcce21d0;
T_10 ;
    %wait E_0000024edcc186f0;
    %load/vec4 v0000024edccdac10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024edccd99f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024edccdac10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000024edccdb9d0, 4;
    %store/vec4 v0000024edccd99f0_0, 0, 32;
T_10.1 ;
    %vpi_func 27 31 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 27 31 "$display", "%d, reg_file[%d] => %d (Port 1)", S<0,vec4,u64>, v0000024edccdac10_0, v0000024edccd99f0_0 {1 0 0};
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024edcce21d0;
T_11 ;
    %wait E_0000024edcc186b0;
    %load/vec4 v0000024edccda030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024edccdbf70_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024edccda030_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000024edccdb9d0, 4;
    %store/vec4 v0000024edccdbf70_0, 0, 32;
T_11.1 ;
    %vpi_func 27 39 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 27 39 "$display", "%d, reg_file[%d] => %d (Port 2)", S<0,vec4,u64>, v0000024edccda030_0, v0000024edccdbf70_0 {1 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000024edcce21d0;
T_12 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccdadf0_0;
    %load/vec4 v0000024edccdba70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000024edccdb890_0;
    %load/vec4 v0000024edccdba70_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccdb9d0, 0, 4;
    %vpi_func 27 45 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 27 45 "$display", "%d, reg_file[%d] <= %d (Write)", S<0,vec4,u64>, v0000024edccdba70_0, v0000024edccdb890_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024edccc8c90;
T_13 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccc33b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc4b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccc2af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc2b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc40d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc2e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccc3db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccc4ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5110_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024edccc31d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc3950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc4170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc29b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc3270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024edccc39f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024edccc4990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024edccc2d70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024edccc4a30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000024edccc4210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000024edccc4df0_0;
    %assign/vec4 v0000024edccc4b70_0, 0;
    %load/vec4 v0000024edccc36d0_0;
    %assign/vec4 v0000024edccc2af0_0, 0;
    %load/vec4 v0000024edccc4530_0;
    %assign/vec4 v0000024edccc2b90_0, 0;
    %load/vec4 v0000024edccc3770_0;
    %assign/vec4 v0000024edccc40d0_0, 0;
    %load/vec4 v0000024edccc2a50_0;
    %assign/vec4 v0000024edccc3310_0, 0;
    %load/vec4 v0000024edccc3bd0_0;
    %assign/vec4 v0000024edccc2e10_0, 0;
    %load/vec4 v0000024edccc4cb0_0;
    %assign/vec4 v0000024edccc3db0_0, 0;
    %load/vec4 v0000024edccc4fd0_0;
    %assign/vec4 v0000024edccc4ad0_0, 0;
    %load/vec4 v0000024edccc3c70_0;
    %assign/vec4 v0000024edccc4670_0, 0;
    %load/vec4 v0000024edccc3a90_0;
    %assign/vec4 v0000024edccc5070_0, 0;
    %load/vec4 v0000024edccc3090_0;
    %assign/vec4 v0000024edccc5110_0, 0;
    %load/vec4 v0000024edccc2eb0_0;
    %assign/vec4 v0000024edccc31d0_0, 0;
    %load/vec4 v0000024edccc3450_0;
    %assign/vec4 v0000024edccc3950_0, 0;
    %load/vec4 v0000024edccc4850_0;
    %assign/vec4 v0000024edccc4170_0, 0;
    %load/vec4 v0000024edccc48f0_0;
    %assign/vec4 v0000024edccc29b0_0, 0;
    %load/vec4 v0000024edccc4030_0;
    %assign/vec4 v0000024edccc3270_0, 0;
    %load/vec4 v0000024edccc38b0_0;
    %assign/vec4 v0000024edccc39f0_0, 0;
    %load/vec4 v0000024edccc4e90_0;
    %assign/vec4 v0000024edccc4990_0, 0;
    %load/vec4 v0000024edccc3b30_0;
    %assign/vec4 v0000024edccc2d70_0, 0;
    %load/vec4 v0000024edccc3130_0;
    %assign/vec4 v0000024edccc4a30_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024edccc9780;
T_14 ;
    %wait E_0000024edcc174b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024edccc0390_0, 0, 2;
    %load/vec4 v0000024edccc1150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000024edccc1330_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024edccc1970_0, 0, 3;
    %jmp T_14.15;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccc24b0_0, 0, 1;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024edccc0390_0, 0, 2;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024edccc0390_0, 0, 2;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024edccc9910;
T_15 ;
    %wait E_0000024edcc17bf0;
    %load/vec4 v0000024edccd7fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024edccd8690_0, 0, 64;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024edccd7ab0_0, 0, 7;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024edccd8cd0_0, 0, 64;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024edccd98b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000024edccd84b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd8690_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd8690_0, 4, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccd85f0_0, 0, 1;
    %load/vec4 v0000024edccd8410_0;
    %store/vec4 v0000024edccd9310_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024edccd7ab0_0, 0, 7;
T_15.2 ;
    %load/vec4 v0000024edccd85f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000024edccd7ab0_0;
    %cmpi/u 32, 0, 7;
    %jmp/0xz  T_15.6, 5;
    %load/vec4 v0000024edccd8690_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0000024edccd8690_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0000024edccd9310_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd8690_0, 4, 32;
T_15.8 ;
    %load/vec4 v0000024edccd8690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024edccd8690_0, 0, 64;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000024edccd7ab0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0000024edccd8690_0;
    %store/vec4 v0000024edccd8cd0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccd85f0_0, 0, 1;
T_15.10 ;
T_15.7 ;
    %load/vec4 v0000024edccd7ab0_0;
    %addi 1, 0, 7;
    %store/vec4 v0000024edccd7ab0_0, 0, 7;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024edccc8970;
T_16 ;
    %wait E_0000024edcc17bf0;
    %load/vec4 v0000024edccd76f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024edccd7dd0_0, 0, 64;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000024edccd7650_0;
    %store/vec4 v0000024edccd7dd0_0, 0, 64;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024edccc87e0;
T_17 ;
    %wait E_0000024edcc170b0;
    %load/vec4 v0000024edccd9810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd6610_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd6610_0, 0;
    %load/vec4 v0000024edccd5f30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd6610_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000024edccd57b0_0;
    %load/vec4 v0000024edccd55d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024edccd55d0_0;
    %load/vec4 v0000024edccd8050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024edccd6610_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0000024edccd5e90_0;
    %load/vec4 v0000024edccd5670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024edccd5670_0;
    %load/vec4 v0000024edccd8050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024edccd6610_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd6610_0, 0;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000024edccc87e0;
T_18 ;
    %wait E_0000024edcc179b0;
    %load/vec4 v0000024edccd9810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd66b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd66b0_0, 0;
    %load/vec4 v0000024edccd5f30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd66b0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000024edccd5e90_0;
    %load/vec4 v0000024edccd5670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024edccd5670_0;
    %load/vec4 v0000024edccd87d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024edccd66b0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000024edccd57b0_0;
    %load/vec4 v0000024edccd55d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024edccd55d0_0;
    %load/vec4 v0000024edccd87d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024edccd66b0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd66b0_0, 0;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000024edccc9f50;
T_19 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccc5f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5c50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccc5250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc5d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc5e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccc57f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc51b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc56b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024edccc6010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccc5930_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000024edccc54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000024edccc4490_0;
    %assign/vec4 v0000024edccc5c50_0, 0;
    %load/vec4 v0000024edccc5570_0;
    %assign/vec4 v0000024edccc5250_0, 0;
    %load/vec4 v0000024edccc5610_0;
    %assign/vec4 v0000024edccc5430_0, 0;
    %load/vec4 v0000024edccc52f0_0;
    %assign/vec4 v0000024edccc5890_0, 0;
    %load/vec4 v0000024edccc5b10_0;
    %assign/vec4 v0000024edccc5750_0, 0;
    %load/vec4 v0000024edccc5cf0_0;
    %assign/vec4 v0000024edccc5d90_0, 0;
    %load/vec4 v0000024edccc5a70_0;
    %assign/vec4 v0000024edccc5e30_0, 0;
    %load/vec4 v0000024edccc5bb0_0;
    %assign/vec4 v0000024edccc57f0_0, 0;
    %load/vec4 v0000024edccc5ed0_0;
    %assign/vec4 v0000024edccc51b0_0, 0;
    %load/vec4 v0000024edccc45d0_0;
    %assign/vec4 v0000024edccc56b0_0, 0;
    %load/vec4 v0000024edccc4710_0;
    %assign/vec4 v0000024edccc6010_0, 0;
    %load/vec4 v0000024edccc5390_0;
    %assign/vec4 v0000024edccc5930_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024edccc81a0;
T_20 ;
    %wait E_0000024edcc17970;
    %load/vec4 v0000024edccd52b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %ix/getv 4, v0000024edccd49f0_0;
    %load/vec4a v0000024edccd5530, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd5df0_0, 4, 8;
    %load/vec4 v0000024edccd49f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000024edccd5530, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd5df0_0, 4, 8;
    %load/vec4 v0000024edccd49f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000024edccd5530, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd5df0_0, 4, 8;
    %load/vec4 v0000024edccd49f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000024edccd5530, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024edccd5df0_0, 4, 8;
    %vpi_func 21 31 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 21 31 "$display", "%d, reading data: Mem[%d] => %d", S<0,vec4,u64>, v0000024edccd49f0_0, v0000024edccd5df0_0 {1 0 0};
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024edccd5df0_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000024edccc81a0;
T_21 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccd53f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %vpi_func 21 39 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 21 39 "$display", "%d, writing data: Mem[%d] <= %d", S<0,vec4,u64>, v0000024edccd49f0_0, v0000024edccd6bb0_0 {1 0 0};
    %load/vec4 v0000024edccd6bb0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000024edccd49f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd5530, 0, 4;
    %load/vec4 v0000024edccd6bb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000024edccd49f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd5530, 0, 4;
    %load/vec4 v0000024edccd6bb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000024edccd49f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd5530, 0, 4;
    %load/vec4 v0000024edccd6bb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000024edccd49f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024edccd5530, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024edccc8330;
T_22 ;
    %wait E_0000024edcc17430;
    %load/vec4 v0000024edccd6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024edccd6a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024edccd6c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccd5850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccd6390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024edccd6250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024edccd5710_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000024edccd67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000024edccd5030_0;
    %assign/vec4 v0000024edccd6a70_0, 0;
    %load/vec4 v0000024edccd4d10_0;
    %assign/vec4 v0000024edccd6c50_0, 0;
    %load/vec4 v0000024edccd4ef0_0;
    %assign/vec4 v0000024edccd5850_0, 0;
    %load/vec4 v0000024edccd6890_0;
    %assign/vec4 v0000024edccd6390_0, 0;
    %load/vec4 v0000024edccd70b0_0;
    %assign/vec4 v0000024edccd6250_0, 0;
    %load/vec4 v0000024edccd7150_0;
    %assign/vec4 v0000024edccd5710_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000024edc6d6270;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccdf990_0, 0, 1;
T_23.0 ;
    %delay 5, 0;
    %load/vec4 v0000024edccdf990_0;
    %inv;
    %store/vec4 v0000024edccdf990_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0000024edc6d6270;
T_24 ;
    %vpi_call 4 18 "$dumpfile", "mips_single.vcd" {0 0 0};
    %vpi_call 4 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024edc6d6270 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024edccdef90_0, 0, 1;
    %vpi_call 4 26 "$readmemh", "instr_mem2.txt", v0000024edccd8190 {0 0 0};
    %vpi_call 4 27 "$readmemh", "data_mem.txt", v0000024edccd5530 {0 0 0};
    %vpi_call 4 29 "$readmemh", "reg.txt", v0000024edccdb9d0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024edccdef90_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000024edc6d6270;
T_25 ;
    %delay 450, 0;
    %vpi_func 4 38 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 38 "$display", "%d, End of Simulation\012", S<0,vec4,u64> {1 0 0};
    %vpi_call 4 39 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0000024edc6d6270;
T_26 ;
    %wait E_0000024edcc17430;
    %vpi_func 4 43 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 43 "$display", "%d, PC:", S<0,vec4,u64>, v0000024edcce07f0_0 {1 0 0};
    %load/vec4 v0000024edccdd9b0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_26.0, 4;
    %vpi_func 4 45 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 45 "$display", "%d, wd: %d", S<0,vec4,u64>, v0000024edcce0a70_0 {1 0 0};
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0000024edccde6d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %vpi_func 4 47 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 47 "$display", "%d, NOP\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.5;
T_26.4 ;
    %vpi_func 4 48 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 48 "$display", "%d, SLL\012", S<0,vec4,u64> {1 0 0};
T_26.5 ;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_26.6, 4;
    %vpi_func 4 50 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 50 "$display", "%d, ADD\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_26.8, 4;
    %vpi_func 4 51 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 51 "$display", "%d, SUB\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_26.10, 4;
    %vpi_func 4 52 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 52 "$display", "%d, AND\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_26.12, 4;
    %vpi_func 4 53 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 53 "$display", "%d, OR\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_26.14, 4;
    %vpi_func 4 54 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 54 "$display", "%d, SLT\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 25, 0, 6;
    %jmp/0xz  T_26.16, 4;
    %vpi_func 4 55 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 55 "$display", "%d, MULTU\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.17;
T_26.16 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_26.18, 4;
    %vpi_func 4 56 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 56 "$display", "%d, MFHI\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.19;
T_26.18 ;
    %load/vec4 v0000024edccdc970_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_26.20, 4;
    %vpi_func 4 57 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 57 "$display", "%d, MFLO\012", S<0,vec4,u64> {1 0 0};
T_26.20 ;
T_26.19 ;
T_26.17 ;
T_26.15 ;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000024edccdd9b0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_26.22, 4;
    %vpi_func 4 59 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 59 "$display", "%d, LW\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.23;
T_26.22 ;
    %load/vec4 v0000024edccdd9b0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_26.24, 4;
    %vpi_func 4 60 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 60 "$display", "%d, SW\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.25;
T_26.24 ;
    %load/vec4 v0000024edccdd9b0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_26.26, 4;
    %vpi_func 4 61 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 61 "$display", "%d, BEQ\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.27;
T_26.26 ;
    %load/vec4 v0000024edccdd9b0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_26.28, 4;
    %vpi_func 4 62 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 62 "$display", "%d, J\012", S<0,vec4,u64> {1 0 0};
    %jmp T_26.29;
T_26.28 ;
    %load/vec4 v0000024edccdd9b0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_26.30, 4;
    %vpi_func 4 63 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 4 63 "$display", "%d, ADDIU\012", S<0,vec4,u64> {1 0 0};
T_26.30 ;
T_26.29 ;
T_26.27 ;
T_26.25 ;
T_26.23 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "Multiplier2.v";
    "reg32.v";
    "tb_SingleCycle.v";
    "mips_single.v";
    "ALU.v";
    "Shifter.v";
    "muxsll.v";
    "unitALU.v";
    "FA.v";
    "mux4.v";
    "alu_ctl.v";
    "mux2.v";
    "mux3.v";
    "add32.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "control_single.v";
    "memory.v";
    "Forward_unit.v";
    "HiLo.v";
    "Multiplier.v";
    "nop_detector.v";
    "regPC.v";
    "reg_file.v";
    "sign_extend.v";
    "br_equal.v";
