library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity If_else is
port (
		A : in std_logic;
		B : in std_logic;
		C : in std_logic;
		D : in std_logic;
		sel : in std_logic_vector(2 downto 0);
		Y : out std_logic
		);
end If_else;

architecture Behavioral of If_else is

begin

	Process ( A,B,C,D,sel)
		begin 
			if sel(0) = '1' then
				Y <= A;
			elsif sel(1) = '1' then
				Y <= B;
			elsif sel(2) = '1' then
				Y <= C;
			else
				Y <= D;
			end if;
		end process;


end Behavioral;

