
ECSE-362 Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023ec  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c14  080025a8  080025a8  000035a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031bc  080031bc  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080031bc  080031bc  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080031bc  080031bc  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031bc  080031bc  000041bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031c0  080031c0  000041c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080031c4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  2000005c  08003220  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  08003220  000051b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000723f  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 0000009e  00000000  00000000  0000c2cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00008d96  00000000  00000000  0000c369  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000017c2  00000000  00000000  000150ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000640  00000000  00000000  000168c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ff404  00000000  00000000  00016f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000041a  00000000  00000000  0011630c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0000221c  00000000  00000000  00116726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b8  00000000  00000000  00118942  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000181c  00000000  00000000  001189fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001f4  00000000  00000000  0011a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  0011a40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000005c 	.word	0x2000005c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08002590 	.word	0x08002590

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000060 	.word	0x20000060
 80001f8:	08002590 	.word	0x08002590

080001fc <asmSqrt>:
* R0 = pointer to output value, *sqrtX
*/

asmSqrt:

	VSQRT.F32 S0, S0	// Perform squre root function on input value x in S0, and put result sqrtX back in S0
 80001fc:	eeb1 0ac0 	vsqrt.f32	s0, s0
	VSTR.F32 S0, [R0] 	// Store sqrtX in S0 to memory address given in R1
 8000200:	ed80 0a00 	vstr	s0, [r0]
	BX LR 				// Return
 8000204:	4770      	bx	lr
	...

08000208 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b08c      	sub	sp, #48	@ 0x30
 800020c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800020e:	f000 faa8 	bl	8000762 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000212:	f000 f873 	bl	80002fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000216:	f000 f8c3 	bl	80003a0 <MX_GPIO_Init>
  //the max us 88.49 at index 5
  //float array[10] = {48.21, 79.48, 24.27, 28.82, 78.24, 88.49, 31.19, 5.52,
	//	  82.70, 77.73};

  // Variables
  float32_t x = 25.65;			// value to find square root of
 800021a:	4b35      	ldr	r3, [pc, #212]	@ (80002f0 <main+0xe8>)
 800021c:	62bb      	str	r3, [r7, #40]	@ 0x28
  float32_t sqrt_x;		// square root of value
  float32_t epsilon = 0.00000001;
 800021e:	4b35      	ldr	r3, [pc, #212]	@ (80002f4 <main+0xec>)
 8000220:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t maxIter = 1000;
 8000222:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000226:	847b      	strh	r3, [r7, #34]	@ 0x22
  float32_t x0 = 0.5f;
 8000228:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800022c:	61fb      	str	r3, [r7, #28]
  float32_t omega = 1.0f;
 800022e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000232:	61bb      	str	r3, [r7, #24]
  //float32_t phi = PI_F * 0.75f;
  float32_t phi = 1.0f;
 8000234:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000238:	617b      	str	r3, [r7, #20]





	  ITM_Port32(31) = 1;
 800023a:	4b2f      	ldr	r3, [pc, #188]	@ (80002f8 <main+0xf0>)
 800023c:	2201      	movs	r2, #1
 800023e:	601a      	str	r2, [r3, #0]
	  for (uint32_t i=0; i<1000; i++) {
 8000240:	2300      	movs	r3, #0
 8000242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000244:	e04b      	b.n	80002de <main+0xd6>

		  // ASM Function for Sqrt
		  asmSqrt(x, &sqrt_x);
 8000246:	f107 0308 	add.w	r3, r7, #8
 800024a:	4618      	mov	r0, r3
 800024c:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8000250:	f7ff ffd4 	bl	80001fc <asmSqrt>
 8000254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000256:	613b      	str	r3, [r7, #16]
 8000258:	f107 0308 	add.w	r3, r7, #8
 800025c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800025e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000262:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800026a:	db09      	blt.n	8000280 <main+0x78>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 800026c:	ed97 0a04 	vldr	s0, [r7, #16]
 8000270:	f001 fbf8 	bl	8001a64 <sqrtf>
 8000274:	eef0 7a40 	vmov.f32	s15, s0
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 800027e:	e004      	b.n	800028a <main+0x82>
    }
    else
    {
      *pOut = 0.0f;
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	f04f 0200 	mov.w	r2, #0
 8000286:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000288:	bf00      	nop

		  // CMSIS Function for Sqrt
		  arm_sqrt_f32(x, &sqrt_x);

		  // Newty-Raphsy Function for Sqrt
		  newtonRaphsonSqrt(x, epsilon, maxIter, &sqrt_x);
 800028a:	f107 0208 	add.w	r2, r7, #8
 800028e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000290:	4611      	mov	r1, r2
 8000292:	4618      	mov	r0, r3
 8000294:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 8000298:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800029c:	f000 f89e 	bl	80003dc <newtonRaphsonSqrt>

		  // C Transcendental Solver
		  transcend(x0, omega, phi, epsilon, maxIter, &root);
 80002a0:	1d3a      	adds	r2, r7, #4
 80002a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80002a4:	4611      	mov	r1, r2
 80002a6:	4618      	mov	r0, r3
 80002a8:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 80002ac:	ed97 1a05 	vldr	s2, [r7, #20]
 80002b0:	edd7 0a06 	vldr	s1, [r7, #24]
 80002b4:	ed97 0a07 	vldr	s0, [r7, #28]
 80002b8:	f000 f99f 	bl	80005fa <transcend>

		  // ASM Transcendental Solver
		  asmTrans(x0, omega, phi, epsilon, maxIter, &root);
 80002bc:	1d3a      	adds	r2, r7, #4
 80002be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80002c0:	4611      	mov	r1, r2
 80002c2:	4618      	mov	r0, r3
 80002c4:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 80002c8:	ed97 1a05 	vldr	s2, [r7, #20]
 80002cc:	edd7 0a06 	vldr	s1, [r7, #24]
 80002d0:	ed97 0a07 	vldr	s0, [r7, #28]
 80002d4:	f000 f942 	bl	800055c <asmTrans>
	  for (uint32_t i=0; i<1000; i++) {
 80002d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80002da:	3301      	adds	r3, #1
 80002dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80002de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80002e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80002e4:	d3af      	bcc.n	8000246 <main+0x3e>

	  }
	  ITM_Port32(31) = 2;
 80002e6:	4b04      	ldr	r3, [pc, #16]	@ (80002f8 <main+0xf0>)
 80002e8:	2202      	movs	r2, #2
 80002ea:	601a      	str	r2, [r3, #0]
	  ITM_Port32(31) = 1;
 80002ec:	e7a5      	b.n	800023a <main+0x32>
 80002ee:	bf00      	nop
 80002f0:	41cd3333 	.word	0x41cd3333
 80002f4:	322bcc77 	.word	0x322bcc77
 80002f8:	e000007c 	.word	0xe000007c

080002fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b096      	sub	sp, #88	@ 0x58
 8000300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000302:	f107 0314 	add.w	r3, r7, #20
 8000306:	2244      	movs	r2, #68	@ 0x44
 8000308:	2100      	movs	r1, #0
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fb78 	bl	8001a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000310:	463b      	mov	r3, r7
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	605a      	str	r2, [r3, #4]
 8000318:	609a      	str	r2, [r3, #8]
 800031a:	60da      	str	r2, [r3, #12]
 800031c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800031e:	2000      	movs	r0, #0
 8000320:	f000 fb9a 	bl	8000a58 <HAL_PWREx_ControlVoltageScaling>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800032a:	f000 f851 	bl	80003d0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800032e:	2310      	movs	r3, #16
 8000330:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000332:	2301      	movs	r3, #1
 8000334:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800033a:	2360      	movs	r3, #96	@ 0x60
 800033c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033e:	2302      	movs	r3, #2
 8000340:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000342:	2301      	movs	r3, #1
 8000344:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000346:	2301      	movs	r3, #1
 8000348:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800034a:	233c      	movs	r3, #60	@ 0x3c
 800034c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800034e:	2302      	movs	r3, #2
 8000350:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000352:	2302      	movs	r3, #2
 8000354:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000356:	2302      	movs	r3, #2
 8000358:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035a:	f107 0314 	add.w	r3, r7, #20
 800035e:	4618      	mov	r0, r3
 8000360:	f000 fc1e 	bl	8000ba0 <HAL_RCC_OscConfig>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800036a:	f000 f831 	bl	80003d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036e:	230f      	movs	r3, #15
 8000370:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000372:	2303      	movs	r3, #3
 8000374:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000382:	463b      	mov	r3, r7
 8000384:	2105      	movs	r1, #5
 8000386:	4618      	mov	r0, r3
 8000388:	f001 f824 	bl	80013d4 <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000392:	f000 f81d 	bl	80003d0 <Error_Handler>
  }
}
 8000396:	bf00      	nop
 8000398:	3758      	adds	r7, #88	@ 0x58
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
	...

080003a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <MX_GPIO_Init+0x2c>)
 80003a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003aa:	4a08      	ldr	r2, [pc, #32]	@ (80003cc <MX_GPIO_Init+0x2c>)
 80003ac:	f043 0302 	orr.w	r3, r3, #2
 80003b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003b2:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <MX_GPIO_Init+0x2c>)
 80003b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003b6:	f003 0302 	and.w	r3, r3, #2
 80003ba:	607b      	str	r3, [r7, #4]
 80003bc:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003be:	bf00      	nop
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	40021000 	.word	0x40021000

080003d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003d4:	b672      	cpsid	i
}
 80003d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003d8:	bf00      	nop
 80003da:	e7fd      	b.n	80003d8 <Error_Handler+0x8>

080003dc <newtonRaphsonSqrt>:
#include "main.h"
#include "lab1math.h"
#include <math.h>
#include <stdlib.h>

uint8_t newtonRaphsonSqrt(float x, float epsilon, uint16_t maxIter, float *sqrtX) {
 80003dc:	b480      	push	{r7}
 80003de:	b089      	sub	sp, #36	@ 0x24
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	ed87 0a03 	vstr	s0, [r7, #12]
 80003e6:	edc7 0a02 	vstr	s1, [r7, #8]
 80003ea:	4603      	mov	r3, r0
 80003ec:	6039      	str	r1, [r7, #0]
 80003ee:	80fb      	strh	r3, [r7, #6]

	float xSqrt_current = x/2.0f;
 80003f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80003f4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80003f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80003fc:	edc7 7a07 	vstr	s15, [r7, #28]
	float xSqrt_next = 0;
 8000400:	f04f 0300 	mov.w	r3, #0
 8000404:	617b      	str	r3, [r7, #20]
	float diff;


	for (uint8_t i = 1; i < maxIter; i++) {
 8000406:	2301      	movs	r3, #1
 8000408:	76fb      	strb	r3, [r7, #27]
 800040a:	e035      	b.n	8000478 <newtonRaphsonSqrt+0x9c>

		//Sqrt_next = (((xSqrt_current) + x) / xSqrt_current)/2;

		xSqrt_next = 0.5*(xSqrt_current + (x/xSqrt_current));
 800040c:	edd7 6a03 	vldr	s13, [r7, #12]
 8000410:	edd7 7a07 	vldr	s15, [r7, #28]
 8000414:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000418:	edd7 7a07 	vldr	s15, [r7, #28]
 800041c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000420:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000424:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000428:	edc7 7a05 	vstr	s15, [r7, #20]

		diff = xSqrt_next - xSqrt_current;
 800042c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000430:	edd7 7a07 	vldr	s15, [r7, #28]
 8000434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000438:	edc7 7a04 	vstr	s15, [r7, #16]

		if (abs(diff) < epsilon) {
 800043c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000440:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000444:	ee17 3a90 	vmov	r3, s15
 8000448:	2b00      	cmp	r3, #0
 800044a:	bfb8      	it	lt
 800044c:	425b      	neglt	r3, r3
 800044e:	ee07 3a90 	vmov	s15, r3
 8000452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000456:	ed97 7a02 	vldr	s14, [r7, #8]
 800045a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800045e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000462:	dd04      	ble.n	800046e <newtonRaphsonSqrt+0x92>
			*sqrtX = xSqrt_next; 	// store result
 8000464:	683b      	ldr	r3, [r7, #0]
 8000466:	697a      	ldr	r2, [r7, #20]
 8000468:	601a      	str	r2, [r3, #0]
			return 0; 				// returned correctly
 800046a:	2300      	movs	r3, #0
 800046c:	e00a      	b.n	8000484 <newtonRaphsonSqrt+0xa8>
		}

		xSqrt_current = xSqrt_next; // set up for next iteration
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 1; i < maxIter; i++) {
 8000472:	7efb      	ldrb	r3, [r7, #27]
 8000474:	3301      	adds	r3, #1
 8000476:	76fb      	strb	r3, [r7, #27]
 8000478:	7efb      	ldrb	r3, [r7, #27]
 800047a:	b29b      	uxth	r3, r3
 800047c:	88fa      	ldrh	r2, [r7, #6]
 800047e:	429a      	cmp	r2, r3
 8000480:	d8c4      	bhi.n	800040c <newtonRaphsonSqrt+0x30>
	}

	return 1; // did not converge
 8000482:	2301      	movs	r3, #1


	// some garbage
}
 8000484:	4618      	mov	r0, r3
 8000486:	3724      	adds	r7, #36	@ 0x24
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000496:	4b0f      	ldr	r3, [pc, #60]	@ (80004d4 <HAL_MspInit+0x44>)
 8000498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800049a:	4a0e      	ldr	r2, [pc, #56]	@ (80004d4 <HAL_MspInit+0x44>)
 800049c:	f043 0301 	orr.w	r3, r3, #1
 80004a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80004a2:	4b0c      	ldr	r3, [pc, #48]	@ (80004d4 <HAL_MspInit+0x44>)
 80004a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004a6:	f003 0301 	and.w	r3, r3, #1
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ae:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <HAL_MspInit+0x44>)
 80004b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004b2:	4a08      	ldr	r2, [pc, #32]	@ (80004d4 <HAL_MspInit+0x44>)
 80004b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80004ba:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <HAL_MspInit+0x44>)
 80004bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004c2:	603b      	str	r3, [r7, #0]
 80004c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c6:	bf00      	nop
 80004c8:	370c      	adds	r7, #12
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	40021000 	.word	0x40021000

080004d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004dc:	bf00      	nop
 80004de:	e7fd      	b.n	80004dc <NMI_Handler+0x4>

080004e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004e4:	bf00      	nop
 80004e6:	e7fd      	b.n	80004e4 <HardFault_Handler+0x4>

080004e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <MemManage_Handler+0x4>

080004f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004f4:	bf00      	nop
 80004f6:	e7fd      	b.n	80004f4 <BusFault_Handler+0x4>

080004f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <UsageFault_Handler+0x4>

08000500 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr

0800050e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800050e:	b480      	push	{r7}
 8000510:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000512:	bf00      	nop
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr

0800051c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr

0800052a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800052e:	f000 f96d 	bl	800080c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000532:	bf00      	nop
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800053c:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <SystemInit+0x20>)
 800053e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000542:	4a05      	ldr	r2, [pc, #20]	@ (8000558 <SystemInit+0x20>)
 8000544:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000548:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <asmTrans>:
// S8 = imm. register
// S10 = omega*x + phi
// S11 = imm. register
// R3 = imm. value into float register

	VMOV S9, S0 			// move xCurrent = x0 from S0 to S9
 800055c:	eef0 4a40 	vmov.f32	s9, s0
	MOV R2, #0 				// set loop counter to 0
 8000560:	f04f 0200 	mov.w	r2, #0
	LDR R3, =0x00000000 	// 0 as int32
 8000564:	f04f 0300 	mov.w	r3, #0
	VMOV S12, R3
 8000568:	ee06 3a10 	vmov	s12, r3
	LDR R3, =0x40000000 	//2 as int32
 800056c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
	VMOV S13, R3
 8000570:	ee06 3a90 	vmov	s13, r3

08000574 <loop>:

loop:

// Increment loop counter
	ADD R2, R2, #1
 8000574:	f102 0201 	add.w	r2, r2, #1


// f(x) = x^2 - cos(omega*x + phi)

	// calculate omega*x
	VMUL.F32 S8, S1, S9 // VMUL Sd Sn Sm
 8000578:	ee20 4aa4 	vmul.f32	s8, s1, s9

	// calculate (omega*x) + phi
	VADD.F32 S10, S8, S2 // VADD Sd Sn Sm
 800057c:	ee34 5a01 	vadd.f32	s10, s8, s2

	// calculate cos((omega*x) + phi)
	VMOV S0, S10 		// move function argument into S0
 8000580:	eeb0 0a45 	vmov.f32	s0, s10
	//VMOV S0, S2			// TEMP: use phi as function argument
	VPUSH.32 {S1-S15} 		// caller-saved S registers
 8000584:	ed6d 0a0f 	vpush	{s1-s15}
	PUSH {R0-R3, LR} 	// caller-saved R registers and LR
 8000588:	b50f      	push	{r0, r1, r2, r3, lr}
	BL arm_cos_f32		// cal cosine function, output put in S0
 800058a:	f001 f9ef 	bl	800196c <arm_cos_f32>
	POP {R0-R3, LR} 	// caller-saved R registers and LR
 800058e:	e8bd 400f 	ldmia.w	sp!, {r0, r1, r2, r3, lr}
	VPOP.32 {S1-S15} 		// caller-saved S registers
 8000592:	ecfd 0a0f 	vpop	{s1-s15}
	VMOV S8, S0			// move output from S0 into S8
 8000596:	eeb0 4a40 	vmov.f32	s8, s0
	//B end				// TEMP: branch directly to end

	// calculate x^2
	VMUL.F32 S11, S9, S9
 800059a:	ee64 5aa4 	vmul.f32	s11, s9, s9

	// calculate fVal = x^2 - cos(omega*x + phi)
	VSUB.F32 S4, S11, S8
 800059e:	ee35 2ac4 	vsub.f32	s4, s11, s8


// f'(x) = 2*x + omega*sin(omega*x + phi)

	// calculate sin(omega*x + phi)
	VMOV S0, S10		// move funciton argument into S0
 80005a2:	eeb0 0a45 	vmov.f32	s0, s10
	VPUSH.32 {S1-S15} 		// caller-saved S registers
 80005a6:	ed6d 0a0f 	vpush	{s1-s15}
	PUSH {R0-R3, LR} 	// caller-saved R registers and LR
 80005aa:	b50f      	push	{r0, r1, r2, r3, lr}
	BL arm_sin_f32  // call sine function, output put into S0
 80005ac:	f001 f998 	bl	80018e0 <arm_sin_f32>
	POP {R0-R3, LR} 	// caller-saved R registers and LR
 80005b0:	e8bd 400f 	ldmia.w	sp!, {r0, r1, r2, r3, lr}
	VPOP.32 {S1-S15} 		// caller-saved S registers
 80005b4:	ecfd 0a0f 	vpop	{s1-s15}
	VMOV S8, S0		// move output from S0 into S8
 80005b8:	eeb0 4a40 	vmov.f32	s8, s0

	// calculate omega*sin(omega*x + phi)
	VMUL.F32 S8, S1, S8
 80005bc:	ee20 4a84 	vmul.f32	s8, s1, s8

	// calculate 2*x
	VMUL.F32 S11, S9, S13
 80005c0:	ee64 5aa6 	vmul.f32	s11, s9, s13

	// calculate dfVal = 2*x + omega*sin(omega*x + phi)
	VADD.F32 S5, S11, S8
 80005c4:	ee75 2a84 	vadd.f32	s5, s11, s8

// Compute next x value

	// compute fVal/dfVal
	VDIV.F32 S8, S4, S5
 80005c8:	ee82 4a22 	vdiv.f32	s8, s4, s5

	// compute xNext = xCurrent -fVal/dfVal
	VSUB.F32 S6, S9, S8
 80005cc:	ee34 3ac4 	vsub.f32	s6, s9, s8

// Check epsilon

	// diff = xNext - xCurrent;
	VSUB.F32 S8, S6, S9
 80005d0:	ee33 4a64 	vsub.f32	s8, s6, s9

	// fabs(diff)
	VABS.F32 S8, S8
 80005d4:	eeb0 4ac4 	vabs.f32	s8, s8

	// if (fabs(diff) < epsilon)
	//VCMP.F32 S8, S13 // TEMP: compare output of cosine to value 2
	VCMP.F32 S8, S3
 80005d8:	eeb4 4a61 	vcmp.f32	s8, s3
	VMRS APSR_nzcv, FPSCR	// Transfer flags from FPSCR to APSR
 80005dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	//BLT success				// TEMP: branch to success
	BLT success 			// if comparison succeeds, done
 80005e0:	db04      	blt.n	80005ec <success>

// Check number of iterations
	CMP R2, R0
 80005e2:	4282      	cmp	r2, r0
	BGE fail
 80005e4:	da05      	bge.n	80005f2 <fail>

// Else, prepare for next iteration
	// xCurrent = xNext;
	VMOV S9, S6
 80005e6:	eef0 4a43 	vmov.f32	s9, s6
	B loop
 80005ea:	e7c3      	b.n	8000574 <loop>

080005ec <success>:


success:
	// *root = xNext;
	// store xNext at memory location for the root
	VSTR.F32 S6, [R1]
 80005ec:	ed81 3a00 	vstr	s6, [r1]
	B end
 80005f0:	e002      	b.n	80005f8 <end>

080005f2 <fail>:


fail:
	VSTR.F32 S12, [R1]
 80005f2:	ed81 6a00 	vstr	s12, [r1]
	B end
 80005f6:	e7ff      	b.n	80005f8 <end>

080005f8 <end>:


end:
	BX LR
 80005f8:	4770      	bx	lr

080005fa <transcend>:
 */
#include "main.h"
#include "lab1math.h"
#include <math.h>

uint8_t transcend(float x0, float omega, float phi, float epsilon, uint16_t maxIter, float *root) {
 80005fa:	b580      	push	{r7, lr}
 80005fc:	ed2d 8b02 	vpush	{d8}
 8000600:	b08c      	sub	sp, #48	@ 0x30
 8000602:	af00      	add	r7, sp, #0
 8000604:	ed87 0a05 	vstr	s0, [r7, #20]
 8000608:	edc7 0a04 	vstr	s1, [r7, #16]
 800060c:	ed87 1a03 	vstr	s2, [r7, #12]
 8000610:	edc7 1a02 	vstr	s3, [r7, #8]
 8000614:	4603      	mov	r3, r0
 8000616:	6039      	str	r1, [r7, #0]
 8000618:	80fb      	strh	r3, [r7, #6]

	float xCurrent = x0;
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float xNext, fVal, dfVal, diff;

	for (uint8_t i = 0; i < maxIter; i++) {
 800061e:	2300      	movs	r3, #0
 8000620:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000624:	e067      	b.n	80006f6 <transcend+0xfc>

		// f(x) = x^2 - cos(omega*x + phi)
		fVal = (xCurrent*xCurrent) - cosf(omega * xCurrent + phi);
 8000626:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800062a:	ee27 8aa7 	vmul.f32	s16, s15, s15
 800062e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000632:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000636:	ee27 7a27 	vmul.f32	s14, s14, s15
 800063a:	edd7 7a03 	vldr	s15, [r7, #12]
 800063e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000642:	eeb0 0a67 	vmov.f32	s0, s15
 8000646:	f001 fa2b 	bl	8001aa0 <cosf>
 800064a:	eef0 7a40 	vmov.f32	s15, s0
 800064e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8000652:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

		// f'(x) = 2*x + omega*sin(omega*x + phi)
		dfVal = 2.0f*xCurrent + omega*sinf(omega*xCurrent + phi);
 8000656:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800065a:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800065e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000662:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000666:	ee27 7a27 	vmul.f32	s14, s14, s15
 800066a:	edd7 7a03 	vldr	s15, [r7, #12]
 800066e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000672:	eeb0 0a67 	vmov.f32	s0, s15
 8000676:	f001 fa57 	bl	8001b28 <sinf>
 800067a:	eeb0 7a40 	vmov.f32	s14, s0
 800067e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000686:	ee78 7a27 	vadd.f32	s15, s16, s15
 800068a:	edc7 7a08 	vstr	s15, [r7, #32]

		// don't divide by 0 like LAST TIME
		if (dfVal == 0.0f) {
 800068e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000692:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800069a:	d101      	bne.n	80006a0 <transcend+0xa6>
			return 1; // return error
 800069c:	2301      	movs	r3, #1
 800069e:	e031      	b.n	8000704 <transcend+0x10a>
		}


		// compute next x value
		xNext = xCurrent -fVal/dfVal;
 80006a0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80006a4:	ed97 7a08 	vldr	s14, [r7, #32]
 80006a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006ac:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80006b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006b4:	edc7 7a07 	vstr	s15, [r7, #28]

		// check convergence btwn x values
		diff = xNext - xCurrent;
 80006b8:	ed97 7a07 	vldr	s14, [r7, #28]
 80006bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80006c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006c4:	edc7 7a06 	vstr	s15, [r7, #24]
		if (fabs(diff) < epsilon) {
 80006c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80006cc:	eef0 7ae7 	vabs.f32	s15, s15
 80006d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80006d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006dc:	dd04      	ble.n	80006e8 <transcend+0xee>
			*root = xNext; // yay worked
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	69fa      	ldr	r2, [r7, #28]
 80006e2:	601a      	str	r2, [r3, #0]
			return 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	e00d      	b.n	8000704 <transcend+0x10a>
		}

		// prepare for next iteration
		xCurrent = xNext;
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for (uint8_t i = 0; i < maxIter; i++) {
 80006ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80006f0:	3301      	adds	r3, #1
 80006f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80006f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	88fa      	ldrh	r2, [r7, #6]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d891      	bhi.n	8000626 <transcend+0x2c>
	}

	return 1; // didn't converge within maxIter
 8000702:	2301      	movs	r3, #1
}
 8000704:	4618      	mov	r0, r3
 8000706:	3730      	adds	r7, #48	@ 0x30
 8000708:	46bd      	mov	sp, r7
 800070a:	ecbd 8b02 	vpop	{d8}
 800070e:	bd80      	pop	{r7, pc}

08000710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000710:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000748 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000714:	f7ff ff10 	bl	8000538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000718:	480c      	ldr	r0, [pc, #48]	@ (800074c <LoopForever+0x6>)
  ldr r1, =_edata
 800071a:	490d      	ldr	r1, [pc, #52]	@ (8000750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800071c:	4a0d      	ldr	r2, [pc, #52]	@ (8000754 <LoopForever+0xe>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000720:	e002      	b.n	8000728 <LoopCopyDataInit>

08000722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000726:	3304      	adds	r3, #4

08000728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800072c:	d3f9      	bcc.n	8000722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000730:	4c0a      	ldr	r4, [pc, #40]	@ (800075c <LoopForever+0x16>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000734:	e001      	b.n	800073a <LoopFillZerobss>

08000736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000738:	3204      	adds	r2, #4

0800073a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800073c:	d3fb      	bcc.n	8000736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800073e:	f001 f96d 	bl	8001a1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000742:	f7ff fd61 	bl	8000208 <main>

08000746 <LoopForever>:

LoopForever:
    b LoopForever
 8000746:	e7fe      	b.n	8000746 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000748:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800074c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000750:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000754:	080031c4 	.word	0x080031c4
  ldr r2, =_sbss
 8000758:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800075c:	200001b4 	.word	0x200001b4

08000760 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000760:	e7fe      	b.n	8000760 <ADC1_IRQHandler>

08000762 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	b082      	sub	sp, #8
 8000766:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000768:	2300      	movs	r3, #0
 800076a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800076c:	2003      	movs	r0, #3
 800076e:	f000 f91f 	bl	80009b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000772:	2000      	movs	r0, #0
 8000774:	f000 f80e 	bl	8000794 <HAL_InitTick>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d002      	beq.n	8000784 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800077e:	2301      	movs	r3, #1
 8000780:	71fb      	strb	r3, [r7, #7]
 8000782:	e001      	b.n	8000788 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000784:	f7ff fe84 	bl	8000490 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000788:	79fb      	ldrb	r3, [r7, #7]
}
 800078a:	4618      	mov	r0, r3
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800079c:	2300      	movs	r3, #0
 800079e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007a0:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <HAL_InitTick+0x6c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d023      	beq.n	80007f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007a8:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <HAL_InitTick+0x70>)
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <HAL_InitTick+0x6c>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	4619      	mov	r1, r3
 80007b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 f91d 	bl	80009fe <HAL_SYSTICK_Config>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d10f      	bne.n	80007ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b0f      	cmp	r3, #15
 80007ce:	d809      	bhi.n	80007e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d0:	2200      	movs	r2, #0
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	f04f 30ff 	mov.w	r0, #4294967295
 80007d8:	f000 f8f5 	bl	80009c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000808 <HAL_InitTick+0x74>)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	6013      	str	r3, [r2, #0]
 80007e2:	e007      	b.n	80007f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007e4:	2301      	movs	r3, #1
 80007e6:	73fb      	strb	r3, [r7, #15]
 80007e8:	e004      	b.n	80007f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
 80007ec:	73fb      	strb	r3, [r7, #15]
 80007ee:	e001      	b.n	80007f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007f0:	2301      	movs	r3, #1
 80007f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20000008 	.word	0x20000008
 8000804:	20000000 	.word	0x20000000
 8000808:	20000004 	.word	0x20000004

0800080c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <HAL_IncTick+0x20>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	461a      	mov	r2, r3
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <HAL_IncTick+0x24>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4413      	add	r3, r2
 800081c:	4a04      	ldr	r2, [pc, #16]	@ (8000830 <HAL_IncTick+0x24>)
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	20000008 	.word	0x20000008
 8000830:	20000078 	.word	0x20000078

08000834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return uwTick;
 8000838:	4b03      	ldr	r3, [pc, #12]	@ (8000848 <HAL_GetTick+0x14>)
 800083a:	681b      	ldr	r3, [r3, #0]
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	20000078 	.word	0x20000078

0800084c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000874:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800087c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087e:	4a04      	ldr	r2, [pc, #16]	@ (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	60d3      	str	r3, [r2, #12]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000898:	4b04      	ldr	r3, [pc, #16]	@ (80008ac <__NVIC_GetPriorityGrouping+0x18>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	f003 0307 	and.w	r3, r3, #7
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	6039      	str	r1, [r7, #0]
 80008ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	db0a      	blt.n	80008da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	490c      	ldr	r1, [pc, #48]	@ (80008fc <__NVIC_SetPriority+0x4c>)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	0112      	lsls	r2, r2, #4
 80008d0:	b2d2      	uxtb	r2, r2
 80008d2:	440b      	add	r3, r1
 80008d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d8:	e00a      	b.n	80008f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	4908      	ldr	r1, [pc, #32]	@ (8000900 <__NVIC_SetPriority+0x50>)
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	f003 030f 	and.w	r3, r3, #15
 80008e6:	3b04      	subs	r3, #4
 80008e8:	0112      	lsls	r2, r2, #4
 80008ea:	b2d2      	uxtb	r2, r2
 80008ec:	440b      	add	r3, r1
 80008ee:	761a      	strb	r2, [r3, #24]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	e000e100 	.word	0xe000e100
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000904:	b480      	push	{r7}
 8000906:	b089      	sub	sp, #36	@ 0x24
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	f1c3 0307 	rsb	r3, r3, #7
 800091e:	2b04      	cmp	r3, #4
 8000920:	bf28      	it	cs
 8000922:	2304      	movcs	r3, #4
 8000924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	3304      	adds	r3, #4
 800092a:	2b06      	cmp	r3, #6
 800092c:	d902      	bls.n	8000934 <NVIC_EncodePriority+0x30>
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	3b03      	subs	r3, #3
 8000932:	e000      	b.n	8000936 <NVIC_EncodePriority+0x32>
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000938:	f04f 32ff 	mov.w	r2, #4294967295
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	43da      	mvns	r2, r3
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	401a      	ands	r2, r3
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800094c:	f04f 31ff 	mov.w	r1, #4294967295
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	fa01 f303 	lsl.w	r3, r1, r3
 8000956:	43d9      	mvns	r1, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800095c:	4313      	orrs	r3, r2
         );
}
 800095e:	4618      	mov	r0, r3
 8000960:	3724      	adds	r7, #36	@ 0x24
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
	...

0800096c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3b01      	subs	r3, #1
 8000978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800097c:	d301      	bcc.n	8000982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800097e:	2301      	movs	r3, #1
 8000980:	e00f      	b.n	80009a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000982:	4a0a      	ldr	r2, [pc, #40]	@ (80009ac <SysTick_Config+0x40>)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3b01      	subs	r3, #1
 8000988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800098a:	210f      	movs	r1, #15
 800098c:	f04f 30ff 	mov.w	r0, #4294967295
 8000990:	f7ff ff8e 	bl	80008b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000994:	4b05      	ldr	r3, [pc, #20]	@ (80009ac <SysTick_Config+0x40>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800099a:	4b04      	ldr	r3, [pc, #16]	@ (80009ac <SysTick_Config+0x40>)
 800099c:	2207      	movs	r2, #7
 800099e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	e000e010 	.word	0xe000e010

080009b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ff47 	bl	800084c <__NVIC_SetPriorityGrouping>
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b086      	sub	sp, #24
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	4603      	mov	r3, r0
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	607a      	str	r2, [r7, #4]
 80009d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009d8:	f7ff ff5c 	bl	8000894 <__NVIC_GetPriorityGrouping>
 80009dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	68b9      	ldr	r1, [r7, #8]
 80009e2:	6978      	ldr	r0, [r7, #20]
 80009e4:	f7ff ff8e 	bl	8000904 <NVIC_EncodePriority>
 80009e8:	4602      	mov	r2, r0
 80009ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ee:	4611      	mov	r1, r2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff5d 	bl	80008b0 <__NVIC_SetPriority>
}
 80009f6:	bf00      	nop
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f7ff ffb0 	bl	800096c <SysTick_Config>
 8000a0c:	4603      	mov	r3, r0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a54 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a28:	d102      	bne.n	8000a30 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8000a2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a2e:	e00b      	b.n	8000a48 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000a30:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a3e:	d102      	bne.n	8000a46 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a44:	e000      	b.n	8000a48 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8000a46:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	40007000 	.word	0x40007000

08000a58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d141      	bne.n	8000aea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a66:	4b4b      	ldr	r3, [pc, #300]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a72:	d131      	bne.n	8000ad8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000a74:	4b47      	ldr	r3, [pc, #284]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000a7a:	4a46      	ldr	r2, [pc, #280]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a84:	4b43      	ldr	r3, [pc, #268]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000a8c:	4a41      	ldr	r2, [pc, #260]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000a94:	4b40      	ldr	r3, [pc, #256]	@ (8000b98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2232      	movs	r2, #50	@ 0x32
 8000a9a:	fb02 f303 	mul.w	r3, r2, r3
 8000a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8000b9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa4:	0c9b      	lsrs	r3, r3, #18
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000aaa:	e002      	b.n	8000ab2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ab2:	4b38      	ldr	r3, [pc, #224]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000abe:	d102      	bne.n	8000ac6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d1f2      	bne.n	8000aac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ac6:	4b33      	ldr	r3, [pc, #204]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ad2:	d158      	bne.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	e057      	b.n	8000b88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ade:	4a2d      	ldr	r2, [pc, #180]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ae4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000ae8:	e04d      	b.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000af0:	d141      	bne.n	8000b76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000af2:	4b28      	ldr	r3, [pc, #160]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000afe:	d131      	bne.n	8000b64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b00:	4b24      	ldr	r3, [pc, #144]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b06:	4a23      	ldr	r2, [pc, #140]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b10:	4b20      	ldr	r3, [pc, #128]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b18:	4a1e      	ldr	r2, [pc, #120]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000b20:	4b1d      	ldr	r3, [pc, #116]	@ (8000b98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2232      	movs	r2, #50	@ 0x32
 8000b26:	fb02 f303 	mul.w	r3, r2, r3
 8000b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b30:	0c9b      	lsrs	r3, r3, #18
 8000b32:	3301      	adds	r3, #1
 8000b34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b36:	e002      	b.n	8000b3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b3e:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b40:	695b      	ldr	r3, [r3, #20]
 8000b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b4a:	d102      	bne.n	8000b52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1f2      	bne.n	8000b38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b52:	4b10      	ldr	r3, [pc, #64]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b5e:	d112      	bne.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000b60:	2303      	movs	r3, #3
 8000b62:	e011      	b.n	8000b88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b64:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000b74:	e007      	b.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b76:	4b07      	ldr	r3, [pc, #28]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b7e:	4a05      	ldr	r2, [pc, #20]	@ (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b84:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b86:	2300      	movs	r3, #0
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	40007000 	.word	0x40007000
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	431bde83 	.word	0x431bde83

08000ba0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	f000 bc08 	b.w	80013c4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bb4:	4b96      	ldr	r3, [pc, #600]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	f003 030c 	and.w	r3, r3, #12
 8000bbc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bbe:	4b94      	ldr	r3, [pc, #592]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	f003 0303 	and.w	r3, r3, #3
 8000bc6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f003 0310 	and.w	r3, r3, #16
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	f000 80e4 	beq.w	8000d9e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d007      	beq.n	8000bec <HAL_RCC_OscConfig+0x4c>
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	2b0c      	cmp	r3, #12
 8000be0:	f040 808b 	bne.w	8000cfa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	f040 8087 	bne.w	8000cfa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000bec:	4b88      	ldr	r3, [pc, #544]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f003 0302 	and.w	r3, r3, #2
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d005      	beq.n	8000c04 <HAL_RCC_OscConfig+0x64>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d101      	bne.n	8000c04 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	e3df      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a1a      	ldr	r2, [r3, #32]
 8000c08:	4b81      	ldr	r3, [pc, #516]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f003 0308 	and.w	r3, r3, #8
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d004      	beq.n	8000c1e <HAL_RCC_OscConfig+0x7e>
 8000c14:	4b7e      	ldr	r3, [pc, #504]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c1c:	e005      	b.n	8000c2a <HAL_RCC_OscConfig+0x8a>
 8000c1e:	4b7c      	ldr	r3, [pc, #496]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c24:	091b      	lsrs	r3, r3, #4
 8000c26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d223      	bcs.n	8000c76 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6a1b      	ldr	r3, [r3, #32]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 fd94 	bl	8001760 <RCC_SetFlashLatencyFromMSIRange>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e3c0      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c42:	4b73      	ldr	r3, [pc, #460]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a72      	ldr	r2, [pc, #456]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c48:	f043 0308 	orr.w	r3, r3, #8
 8000c4c:	6013      	str	r3, [r2, #0]
 8000c4e:	4b70      	ldr	r3, [pc, #448]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6a1b      	ldr	r3, [r3, #32]
 8000c5a:	496d      	ldr	r1, [pc, #436]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c60:	4b6b      	ldr	r3, [pc, #428]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	69db      	ldr	r3, [r3, #28]
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	4968      	ldr	r1, [pc, #416]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c70:	4313      	orrs	r3, r2
 8000c72:	604b      	str	r3, [r1, #4]
 8000c74:	e025      	b.n	8000cc2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c76:	4b66      	ldr	r3, [pc, #408]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a65      	ldr	r2, [pc, #404]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c7c:	f043 0308 	orr.w	r3, r3, #8
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	4b63      	ldr	r3, [pc, #396]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6a1b      	ldr	r3, [r3, #32]
 8000c8e:	4960      	ldr	r1, [pc, #384]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c90:	4313      	orrs	r3, r2
 8000c92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c94:	4b5e      	ldr	r3, [pc, #376]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	69db      	ldr	r3, [r3, #28]
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	495b      	ldr	r1, [pc, #364]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d109      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6a1b      	ldr	r3, [r3, #32]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 fd54 	bl	8001760 <RCC_SetFlashLatencyFromMSIRange>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e380      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000cc2:	f000 fcc1 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	4b51      	ldr	r3, [pc, #324]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	091b      	lsrs	r3, r3, #4
 8000cce:	f003 030f 	and.w	r3, r3, #15
 8000cd2:	4950      	ldr	r1, [pc, #320]	@ (8000e14 <HAL_RCC_OscConfig+0x274>)
 8000cd4:	5ccb      	ldrb	r3, [r1, r3]
 8000cd6:	f003 031f 	and.w	r3, r3, #31
 8000cda:	fa22 f303 	lsr.w	r3, r2, r3
 8000cde:	4a4e      	ldr	r2, [pc, #312]	@ (8000e18 <HAL_RCC_OscConfig+0x278>)
 8000ce0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ce2:	4b4e      	ldr	r3, [pc, #312]	@ (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fd54 	bl	8000794 <HAL_InitTick>
 8000cec:	4603      	mov	r3, r0
 8000cee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d052      	beq.n	8000d9c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	e364      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	699b      	ldr	r3, [r3, #24]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d032      	beq.n	8000d68 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d02:	4b43      	ldr	r3, [pc, #268]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a42      	ldr	r2, [pc, #264]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d0e:	f7ff fd91 	bl	8000834 <HAL_GetTick>
 8000d12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d14:	e008      	b.n	8000d28 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d16:	f7ff fd8d 	bl	8000834 <HAL_GetTick>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e34d      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d28:	4b39      	ldr	r3, [pc, #228]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0f0      	beq.n	8000d16 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d34:	4b36      	ldr	r3, [pc, #216]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a35      	ldr	r2, [pc, #212]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d3a:	f043 0308 	orr.w	r3, r3, #8
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	4b33      	ldr	r3, [pc, #204]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a1b      	ldr	r3, [r3, #32]
 8000d4c:	4930      	ldr	r1, [pc, #192]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d52:	4b2f      	ldr	r3, [pc, #188]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	69db      	ldr	r3, [r3, #28]
 8000d5e:	021b      	lsls	r3, r3, #8
 8000d60:	492b      	ldr	r1, [pc, #172]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d62:	4313      	orrs	r3, r2
 8000d64:	604b      	str	r3, [r1, #4]
 8000d66:	e01a      	b.n	8000d9e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d68:	4b29      	ldr	r3, [pc, #164]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a28      	ldr	r2, [pc, #160]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d6e:	f023 0301 	bic.w	r3, r3, #1
 8000d72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d74:	f7ff fd5e 	bl	8000834 <HAL_GetTick>
 8000d78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d7c:	f7ff fd5a 	bl	8000834 <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e31a      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d8e:	4b20      	ldr	r3, [pc, #128]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f0      	bne.n	8000d7c <HAL_RCC_OscConfig+0x1dc>
 8000d9a:	e000      	b.n	8000d9e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d073      	beq.n	8000e92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	2b08      	cmp	r3, #8
 8000dae:	d005      	beq.n	8000dbc <HAL_RCC_OscConfig+0x21c>
 8000db0:	69bb      	ldr	r3, [r7, #24]
 8000db2:	2b0c      	cmp	r3, #12
 8000db4:	d10e      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	d10b      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dbc:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d063      	beq.n	8000e90 <HAL_RCC_OscConfig+0x2f0>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d15f      	bne.n	8000e90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e2f7      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ddc:	d106      	bne.n	8000dec <HAL_RCC_OscConfig+0x24c>
 8000dde:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000de4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000de8:	6013      	str	r3, [r2, #0]
 8000dea:	e025      	b.n	8000e38 <HAL_RCC_OscConfig+0x298>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000df4:	d114      	bne.n	8000e20 <HAL_RCC_OscConfig+0x280>
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a05      	ldr	r2, [pc, #20]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000dfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e00:	6013      	str	r3, [r2, #0]
 8000e02:	4b03      	ldr	r3, [pc, #12]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a02      	ldr	r2, [pc, #8]	@ (8000e10 <HAL_RCC_OscConfig+0x270>)
 8000e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	e013      	b.n	8000e38 <HAL_RCC_OscConfig+0x298>
 8000e10:	40021000 	.word	0x40021000
 8000e14:	080025a8 	.word	0x080025a8
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	20000004 	.word	0x20000004
 8000e20:	4ba0      	ldr	r3, [pc, #640]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a9f      	ldr	r2, [pc, #636]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e2a:	6013      	str	r3, [r2, #0]
 8000e2c:	4b9d      	ldr	r3, [pc, #628]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a9c      	ldr	r2, [pc, #624]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d013      	beq.n	8000e68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e40:	f7ff fcf8 	bl	8000834 <HAL_GetTick>
 8000e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e48:	f7ff fcf4 	bl	8000834 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b64      	cmp	r3, #100	@ 0x64
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e2b4      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e5a:	4b92      	ldr	r3, [pc, #584]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d0f0      	beq.n	8000e48 <HAL_RCC_OscConfig+0x2a8>
 8000e66:	e014      	b.n	8000e92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e68:	f7ff fce4 	bl	8000834 <HAL_GetTick>
 8000e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e6e:	e008      	b.n	8000e82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e70:	f7ff fce0 	bl	8000834 <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b64      	cmp	r3, #100	@ 0x64
 8000e7c:	d901      	bls.n	8000e82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e2a0      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e82:	4b88      	ldr	r3, [pc, #544]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1f0      	bne.n	8000e70 <HAL_RCC_OscConfig+0x2d0>
 8000e8e:	e000      	b.n	8000e92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f003 0302 	and.w	r3, r3, #2
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d060      	beq.n	8000f60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e9e:	69bb      	ldr	r3, [r7, #24]
 8000ea0:	2b04      	cmp	r3, #4
 8000ea2:	d005      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x310>
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	2b0c      	cmp	r3, #12
 8000ea8:	d119      	bne.n	8000ede <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d116      	bne.n	8000ede <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000eb0:	4b7c      	ldr	r3, [pc, #496]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d005      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x328>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d101      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e27d      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ec8:	4b76      	ldr	r3, [pc, #472]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	061b      	lsls	r3, r3, #24
 8000ed6:	4973      	ldr	r1, [pc, #460]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000edc:	e040      	b.n	8000f60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d023      	beq.n	8000f2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ee6:	4b6f      	ldr	r3, [pc, #444]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a6e      	ldr	r2, [pc, #440]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000eec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ef2:	f7ff fc9f 	bl	8000834 <HAL_GetTick>
 8000ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ef8:	e008      	b.n	8000f0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000efa:	f7ff fc9b 	bl	8000834 <HAL_GetTick>
 8000efe:	4602      	mov	r2, r0
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d901      	bls.n	8000f0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e25b      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f0c:	4b65      	ldr	r3, [pc, #404]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d0f0      	beq.n	8000efa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f18:	4b62      	ldr	r3, [pc, #392]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	691b      	ldr	r3, [r3, #16]
 8000f24:	061b      	lsls	r3, r3, #24
 8000f26:	495f      	ldr	r1, [pc, #380]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	604b      	str	r3, [r1, #4]
 8000f2c:	e018      	b.n	8000f60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f2e:	4b5d      	ldr	r3, [pc, #372]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a5c      	ldr	r2, [pc, #368]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f3a:	f7ff fc7b 	bl	8000834 <HAL_GetTick>
 8000f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f40:	e008      	b.n	8000f54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f42:	f7ff fc77 	bl	8000834 <HAL_GetTick>
 8000f46:	4602      	mov	r2, r0
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d901      	bls.n	8000f54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f50:	2303      	movs	r3, #3
 8000f52:	e237      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f54:	4b53      	ldr	r3, [pc, #332]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1f0      	bne.n	8000f42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 0308 	and.w	r3, r3, #8
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d03c      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	695b      	ldr	r3, [r3, #20]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d01c      	beq.n	8000fae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f74:	4b4b      	ldr	r3, [pc, #300]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f7a:	4a4a      	ldr	r2, [pc, #296]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f84:	f7ff fc56 	bl	8000834 <HAL_GetTick>
 8000f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f8a:	e008      	b.n	8000f9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f8c:	f7ff fc52 	bl	8000834 <HAL_GetTick>
 8000f90:	4602      	mov	r2, r0
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d901      	bls.n	8000f9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	e212      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f9e:	4b41      	ldr	r3, [pc, #260]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0ef      	beq.n	8000f8c <HAL_RCC_OscConfig+0x3ec>
 8000fac:	e01b      	b.n	8000fe6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fae:	4b3d      	ldr	r3, [pc, #244]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fb4:	4a3b      	ldr	r2, [pc, #236]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000fb6:	f023 0301 	bic.w	r3, r3, #1
 8000fba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fbe:	f7ff fc39 	bl	8000834 <HAL_GetTick>
 8000fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fc4:	e008      	b.n	8000fd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fc6:	f7ff fc35 	bl	8000834 <HAL_GetTick>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d901      	bls.n	8000fd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e1f5      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fd8:	4b32      	ldr	r3, [pc, #200]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1ef      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 0304 	and.w	r3, r3, #4
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f000 80a6 	beq.w	8001140 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8000ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d10d      	bne.n	8001020 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001004:	4b27      	ldr	r3, [pc, #156]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001008:	4a26      	ldr	r2, [pc, #152]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 800100a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800100e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001010:	4b24      	ldr	r3, [pc, #144]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800101c:	2301      	movs	r3, #1
 800101e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001020:	4b21      	ldr	r3, [pc, #132]	@ (80010a8 <HAL_RCC_OscConfig+0x508>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001028:	2b00      	cmp	r3, #0
 800102a:	d118      	bne.n	800105e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800102c:	4b1e      	ldr	r3, [pc, #120]	@ (80010a8 <HAL_RCC_OscConfig+0x508>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a1d      	ldr	r2, [pc, #116]	@ (80010a8 <HAL_RCC_OscConfig+0x508>)
 8001032:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001036:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001038:	f7ff fbfc 	bl	8000834 <HAL_GetTick>
 800103c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001040:	f7ff fbf8 	bl	8000834 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b02      	cmp	r3, #2
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e1b8      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001052:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <HAL_RCC_OscConfig+0x508>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0f0      	beq.n	8001040 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d108      	bne.n	8001078 <HAL_RCC_OscConfig+0x4d8>
 8001066:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001076:	e029      	b.n	80010cc <HAL_RCC_OscConfig+0x52c>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2b05      	cmp	r3, #5
 800107e:	d115      	bne.n	80010ac <HAL_RCC_OscConfig+0x50c>
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001086:	4a07      	ldr	r2, [pc, #28]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001088:	f043 0304 	orr.w	r3, r3, #4
 800108c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001090:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001096:	4a03      	ldr	r2, [pc, #12]	@ (80010a4 <HAL_RCC_OscConfig+0x504>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010a0:	e014      	b.n	80010cc <HAL_RCC_OscConfig+0x52c>
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000
 80010a8:	40007000 	.word	0x40007000
 80010ac:	4b9d      	ldr	r3, [pc, #628]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80010ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010b2:	4a9c      	ldr	r2, [pc, #624]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80010b4:	f023 0301 	bic.w	r3, r3, #1
 80010b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010bc:	4b99      	ldr	r3, [pc, #612]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80010be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c2:	4a98      	ldr	r2, [pc, #608]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80010c4:	f023 0304 	bic.w	r3, r3, #4
 80010c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d016      	beq.n	8001102 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010d4:	f7ff fbae 	bl	8000834 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010da:	e00a      	b.n	80010f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010dc:	f7ff fbaa 	bl	8000834 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d901      	bls.n	80010f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80010ee:	2303      	movs	r3, #3
 80010f0:	e168      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010f2:	4b8c      	ldr	r3, [pc, #560]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80010f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0ed      	beq.n	80010dc <HAL_RCC_OscConfig+0x53c>
 8001100:	e015      	b.n	800112e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001102:	f7ff fb97 	bl	8000834 <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001108:	e00a      	b.n	8001120 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800110a:	f7ff fb93 	bl	8000834 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001118:	4293      	cmp	r3, r2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e151      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001120:	4b80      	ldr	r3, [pc, #512]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d1ed      	bne.n	800110a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800112e:	7ffb      	ldrb	r3, [r7, #31]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d105      	bne.n	8001140 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001134:	4b7b      	ldr	r3, [pc, #492]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001138:	4a7a      	ldr	r2, [pc, #488]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 800113a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800113e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0320 	and.w	r3, r3, #32
 8001148:	2b00      	cmp	r3, #0
 800114a:	d03c      	beq.n	80011c6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001150:	2b00      	cmp	r3, #0
 8001152:	d01c      	beq.n	800118e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001154:	4b73      	ldr	r3, [pc, #460]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001156:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800115a:	4a72      	ldr	r2, [pc, #456]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001164:	f7ff fb66 	bl	8000834 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800116c:	f7ff fb62 	bl	8000834 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e122      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800117e:	4b69      	ldr	r3, [pc, #420]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001180:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d0ef      	beq.n	800116c <HAL_RCC_OscConfig+0x5cc>
 800118c:	e01b      	b.n	80011c6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800118e:	4b65      	ldr	r3, [pc, #404]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001190:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001194:	4a63      	ldr	r2, [pc, #396]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001196:	f023 0301 	bic.w	r3, r3, #1
 800119a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800119e:	f7ff fb49 	bl	8000834 <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011a6:	f7ff fb45 	bl	8000834 <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e105      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80011ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d1ef      	bne.n	80011a6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 80f9 	beq.w	80013c2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	f040 80cf 	bne.w	8001378 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80011da:	4b52      	ldr	r3, [pc, #328]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	f003 0203 	and.w	r2, r3, #3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d12c      	bne.n	8001248 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	3b01      	subs	r3, #1
 80011fa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d123      	bne.n	8001248 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800120a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800120c:	429a      	cmp	r2, r3
 800120e:	d11b      	bne.n	8001248 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800121a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800121c:	429a      	cmp	r2, r3
 800121e:	d113      	bne.n	8001248 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800122a:	085b      	lsrs	r3, r3, #1
 800122c:	3b01      	subs	r3, #1
 800122e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001230:	429a      	cmp	r2, r3
 8001232:	d109      	bne.n	8001248 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	085b      	lsrs	r3, r3, #1
 8001240:	3b01      	subs	r3, #1
 8001242:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001244:	429a      	cmp	r2, r3
 8001246:	d071      	beq.n	800132c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	2b0c      	cmp	r3, #12
 800124c:	d068      	beq.n	8001320 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800124e:	4b35      	ldr	r3, [pc, #212]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d105      	bne.n	8001266 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800125a:	4b32      	ldr	r3, [pc, #200]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e0ac      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800126a:	4b2e      	ldr	r3, [pc, #184]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a2d      	ldr	r2, [pc, #180]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001270:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001274:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001276:	f7ff fadd 	bl	8000834 <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800127e:	f7ff fad9 	bl	8000834 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e099      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001290:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1f0      	bne.n	800127e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800129c:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 800129e:	68da      	ldr	r2, [r3, #12]
 80012a0:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <HAL_RCC_OscConfig+0x788>)
 80012a2:	4013      	ands	r3, r2
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80012ac:	3a01      	subs	r2, #1
 80012ae:	0112      	lsls	r2, r2, #4
 80012b0:	4311      	orrs	r1, r2
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80012b6:	0212      	lsls	r2, r2, #8
 80012b8:	4311      	orrs	r1, r2
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80012be:	0852      	lsrs	r2, r2, #1
 80012c0:	3a01      	subs	r2, #1
 80012c2:	0552      	lsls	r2, r2, #21
 80012c4:	4311      	orrs	r1, r2
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80012ca:	0852      	lsrs	r2, r2, #1
 80012cc:	3a01      	subs	r2, #1
 80012ce:	0652      	lsls	r2, r2, #25
 80012d0:	4311      	orrs	r1, r2
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012d6:	06d2      	lsls	r2, r2, #27
 80012d8:	430a      	orrs	r2, r1
 80012da:	4912      	ldr	r1, [pc, #72]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80012dc:	4313      	orrs	r3, r2
 80012de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012e0:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80012e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 80012f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012f8:	f7ff fa9c 	bl	8000834 <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001300:	f7ff fa98 	bl	8000834 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e058      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001312:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <HAL_RCC_OscConfig+0x784>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d0f0      	beq.n	8001300 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800131e:	e050      	b.n	80013c2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e04f      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
 8001324:	40021000 	.word	0x40021000
 8001328:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d144      	bne.n	80013c2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001338:	4b24      	ldr	r3, [pc, #144]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a23      	ldr	r2, [pc, #140]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 800133e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001342:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001344:	4b21      	ldr	r3, [pc, #132]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	4a20      	ldr	r2, [pc, #128]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 800134a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800134e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001350:	f7ff fa70 	bl	8000834 <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001358:	f7ff fa6c 	bl	8000834 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e02c      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800136a:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d0f0      	beq.n	8001358 <HAL_RCC_OscConfig+0x7b8>
 8001376:	e024      	b.n	80013c2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	2b0c      	cmp	r3, #12
 800137c:	d01f      	beq.n	80013be <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800137e:	4b13      	ldr	r3, [pc, #76]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a12      	ldr	r2, [pc, #72]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 8001384:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138a:	f7ff fa53 	bl	8000834 <HAL_GetTick>
 800138e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001390:	e008      	b.n	80013a4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001392:	f7ff fa4f 	bl	8000834 <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b02      	cmp	r3, #2
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e00f      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1f0      	bne.n	8001392 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 80013b2:	68da      	ldr	r2, [r3, #12]
 80013b4:	4905      	ldr	r1, [pc, #20]	@ (80013cc <HAL_RCC_OscConfig+0x82c>)
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_RCC_OscConfig+0x830>)
 80013b8:	4013      	ands	r3, r2
 80013ba:	60cb      	str	r3, [r1, #12]
 80013bc:	e001      	b.n	80013c2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3720      	adds	r7, #32
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40021000 	.word	0x40021000
 80013d0:	feeefffc 	.word	0xfeeefffc

080013d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d101      	bne.n	80013ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e11d      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013ec:	4b90      	ldr	r3, [pc, #576]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 030f 	and.w	r3, r3, #15
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d910      	bls.n	800141c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fa:	4b8d      	ldr	r3, [pc, #564]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f023 020f 	bic.w	r2, r3, #15
 8001402:	498b      	ldr	r1, [pc, #556]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	4313      	orrs	r3, r2
 8001408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800140a:	4b89      	ldr	r3, [pc, #548]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	d001      	beq.n	800141c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e105      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d010      	beq.n	800144a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	4b81      	ldr	r3, [pc, #516]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001434:	429a      	cmp	r2, r3
 8001436:	d908      	bls.n	800144a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001438:	4b7e      	ldr	r3, [pc, #504]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	497b      	ldr	r1, [pc, #492]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001446:	4313      	orrs	r3, r2
 8001448:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	2b00      	cmp	r3, #0
 8001454:	d079      	beq.n	800154a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	2b03      	cmp	r3, #3
 800145c:	d11e      	bne.n	800149c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800145e:	4b75      	ldr	r3, [pc, #468]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e0dc      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800146e:	f000 f9d1 	bl	8001814 <RCC_GetSysClockFreqFromPLLSource>
 8001472:	4603      	mov	r3, r0
 8001474:	4a70      	ldr	r2, [pc, #448]	@ (8001638 <HAL_RCC_ClockConfig+0x264>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d946      	bls.n	8001508 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800147a:	4b6e      	ldr	r3, [pc, #440]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d140      	bne.n	8001508 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001486:	4b6b      	ldr	r3, [pc, #428]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800148e:	4a69      	ldr	r2, [pc, #420]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001494:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001496:	2380      	movs	r3, #128	@ 0x80
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e035      	b.n	8001508 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d107      	bne.n	80014b4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014a4:	4b63      	ldr	r3, [pc, #396]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d115      	bne.n	80014dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e0b9      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d107      	bne.n	80014cc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014bc:	4b5d      	ldr	r3, [pc, #372]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d109      	bne.n	80014dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e0ad      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014cc:	4b59      	ldr	r3, [pc, #356]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d101      	bne.n	80014dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e0a5      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80014dc:	f000 f8b4 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 80014e0:	4603      	mov	r3, r0
 80014e2:	4a55      	ldr	r2, [pc, #340]	@ (8001638 <HAL_RCC_ClockConfig+0x264>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d90f      	bls.n	8001508 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80014e8:	4b52      	ldr	r3, [pc, #328]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d109      	bne.n	8001508 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80014f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014fc:	4a4d      	ldr	r2, [pc, #308]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80014fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001502:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001504:	2380      	movs	r3, #128	@ 0x80
 8001506:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001508:	4b4a      	ldr	r3, [pc, #296]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f023 0203 	bic.w	r2, r3, #3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	4947      	ldr	r1, [pc, #284]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001516:	4313      	orrs	r3, r2
 8001518:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800151a:	f7ff f98b 	bl	8000834 <HAL_GetTick>
 800151e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001520:	e00a      	b.n	8001538 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001522:	f7ff f987 	bl	8000834 <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001530:	4293      	cmp	r3, r2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e077      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001538:	4b3e      	ldr	r3, [pc, #248]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f003 020c 	and.w	r2, r3, #12
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	429a      	cmp	r2, r3
 8001548:	d1eb      	bne.n	8001522 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	2b80      	cmp	r3, #128	@ 0x80
 800154e:	d105      	bne.n	800155c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001550:	4b38      	ldr	r3, [pc, #224]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4a37      	ldr	r2, [pc, #220]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001556:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800155a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0302 	and.w	r3, r3, #2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d010      	beq.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	4b31      	ldr	r3, [pc, #196]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001574:	429a      	cmp	r2, r3
 8001576:	d208      	bcs.n	800158a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001578:	4b2e      	ldr	r3, [pc, #184]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	492b      	ldr	r1, [pc, #172]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001586:	4313      	orrs	r3, r2
 8001588:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800158a:	4b29      	ldr	r3, [pc, #164]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 030f 	and.w	r3, r3, #15
 8001592:	683a      	ldr	r2, [r7, #0]
 8001594:	429a      	cmp	r2, r3
 8001596:	d210      	bcs.n	80015ba <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001598:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f023 020f 	bic.w	r2, r3, #15
 80015a0:	4923      	ldr	r1, [pc, #140]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a8:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <HAL_RCC_ClockConfig+0x25c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 030f 	and.w	r3, r3, #15
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d001      	beq.n	80015ba <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e036      	b.n	8001628 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0304 	and.w	r3, r3, #4
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d008      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	4918      	ldr	r1, [pc, #96]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d009      	beq.n	80015f8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015e4:	4b13      	ldr	r3, [pc, #76]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4910      	ldr	r1, [pc, #64]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015f8:	f000 f826 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 80015fc:	4602      	mov	r2, r0
 80015fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001634 <HAL_RCC_ClockConfig+0x260>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	091b      	lsrs	r3, r3, #4
 8001604:	f003 030f 	and.w	r3, r3, #15
 8001608:	490c      	ldr	r1, [pc, #48]	@ (800163c <HAL_RCC_ClockConfig+0x268>)
 800160a:	5ccb      	ldrb	r3, [r1, r3]
 800160c:	f003 031f 	and.w	r3, r3, #31
 8001610:	fa22 f303 	lsr.w	r3, r2, r3
 8001614:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <HAL_RCC_ClockConfig+0x26c>)
 8001616:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <HAL_RCC_ClockConfig+0x270>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff f8b9 	bl	8000794 <HAL_InitTick>
 8001622:	4603      	mov	r3, r0
 8001624:	73fb      	strb	r3, [r7, #15]

  return status;
 8001626:	7bfb      	ldrb	r3, [r7, #15]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40022000 	.word	0x40022000
 8001634:	40021000 	.word	0x40021000
 8001638:	04c4b400 	.word	0x04c4b400
 800163c:	080025a8 	.word	0x080025a8
 8001640:	20000000 	.word	0x20000000
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b089      	sub	sp, #36	@ 0x24
 800164c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001656:	4b3e      	ldr	r3, [pc, #248]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 030c 	and.w	r3, r3, #12
 800165e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001660:	4b3b      	ldr	r3, [pc, #236]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_RCC_GetSysClockFreq+0x34>
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	2b0c      	cmp	r3, #12
 8001674:	d121      	bne.n	80016ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d11e      	bne.n	80016ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800167c:	4b34      	ldr	r3, [pc, #208]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b00      	cmp	r3, #0
 8001686:	d107      	bne.n	8001698 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001688:	4b31      	ldr	r3, [pc, #196]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 800168a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800168e:	0a1b      	lsrs	r3, r3, #8
 8001690:	f003 030f 	and.w	r3, r3, #15
 8001694:	61fb      	str	r3, [r7, #28]
 8001696:	e005      	b.n	80016a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001698:	4b2d      	ldr	r3, [pc, #180]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	091b      	lsrs	r3, r3, #4
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001754 <HAL_RCC_GetSysClockFreq+0x10c>)
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10d      	bne.n	80016d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016b8:	e00a      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d102      	bne.n	80016c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016c0:	4b25      	ldr	r3, [pc, #148]	@ (8001758 <HAL_RCC_GetSysClockFreq+0x110>)
 80016c2:	61bb      	str	r3, [r7, #24]
 80016c4:	e004      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	2b08      	cmp	r3, #8
 80016ca:	d101      	bne.n	80016d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016cc:	4b23      	ldr	r3, [pc, #140]	@ (800175c <HAL_RCC_GetSysClockFreq+0x114>)
 80016ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	2b0c      	cmp	r3, #12
 80016d4:	d134      	bne.n	8001740 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f003 0303 	and.w	r3, r3, #3
 80016de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d003      	beq.n	80016ee <HAL_RCC_GetSysClockFreq+0xa6>
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d003      	beq.n	80016f4 <HAL_RCC_GetSysClockFreq+0xac>
 80016ec:	e005      	b.n	80016fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80016ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001758 <HAL_RCC_GetSysClockFreq+0x110>)
 80016f0:	617b      	str	r3, [r7, #20]
      break;
 80016f2:	e005      	b.n	8001700 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016f4:	4b19      	ldr	r3, [pc, #100]	@ (800175c <HAL_RCC_GetSysClockFreq+0x114>)
 80016f6:	617b      	str	r3, [r7, #20]
      break;
 80016f8:	e002      	b.n	8001700 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	617b      	str	r3, [r7, #20]
      break;
 80016fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001700:	4b13      	ldr	r3, [pc, #76]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	091b      	lsrs	r3, r3, #4
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	3301      	adds	r3, #1
 800170c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800170e:	4b10      	ldr	r3, [pc, #64]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	0a1b      	lsrs	r3, r3, #8
 8001714:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	fb03 f202 	mul.w	r2, r3, r2
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	fbb2 f3f3 	udiv	r3, r2, r3
 8001724:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001726:	4b0a      	ldr	r3, [pc, #40]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x108>)
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	0e5b      	lsrs	r3, r3, #25
 800172c:	f003 0303 	and.w	r3, r3, #3
 8001730:	3301      	adds	r3, #1
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	fbb2 f3f3 	udiv	r3, r2, r3
 800173e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001740:	69bb      	ldr	r3, [r7, #24]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3724      	adds	r7, #36	@ 0x24
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000
 8001754:	080025b8 	.word	0x080025b8
 8001758:	00f42400 	.word	0x00f42400
 800175c:	007a1200 	.word	0x007a1200

08001760 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001768:	2300      	movs	r3, #0
 800176a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800176c:	4b27      	ldr	r3, [pc, #156]	@ (800180c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800176e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001778:	f7ff f94e 	bl	8000a18 <HAL_PWREx_GetVoltageRange>
 800177c:	6178      	str	r0, [r7, #20]
 800177e:	e014      	b.n	80017aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001780:	4b22      	ldr	r3, [pc, #136]	@ (800180c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001784:	4a21      	ldr	r2, [pc, #132]	@ (800180c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001786:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800178a:	6593      	str	r3, [r2, #88]	@ 0x58
 800178c:	4b1f      	ldr	r3, [pc, #124]	@ (800180c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800178e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001790:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001798:	f7ff f93e 	bl	8000a18 <HAL_PWREx_GetVoltageRange>
 800179c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800179e:	4b1b      	ldr	r3, [pc, #108]	@ (800180c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	4a1a      	ldr	r2, [pc, #104]	@ (800180c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80017a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017b0:	d10b      	bne.n	80017ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b80      	cmp	r3, #128	@ 0x80
 80017b6:	d913      	bls.n	80017e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80017bc:	d902      	bls.n	80017c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017be:	2302      	movs	r3, #2
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	e00d      	b.n	80017e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017c4:	2301      	movs	r3, #1
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	e00a      	b.n	80017e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80017ce:	d902      	bls.n	80017d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80017d0:	2302      	movs	r3, #2
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	e004      	b.n	80017e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b70      	cmp	r3, #112	@ 0x70
 80017da:	d101      	bne.n	80017e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017dc:	2301      	movs	r3, #1
 80017de:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f023 020f 	bic.w	r2, r3, #15
 80017e8:	4909      	ldr	r1, [pc, #36]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017f0:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d001      	beq.n	8001802 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e000      	b.n	8001804 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40021000 	.word	0x40021000
 8001810:	40022000 	.word	0x40022000

08001814 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001814:	b480      	push	{r7}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800181a:	4b2d      	ldr	r3, [pc, #180]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d00b      	beq.n	8001842 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2b03      	cmp	r3, #3
 800182e:	d825      	bhi.n	800187c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d008      	beq.n	8001848 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2b02      	cmp	r3, #2
 800183a:	d11f      	bne.n	800187c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800183c:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800183e:	613b      	str	r3, [r7, #16]
    break;
 8001840:	e01f      	b.n	8001882 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001842:	4b25      	ldr	r3, [pc, #148]	@ (80018d8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8001844:	613b      	str	r3, [r7, #16]
    break;
 8001846:	e01c      	b.n	8001882 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001848:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0308 	and.w	r3, r3, #8
 8001850:	2b00      	cmp	r3, #0
 8001852:	d107      	bne.n	8001864 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001854:	4b1e      	ldr	r3, [pc, #120]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001856:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800185a:	0a1b      	lsrs	r3, r3, #8
 800185c:	f003 030f 	and.w	r3, r3, #15
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	e005      	b.n	8001870 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001864:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001870:	4a1a      	ldr	r2, [pc, #104]	@ (80018dc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001878:	613b      	str	r3, [r7, #16]
    break;
 800187a:	e002      	b.n	8001882 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
    break;
 8001880:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001882:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	091b      	lsrs	r3, r3, #4
 8001888:	f003 030f 	and.w	r3, r3, #15
 800188c:	3301      	adds	r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001890:	4b0f      	ldr	r3, [pc, #60]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	0a1b      	lsrs	r3, r3, #8
 8001896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	fb03 f202 	mul.w	r2, r3, r2
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80018a8:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	0e5b      	lsrs	r3, r3, #25
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	3301      	adds	r3, #1
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80018c2:	683b      	ldr	r3, [r7, #0]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	371c      	adds	r7, #28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	40021000 	.word	0x40021000
 80018d4:	00f42400 	.word	0x00f42400
 80018d8:	007a1200 	.word	0x007a1200
 80018dc:	080025b8 	.word	0x080025b8

080018e0 <arm_sin_f32>:
 80018e0:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8001960 <arm_sin_f32+0x80>
 80018e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80018e8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80018f4:	d504      	bpl.n	8001900 <arm_sin_f32+0x20>
 80018f6:	ee17 3a90 	vmov	r3, s15
 80018fa:	3b01      	subs	r3, #1
 80018fc:	ee07 3a90 	vmov	s15, r3
 8001900:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001904:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001964 <arm_sin_f32+0x84>
 8001908:	ee30 0a67 	vsub.f32	s0, s0, s15
 800190c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001910:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8001914:	ee17 3a90 	vmov	r3, s15
 8001918:	b29b      	uxth	r3, r3
 800191a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800191e:	d21a      	bcs.n	8001956 <arm_sin_f32+0x76>
 8001920:	ee07 3a90 	vmov	s15, r3
 8001924:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001928:	1c59      	adds	r1, r3, #1
 800192a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800192e:	4a0e      	ldr	r2, [pc, #56]	@ (8001968 <arm_sin_f32+0x88>)
 8001930:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001934:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001938:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800193c:	ed93 7a00 	vldr	s14, [r3]
 8001940:	edd2 6a00 	vldr	s13, [r2]
 8001944:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001948:	ee20 0a26 	vmul.f32	s0, s0, s13
 800194c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001950:	ee37 0a80 	vadd.f32	s0, s15, s0
 8001954:	4770      	bx	lr
 8001956:	ee30 0a47 	vsub.f32	s0, s0, s14
 800195a:	2101      	movs	r1, #1
 800195c:	2300      	movs	r3, #0
 800195e:	e7e6      	b.n	800192e <arm_sin_f32+0x4e>
 8001960:	3e22f983 	.word	0x3e22f983
 8001964:	44000000 	.word	0x44000000
 8001968:	080025e8 	.word	0x080025e8

0800196c <arm_cos_f32>:
 800196c:	eddf 7a21 	vldr	s15, [pc, #132]	@ 80019f4 <arm_cos_f32+0x88>
 8001970:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001974:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8001978:	ee30 0a27 	vadd.f32	s0, s0, s15
 800197c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001984:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001988:	d504      	bpl.n	8001994 <arm_cos_f32+0x28>
 800198a:	ee17 3a90 	vmov	r3, s15
 800198e:	3b01      	subs	r3, #1
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80019f8 <arm_cos_f32+0x8c>
 800199c:	ee30 0a67 	vsub.f32	s0, s0, s15
 80019a0:	ee20 0a07 	vmul.f32	s0, s0, s14
 80019a4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80019a8:	ee17 3a90 	vmov	r3, s15
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019b2:	d21a      	bcs.n	80019ea <arm_cos_f32+0x7e>
 80019b4:	ee07 3a90 	vmov	s15, r3
 80019b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019bc:	1c59      	adds	r1, r3, #1
 80019be:	ee30 0a67 	vsub.f32	s0, s0, s15
 80019c2:	4a0e      	ldr	r2, [pc, #56]	@ (80019fc <arm_cos_f32+0x90>)
 80019c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80019c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80019cc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80019d0:	ed93 7a00 	vldr	s14, [r3]
 80019d4:	edd2 6a00 	vldr	s13, [r2]
 80019d8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80019dc:	ee20 0a26 	vmul.f32	s0, s0, s13
 80019e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019e4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80019e8:	4770      	bx	lr
 80019ea:	ee30 0a47 	vsub.f32	s0, s0, s14
 80019ee:	2101      	movs	r1, #1
 80019f0:	2300      	movs	r3, #0
 80019f2:	e7e6      	b.n	80019c2 <arm_cos_f32+0x56>
 80019f4:	3e22f983 	.word	0x3e22f983
 80019f8:	44000000 	.word	0x44000000
 80019fc:	080025e8 	.word	0x080025e8

08001a00 <memset>:
 8001a00:	4402      	add	r2, r0
 8001a02:	4603      	mov	r3, r0
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d100      	bne.n	8001a0a <memset+0xa>
 8001a08:	4770      	bx	lr
 8001a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8001a0e:	e7f9      	b.n	8001a04 <memset+0x4>

08001a10 <__errno>:
 8001a10:	4b01      	ldr	r3, [pc, #4]	@ (8001a18 <__errno+0x8>)
 8001a12:	6818      	ldr	r0, [r3, #0]
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	2000000c 	.word	0x2000000c

08001a1c <__libc_init_array>:
 8001a1c:	b570      	push	{r4, r5, r6, lr}
 8001a1e:	4d0d      	ldr	r5, [pc, #52]	@ (8001a54 <__libc_init_array+0x38>)
 8001a20:	4c0d      	ldr	r4, [pc, #52]	@ (8001a58 <__libc_init_array+0x3c>)
 8001a22:	1b64      	subs	r4, r4, r5
 8001a24:	10a4      	asrs	r4, r4, #2
 8001a26:	2600      	movs	r6, #0
 8001a28:	42a6      	cmp	r6, r4
 8001a2a:	d109      	bne.n	8001a40 <__libc_init_array+0x24>
 8001a2c:	4d0b      	ldr	r5, [pc, #44]	@ (8001a5c <__libc_init_array+0x40>)
 8001a2e:	4c0c      	ldr	r4, [pc, #48]	@ (8001a60 <__libc_init_array+0x44>)
 8001a30:	f000 fdae 	bl	8002590 <_init>
 8001a34:	1b64      	subs	r4, r4, r5
 8001a36:	10a4      	asrs	r4, r4, #2
 8001a38:	2600      	movs	r6, #0
 8001a3a:	42a6      	cmp	r6, r4
 8001a3c:	d105      	bne.n	8001a4a <__libc_init_array+0x2e>
 8001a3e:	bd70      	pop	{r4, r5, r6, pc}
 8001a40:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a44:	4798      	blx	r3
 8001a46:	3601      	adds	r6, #1
 8001a48:	e7ee      	b.n	8001a28 <__libc_init_array+0xc>
 8001a4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a4e:	4798      	blx	r3
 8001a50:	3601      	adds	r6, #1
 8001a52:	e7f2      	b.n	8001a3a <__libc_init_array+0x1e>
 8001a54:	080031bc 	.word	0x080031bc
 8001a58:	080031bc 	.word	0x080031bc
 8001a5c:	080031bc 	.word	0x080031bc
 8001a60:	080031c0 	.word	0x080031c0

08001a64 <sqrtf>:
 8001a64:	b508      	push	{r3, lr}
 8001a66:	ed2d 8b02 	vpush	{d8}
 8001a6a:	eeb0 8a40 	vmov.f32	s16, s0
 8001a6e:	f000 f8a1 	bl	8001bb4 <__ieee754_sqrtf>
 8001a72:	eeb4 8a48 	vcmp.f32	s16, s16
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	d60c      	bvs.n	8001a96 <sqrtf+0x32>
 8001a7c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8001a9c <sqrtf+0x38>
 8001a80:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8001a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a88:	d505      	bpl.n	8001a96 <sqrtf+0x32>
 8001a8a:	f7ff ffc1 	bl	8001a10 <__errno>
 8001a8e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8001a92:	2321      	movs	r3, #33	@ 0x21
 8001a94:	6003      	str	r3, [r0, #0]
 8001a96:	ecbd 8b02 	vpop	{d8}
 8001a9a:	bd08      	pop	{r3, pc}
 8001a9c:	00000000 	.word	0x00000000

08001aa0 <cosf>:
 8001aa0:	ee10 3a10 	vmov	r3, s0
 8001aa4:	b507      	push	{r0, r1, r2, lr}
 8001aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b20 <cosf+0x80>)
 8001aa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d806      	bhi.n	8001abe <cosf+0x1e>
 8001ab0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8001b24 <cosf+0x84>
 8001ab4:	b003      	add	sp, #12
 8001ab6:	f85d eb04 	ldr.w	lr, [sp], #4
 8001aba:	f000 b87f 	b.w	8001bbc <__kernel_cosf>
 8001abe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8001ac2:	d304      	bcc.n	8001ace <cosf+0x2e>
 8001ac4:	ee30 0a40 	vsub.f32	s0, s0, s0
 8001ac8:	b003      	add	sp, #12
 8001aca:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ace:	4668      	mov	r0, sp
 8001ad0:	f000 f914 	bl	8001cfc <__ieee754_rem_pio2f>
 8001ad4:	f000 0003 	and.w	r0, r0, #3
 8001ad8:	2801      	cmp	r0, #1
 8001ada:	d009      	beq.n	8001af0 <cosf+0x50>
 8001adc:	2802      	cmp	r0, #2
 8001ade:	d010      	beq.n	8001b02 <cosf+0x62>
 8001ae0:	b9b0      	cbnz	r0, 8001b10 <cosf+0x70>
 8001ae2:	eddd 0a01 	vldr	s1, [sp, #4]
 8001ae6:	ed9d 0a00 	vldr	s0, [sp]
 8001aea:	f000 f867 	bl	8001bbc <__kernel_cosf>
 8001aee:	e7eb      	b.n	8001ac8 <cosf+0x28>
 8001af0:	eddd 0a01 	vldr	s1, [sp, #4]
 8001af4:	ed9d 0a00 	vldr	s0, [sp]
 8001af8:	f000 f8b8 	bl	8001c6c <__kernel_sinf>
 8001afc:	eeb1 0a40 	vneg.f32	s0, s0
 8001b00:	e7e2      	b.n	8001ac8 <cosf+0x28>
 8001b02:	eddd 0a01 	vldr	s1, [sp, #4]
 8001b06:	ed9d 0a00 	vldr	s0, [sp]
 8001b0a:	f000 f857 	bl	8001bbc <__kernel_cosf>
 8001b0e:	e7f5      	b.n	8001afc <cosf+0x5c>
 8001b10:	eddd 0a01 	vldr	s1, [sp, #4]
 8001b14:	ed9d 0a00 	vldr	s0, [sp]
 8001b18:	2001      	movs	r0, #1
 8001b1a:	f000 f8a7 	bl	8001c6c <__kernel_sinf>
 8001b1e:	e7d3      	b.n	8001ac8 <cosf+0x28>
 8001b20:	3f490fd8 	.word	0x3f490fd8
 8001b24:	00000000 	.word	0x00000000

08001b28 <sinf>:
 8001b28:	ee10 3a10 	vmov	r3, s0
 8001b2c:	b507      	push	{r0, r1, r2, lr}
 8001b2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001bac <sinf+0x84>)
 8001b30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d807      	bhi.n	8001b48 <sinf+0x20>
 8001b38:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8001bb0 <sinf+0x88>
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	b003      	add	sp, #12
 8001b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b44:	f000 b892 	b.w	8001c6c <__kernel_sinf>
 8001b48:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8001b4c:	d304      	bcc.n	8001b58 <sinf+0x30>
 8001b4e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8001b52:	b003      	add	sp, #12
 8001b54:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b58:	4668      	mov	r0, sp
 8001b5a:	f000 f8cf 	bl	8001cfc <__ieee754_rem_pio2f>
 8001b5e:	f000 0003 	and.w	r0, r0, #3
 8001b62:	2801      	cmp	r0, #1
 8001b64:	d00a      	beq.n	8001b7c <sinf+0x54>
 8001b66:	2802      	cmp	r0, #2
 8001b68:	d00f      	beq.n	8001b8a <sinf+0x62>
 8001b6a:	b9c0      	cbnz	r0, 8001b9e <sinf+0x76>
 8001b6c:	eddd 0a01 	vldr	s1, [sp, #4]
 8001b70:	ed9d 0a00 	vldr	s0, [sp]
 8001b74:	2001      	movs	r0, #1
 8001b76:	f000 f879 	bl	8001c6c <__kernel_sinf>
 8001b7a:	e7ea      	b.n	8001b52 <sinf+0x2a>
 8001b7c:	eddd 0a01 	vldr	s1, [sp, #4]
 8001b80:	ed9d 0a00 	vldr	s0, [sp]
 8001b84:	f000 f81a 	bl	8001bbc <__kernel_cosf>
 8001b88:	e7e3      	b.n	8001b52 <sinf+0x2a>
 8001b8a:	eddd 0a01 	vldr	s1, [sp, #4]
 8001b8e:	ed9d 0a00 	vldr	s0, [sp]
 8001b92:	2001      	movs	r0, #1
 8001b94:	f000 f86a 	bl	8001c6c <__kernel_sinf>
 8001b98:	eeb1 0a40 	vneg.f32	s0, s0
 8001b9c:	e7d9      	b.n	8001b52 <sinf+0x2a>
 8001b9e:	eddd 0a01 	vldr	s1, [sp, #4]
 8001ba2:	ed9d 0a00 	vldr	s0, [sp]
 8001ba6:	f000 f809 	bl	8001bbc <__kernel_cosf>
 8001baa:	e7f5      	b.n	8001b98 <sinf+0x70>
 8001bac:	3f490fd8 	.word	0x3f490fd8
 8001bb0:	00000000 	.word	0x00000000

08001bb4 <__ieee754_sqrtf>:
 8001bb4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8001bb8:	4770      	bx	lr
	...

08001bbc <__kernel_cosf>:
 8001bbc:	ee10 3a10 	vmov	r3, s0
 8001bc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bc4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8001bc8:	eef0 6a40 	vmov.f32	s13, s0
 8001bcc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001bd0:	d204      	bcs.n	8001bdc <__kernel_cosf+0x20>
 8001bd2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8001bd6:	ee17 2a90 	vmov	r2, s15
 8001bda:	b342      	cbz	r2, 8001c2e <__kernel_cosf+0x72>
 8001bdc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8001be0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8001c4c <__kernel_cosf+0x90>
 8001be4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8001c50 <__kernel_cosf+0x94>
 8001be8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c54 <__kernel_cosf+0x98>)
 8001bea:	eea7 6a27 	vfma.f32	s12, s14, s15
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8001c58 <__kernel_cosf+0x9c>
 8001bf4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8001bf8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8001c5c <__kernel_cosf+0xa0>
 8001bfc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8001c00:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8001c60 <__kernel_cosf+0xa4>
 8001c04:	eee6 7a07 	vfma.f32	s15, s12, s14
 8001c08:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8001c64 <__kernel_cosf+0xa8>
 8001c0c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8001c10:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8001c14:	ee26 6a07 	vmul.f32	s12, s12, s14
 8001c18:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8001c1c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8001c20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c24:	d804      	bhi.n	8001c30 <__kernel_cosf+0x74>
 8001c26:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8001c2a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001c2e:	4770      	bx	lr
 8001c30:	4a0d      	ldr	r2, [pc, #52]	@ (8001c68 <__kernel_cosf+0xac>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	bf9a      	itte	ls
 8001c36:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8001c3a:	ee07 3a10 	vmovls	s14, r3
 8001c3e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8001c42:	ee30 0a47 	vsub.f32	s0, s0, s14
 8001c46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c4a:	e7ec      	b.n	8001c26 <__kernel_cosf+0x6a>
 8001c4c:	ad47d74e 	.word	0xad47d74e
 8001c50:	310f74f6 	.word	0x310f74f6
 8001c54:	3e999999 	.word	0x3e999999
 8001c58:	b493f27c 	.word	0xb493f27c
 8001c5c:	37d00d01 	.word	0x37d00d01
 8001c60:	bab60b61 	.word	0xbab60b61
 8001c64:	3d2aaaab 	.word	0x3d2aaaab
 8001c68:	3f480000 	.word	0x3f480000

08001c6c <__kernel_sinf>:
 8001c6c:	ee10 3a10 	vmov	r3, s0
 8001c70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c74:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8001c78:	d204      	bcs.n	8001c84 <__kernel_sinf+0x18>
 8001c7a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001c7e:	ee17 3a90 	vmov	r3, s15
 8001c82:	b35b      	cbz	r3, 8001cdc <__kernel_sinf+0x70>
 8001c84:	ee20 7a00 	vmul.f32	s14, s0, s0
 8001c88:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8001ce0 <__kernel_sinf+0x74>
 8001c8c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8001ce4 <__kernel_sinf+0x78>
 8001c90:	eea7 6a27 	vfma.f32	s12, s14, s15
 8001c94:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8001ce8 <__kernel_sinf+0x7c>
 8001c98:	eee6 7a07 	vfma.f32	s15, s12, s14
 8001c9c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8001cec <__kernel_sinf+0x80>
 8001ca0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8001ca4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8001cf0 <__kernel_sinf+0x84>
 8001ca8:	ee60 6a07 	vmul.f32	s13, s0, s14
 8001cac:	eee6 7a07 	vfma.f32	s15, s12, s14
 8001cb0:	b930      	cbnz	r0, 8001cc0 <__kernel_sinf+0x54>
 8001cb2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8001cf4 <__kernel_sinf+0x88>
 8001cb6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8001cba:	eea6 0a26 	vfma.f32	s0, s12, s13
 8001cbe:	4770      	bx	lr
 8001cc0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8001cc4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8001cc8:	eee0 7a86 	vfma.f32	s15, s1, s12
 8001ccc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8001cd0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8001cf8 <__kernel_sinf+0x8c>
 8001cd4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8001cd8:	ee30 0a60 	vsub.f32	s0, s0, s1
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	2f2ec9d3 	.word	0x2f2ec9d3
 8001ce4:	b2d72f34 	.word	0xb2d72f34
 8001ce8:	3638ef1b 	.word	0x3638ef1b
 8001cec:	b9500d01 	.word	0xb9500d01
 8001cf0:	3c088889 	.word	0x3c088889
 8001cf4:	be2aaaab 	.word	0xbe2aaaab
 8001cf8:	3e2aaaab 	.word	0x3e2aaaab

08001cfc <__ieee754_rem_pio2f>:
 8001cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfe:	ee10 6a10 	vmov	r6, s0
 8001d02:	4b88      	ldr	r3, [pc, #544]	@ (8001f24 <__ieee754_rem_pio2f+0x228>)
 8001d04:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8001d08:	429d      	cmp	r5, r3
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	d805      	bhi.n	8001d1c <__ieee754_rem_pio2f+0x20>
 8001d10:	2300      	movs	r3, #0
 8001d12:	ed80 0a00 	vstr	s0, [r0]
 8001d16:	6043      	str	r3, [r0, #4]
 8001d18:	2000      	movs	r0, #0
 8001d1a:	e022      	b.n	8001d62 <__ieee754_rem_pio2f+0x66>
 8001d1c:	4b82      	ldr	r3, [pc, #520]	@ (8001f28 <__ieee754_rem_pio2f+0x22c>)
 8001d1e:	429d      	cmp	r5, r3
 8001d20:	d83a      	bhi.n	8001d98 <__ieee754_rem_pio2f+0x9c>
 8001d22:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8001d26:	2e00      	cmp	r6, #0
 8001d28:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001f2c <__ieee754_rem_pio2f+0x230>
 8001d2c:	4a80      	ldr	r2, [pc, #512]	@ (8001f30 <__ieee754_rem_pio2f+0x234>)
 8001d2e:	f023 030f 	bic.w	r3, r3, #15
 8001d32:	dd18      	ble.n	8001d66 <__ieee754_rem_pio2f+0x6a>
 8001d34:	4293      	cmp	r3, r2
 8001d36:	ee70 7a47 	vsub.f32	s15, s0, s14
 8001d3a:	bf09      	itett	eq
 8001d3c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8001f34 <__ieee754_rem_pio2f+0x238>
 8001d40:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8001f38 <__ieee754_rem_pio2f+0x23c>
 8001d44:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8001f3c <__ieee754_rem_pio2f+0x240>
 8001d48:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8001d4c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8001d50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d54:	ed80 7a00 	vstr	s14, [r0]
 8001d58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d5c:	edc0 7a01 	vstr	s15, [r0, #4]
 8001d60:	2001      	movs	r0, #1
 8001d62:	b007      	add	sp, #28
 8001d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d66:	4293      	cmp	r3, r2
 8001d68:	ee70 7a07 	vadd.f32	s15, s0, s14
 8001d6c:	bf09      	itett	eq
 8001d6e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8001f34 <__ieee754_rem_pio2f+0x238>
 8001d72:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8001f38 <__ieee754_rem_pio2f+0x23c>
 8001d76:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8001f3c <__ieee754_rem_pio2f+0x240>
 8001d7a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8001d7e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8001d82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d86:	ed80 7a00 	vstr	s14, [r0]
 8001d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001d8e:	edc0 7a01 	vstr	s15, [r0, #4]
 8001d92:	f04f 30ff 	mov.w	r0, #4294967295
 8001d96:	e7e4      	b.n	8001d62 <__ieee754_rem_pio2f+0x66>
 8001d98:	4b69      	ldr	r3, [pc, #420]	@ (8001f40 <__ieee754_rem_pio2f+0x244>)
 8001d9a:	429d      	cmp	r5, r3
 8001d9c:	d873      	bhi.n	8001e86 <__ieee754_rem_pio2f+0x18a>
 8001d9e:	f000 f8dd 	bl	8001f5c <fabsf>
 8001da2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001f44 <__ieee754_rem_pio2f+0x248>
 8001da6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8001daa:	eee0 7a07 	vfma.f32	s15, s0, s14
 8001dae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001db2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001db6:	ee17 0a90 	vmov	r0, s15
 8001dba:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8001f2c <__ieee754_rem_pio2f+0x230>
 8001dbe:	eea7 0a67 	vfms.f32	s0, s14, s15
 8001dc2:	281f      	cmp	r0, #31
 8001dc4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8001f38 <__ieee754_rem_pio2f+0x23c>
 8001dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dcc:	eeb1 6a47 	vneg.f32	s12, s14
 8001dd0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8001dd4:	ee16 1a90 	vmov	r1, s13
 8001dd8:	dc09      	bgt.n	8001dee <__ieee754_rem_pio2f+0xf2>
 8001dda:	4a5b      	ldr	r2, [pc, #364]	@ (8001f48 <__ieee754_rem_pio2f+0x24c>)
 8001ddc:	1e47      	subs	r7, r0, #1
 8001dde:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8001de2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8001de6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d107      	bne.n	8001dfe <__ieee754_rem_pio2f+0x102>
 8001dee:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8001df2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8001df6:	2a08      	cmp	r2, #8
 8001df8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8001dfc:	dc14      	bgt.n	8001e28 <__ieee754_rem_pio2f+0x12c>
 8001dfe:	6021      	str	r1, [r4, #0]
 8001e00:	ed94 7a00 	vldr	s14, [r4]
 8001e04:	ee30 0a47 	vsub.f32	s0, s0, s14
 8001e08:	2e00      	cmp	r6, #0
 8001e0a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001e0e:	ed84 0a01 	vstr	s0, [r4, #4]
 8001e12:	daa6      	bge.n	8001d62 <__ieee754_rem_pio2f+0x66>
 8001e14:	eeb1 7a47 	vneg.f32	s14, s14
 8001e18:	eeb1 0a40 	vneg.f32	s0, s0
 8001e1c:	ed84 7a00 	vstr	s14, [r4]
 8001e20:	ed84 0a01 	vstr	s0, [r4, #4]
 8001e24:	4240      	negs	r0, r0
 8001e26:	e79c      	b.n	8001d62 <__ieee754_rem_pio2f+0x66>
 8001e28:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8001f34 <__ieee754_rem_pio2f+0x238>
 8001e2c:	eef0 6a40 	vmov.f32	s13, s0
 8001e30:	eee6 6a25 	vfma.f32	s13, s12, s11
 8001e34:	ee70 7a66 	vsub.f32	s15, s0, s13
 8001e38:	eee6 7a25 	vfma.f32	s15, s12, s11
 8001e3c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8001f3c <__ieee754_rem_pio2f+0x240>
 8001e40:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8001e44:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8001e48:	ee15 2a90 	vmov	r2, s11
 8001e4c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8001e50:	1a5b      	subs	r3, r3, r1
 8001e52:	2b19      	cmp	r3, #25
 8001e54:	dc04      	bgt.n	8001e60 <__ieee754_rem_pio2f+0x164>
 8001e56:	edc4 5a00 	vstr	s11, [r4]
 8001e5a:	eeb0 0a66 	vmov.f32	s0, s13
 8001e5e:	e7cf      	b.n	8001e00 <__ieee754_rem_pio2f+0x104>
 8001e60:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8001f4c <__ieee754_rem_pio2f+0x250>
 8001e64:	eeb0 0a66 	vmov.f32	s0, s13
 8001e68:	eea6 0a25 	vfma.f32	s0, s12, s11
 8001e6c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8001e70:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001f50 <__ieee754_rem_pio2f+0x254>
 8001e74:	eee6 7a25 	vfma.f32	s15, s12, s11
 8001e78:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8001e7c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8001e80:	ed84 7a00 	vstr	s14, [r4]
 8001e84:	e7bc      	b.n	8001e00 <__ieee754_rem_pio2f+0x104>
 8001e86:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8001e8a:	d306      	bcc.n	8001e9a <__ieee754_rem_pio2f+0x19e>
 8001e8c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8001e90:	edc0 7a01 	vstr	s15, [r0, #4]
 8001e94:	edc0 7a00 	vstr	s15, [r0]
 8001e98:	e73e      	b.n	8001d18 <__ieee754_rem_pio2f+0x1c>
 8001e9a:	15ea      	asrs	r2, r5, #23
 8001e9c:	3a86      	subs	r2, #134	@ 0x86
 8001e9e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8001ea2:	ee07 3a90 	vmov	s15, r3
 8001ea6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001eaa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001f54 <__ieee754_rem_pio2f+0x258>
 8001eae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001eb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001eb6:	ed8d 7a03 	vstr	s14, [sp, #12]
 8001eba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ebe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001ec2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ec6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001eca:	ed8d 7a04 	vstr	s14, [sp, #16]
 8001ece:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ed2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eda:	edcd 7a05 	vstr	s15, [sp, #20]
 8001ede:	d11e      	bne.n	8001f1e <__ieee754_rem_pio2f+0x222>
 8001ee0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8001ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee8:	bf0c      	ite	eq
 8001eea:	2301      	moveq	r3, #1
 8001eec:	2302      	movne	r3, #2
 8001eee:	491a      	ldr	r1, [pc, #104]	@ (8001f58 <__ieee754_rem_pio2f+0x25c>)
 8001ef0:	9101      	str	r1, [sp, #4]
 8001ef2:	2102      	movs	r1, #2
 8001ef4:	9100      	str	r1, [sp, #0]
 8001ef6:	a803      	add	r0, sp, #12
 8001ef8:	4621      	mov	r1, r4
 8001efa:	f000 f837 	bl	8001f6c <__kernel_rem_pio2f>
 8001efe:	2e00      	cmp	r6, #0
 8001f00:	f6bf af2f 	bge.w	8001d62 <__ieee754_rem_pio2f+0x66>
 8001f04:	edd4 7a00 	vldr	s15, [r4]
 8001f08:	eef1 7a67 	vneg.f32	s15, s15
 8001f0c:	edc4 7a00 	vstr	s15, [r4]
 8001f10:	edd4 7a01 	vldr	s15, [r4, #4]
 8001f14:	eef1 7a67 	vneg.f32	s15, s15
 8001f18:	edc4 7a01 	vstr	s15, [r4, #4]
 8001f1c:	e782      	b.n	8001e24 <__ieee754_rem_pio2f+0x128>
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e7e5      	b.n	8001eee <__ieee754_rem_pio2f+0x1f2>
 8001f22:	bf00      	nop
 8001f24:	3f490fd8 	.word	0x3f490fd8
 8001f28:	4016cbe3 	.word	0x4016cbe3
 8001f2c:	3fc90f80 	.word	0x3fc90f80
 8001f30:	3fc90fd0 	.word	0x3fc90fd0
 8001f34:	37354400 	.word	0x37354400
 8001f38:	37354443 	.word	0x37354443
 8001f3c:	2e85a308 	.word	0x2e85a308
 8001f40:	43490f80 	.word	0x43490f80
 8001f44:	3f22f984 	.word	0x3f22f984
 8001f48:	08002dec 	.word	0x08002dec
 8001f4c:	2e85a300 	.word	0x2e85a300
 8001f50:	248d3132 	.word	0x248d3132
 8001f54:	43800000 	.word	0x43800000
 8001f58:	08002e6c 	.word	0x08002e6c

08001f5c <fabsf>:
 8001f5c:	ee10 3a10 	vmov	r3, s0
 8001f60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f64:	ee00 3a10 	vmov	s0, r3
 8001f68:	4770      	bx	lr
	...

08001f6c <__kernel_rem_pio2f>:
 8001f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f70:	ed2d 8b04 	vpush	{d8-d9}
 8001f74:	b0d9      	sub	sp, #356	@ 0x164
 8001f76:	4690      	mov	r8, r2
 8001f78:	9001      	str	r0, [sp, #4]
 8001f7a:	4ab6      	ldr	r2, [pc, #728]	@ (8002254 <__kernel_rem_pio2f+0x2e8>)
 8001f7c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8001f7e:	f118 0f04 	cmn.w	r8, #4
 8001f82:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8001f86:	460f      	mov	r7, r1
 8001f88:	f103 3bff 	add.w	fp, r3, #4294967295
 8001f8c:	db26      	blt.n	8001fdc <__kernel_rem_pio2f+0x70>
 8001f8e:	f1b8 0203 	subs.w	r2, r8, #3
 8001f92:	bf48      	it	mi
 8001f94:	f108 0204 	addmi.w	r2, r8, #4
 8001f98:	10d2      	asrs	r2, r2, #3
 8001f9a:	1c55      	adds	r5, r2, #1
 8001f9c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8001f9e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 8001fa2:	00e8      	lsls	r0, r5, #3
 8001fa4:	eba2 060b 	sub.w	r6, r2, fp
 8001fa8:	9002      	str	r0, [sp, #8]
 8001faa:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8001fae:	eb0a 0c0b 	add.w	ip, sl, fp
 8001fb2:	ac1c      	add	r4, sp, #112	@ 0x70
 8001fb4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8001fb8:	2000      	movs	r0, #0
 8001fba:	4560      	cmp	r0, ip
 8001fbc:	dd10      	ble.n	8001fe0 <__kernel_rem_pio2f+0x74>
 8001fbe:	a91c      	add	r1, sp, #112	@ 0x70
 8001fc0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8001fc4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8001fc8:	2600      	movs	r6, #0
 8001fca:	4556      	cmp	r6, sl
 8001fcc:	dc24      	bgt.n	8002018 <__kernel_rem_pio2f+0xac>
 8001fce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001fd2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 8001fd6:	4684      	mov	ip, r0
 8001fd8:	2400      	movs	r4, #0
 8001fda:	e016      	b.n	800200a <__kernel_rem_pio2f+0x9e>
 8001fdc:	2200      	movs	r2, #0
 8001fde:	e7dc      	b.n	8001f9a <__kernel_rem_pio2f+0x2e>
 8001fe0:	42c6      	cmn	r6, r0
 8001fe2:	bf5d      	ittte	pl
 8001fe4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8001fe8:	ee07 1a90 	vmovpl	s15, r1
 8001fec:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8001ff0:	eef0 7a47 	vmovmi.f32	s15, s14
 8001ff4:	ece4 7a01 	vstmia	r4!, {s15}
 8001ff8:	3001      	adds	r0, #1
 8001ffa:	e7de      	b.n	8001fba <__kernel_rem_pio2f+0x4e>
 8001ffc:	ecfe 6a01 	vldmia	lr!, {s13}
 8002000:	ed3c 7a01 	vldmdb	ip!, {s14}
 8002004:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002008:	3401      	adds	r4, #1
 800200a:	455c      	cmp	r4, fp
 800200c:	ddf6      	ble.n	8001ffc <__kernel_rem_pio2f+0x90>
 800200e:	ece9 7a01 	vstmia	r9!, {s15}
 8002012:	3601      	adds	r6, #1
 8002014:	3004      	adds	r0, #4
 8002016:	e7d8      	b.n	8001fca <__kernel_rem_pio2f+0x5e>
 8002018:	a908      	add	r1, sp, #32
 800201a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800201e:	9104      	str	r1, [sp, #16]
 8002020:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8002022:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8002260 <__kernel_rem_pio2f+0x2f4>
 8002026:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800225c <__kernel_rem_pio2f+0x2f0>
 800202a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800202e:	9203      	str	r2, [sp, #12]
 8002030:	4654      	mov	r4, sl
 8002032:	00a2      	lsls	r2, r4, #2
 8002034:	9205      	str	r2, [sp, #20]
 8002036:	aa58      	add	r2, sp, #352	@ 0x160
 8002038:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800203c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8002040:	a944      	add	r1, sp, #272	@ 0x110
 8002042:	aa08      	add	r2, sp, #32
 8002044:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8002048:	4694      	mov	ip, r2
 800204a:	4626      	mov	r6, r4
 800204c:	2e00      	cmp	r6, #0
 800204e:	dc4c      	bgt.n	80020ea <__kernel_rem_pio2f+0x17e>
 8002050:	4628      	mov	r0, r5
 8002052:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002056:	f000 f9f1 	bl	800243c <scalbnf>
 800205a:	eeb0 8a40 	vmov.f32	s16, s0
 800205e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8002062:	ee28 0a00 	vmul.f32	s0, s16, s0
 8002066:	f000 fa4f 	bl	8002508 <floorf>
 800206a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800206e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8002072:	2d00      	cmp	r5, #0
 8002074:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002078:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800207c:	ee17 9a90 	vmov	r9, s15
 8002080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002084:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002088:	dd41      	ble.n	800210e <__kernel_rem_pio2f+0x1a2>
 800208a:	f104 3cff 	add.w	ip, r4, #4294967295
 800208e:	a908      	add	r1, sp, #32
 8002090:	f1c5 0e08 	rsb	lr, r5, #8
 8002094:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8002098:	fa46 f00e 	asr.w	r0, r6, lr
 800209c:	4481      	add	r9, r0
 800209e:	fa00 f00e 	lsl.w	r0, r0, lr
 80020a2:	1a36      	subs	r6, r6, r0
 80020a4:	f1c5 0007 	rsb	r0, r5, #7
 80020a8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80020ac:	4106      	asrs	r6, r0
 80020ae:	2e00      	cmp	r6, #0
 80020b0:	dd3c      	ble.n	800212c <__kernel_rem_pio2f+0x1c0>
 80020b2:	f04f 0e00 	mov.w	lr, #0
 80020b6:	f109 0901 	add.w	r9, r9, #1
 80020ba:	4670      	mov	r0, lr
 80020bc:	4574      	cmp	r4, lr
 80020be:	dc68      	bgt.n	8002192 <__kernel_rem_pio2f+0x226>
 80020c0:	2d00      	cmp	r5, #0
 80020c2:	dd03      	ble.n	80020cc <__kernel_rem_pio2f+0x160>
 80020c4:	2d01      	cmp	r5, #1
 80020c6:	d074      	beq.n	80021b2 <__kernel_rem_pio2f+0x246>
 80020c8:	2d02      	cmp	r5, #2
 80020ca:	d07d      	beq.n	80021c8 <__kernel_rem_pio2f+0x25c>
 80020cc:	2e02      	cmp	r6, #2
 80020ce:	d12d      	bne.n	800212c <__kernel_rem_pio2f+0x1c0>
 80020d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80020d4:	ee30 8a48 	vsub.f32	s16, s0, s16
 80020d8:	b340      	cbz	r0, 800212c <__kernel_rem_pio2f+0x1c0>
 80020da:	4628      	mov	r0, r5
 80020dc:	9306      	str	r3, [sp, #24]
 80020de:	f000 f9ad 	bl	800243c <scalbnf>
 80020e2:	9b06      	ldr	r3, [sp, #24]
 80020e4:	ee38 8a40 	vsub.f32	s16, s16, s0
 80020e8:	e020      	b.n	800212c <__kernel_rem_pio2f+0x1c0>
 80020ea:	ee60 7a28 	vmul.f32	s15, s0, s17
 80020ee:	3e01      	subs	r6, #1
 80020f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020f8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80020fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002100:	ecac 0a01 	vstmia	ip!, {s0}
 8002104:	ed30 0a01 	vldmdb	r0!, {s0}
 8002108:	ee37 0a80 	vadd.f32	s0, s15, s0
 800210c:	e79e      	b.n	800204c <__kernel_rem_pio2f+0xe0>
 800210e:	d105      	bne.n	800211c <__kernel_rem_pio2f+0x1b0>
 8002110:	1e60      	subs	r0, r4, #1
 8002112:	a908      	add	r1, sp, #32
 8002114:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8002118:	11f6      	asrs	r6, r6, #7
 800211a:	e7c8      	b.n	80020ae <__kernel_rem_pio2f+0x142>
 800211c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002120:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	da31      	bge.n	800218e <__kernel_rem_pio2f+0x222>
 800212a:	2600      	movs	r6, #0
 800212c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002134:	f040 8098 	bne.w	8002268 <__kernel_rem_pio2f+0x2fc>
 8002138:	1e60      	subs	r0, r4, #1
 800213a:	2200      	movs	r2, #0
 800213c:	4550      	cmp	r0, sl
 800213e:	da4b      	bge.n	80021d8 <__kernel_rem_pio2f+0x26c>
 8002140:	2a00      	cmp	r2, #0
 8002142:	d065      	beq.n	8002210 <__kernel_rem_pio2f+0x2a4>
 8002144:	3c01      	subs	r4, #1
 8002146:	ab08      	add	r3, sp, #32
 8002148:	3d08      	subs	r5, #8
 800214a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d0f8      	beq.n	8002144 <__kernel_rem_pio2f+0x1d8>
 8002152:	4628      	mov	r0, r5
 8002154:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002158:	f000 f970 	bl	800243c <scalbnf>
 800215c:	1c63      	adds	r3, r4, #1
 800215e:	aa44      	add	r2, sp, #272	@ 0x110
 8002160:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002260 <__kernel_rem_pio2f+0x2f4>
 8002164:	0099      	lsls	r1, r3, #2
 8002166:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800216a:	4623      	mov	r3, r4
 800216c:	2b00      	cmp	r3, #0
 800216e:	f280 80a9 	bge.w	80022c4 <__kernel_rem_pio2f+0x358>
 8002172:	4623      	mov	r3, r4
 8002174:	2b00      	cmp	r3, #0
 8002176:	f2c0 80c7 	blt.w	8002308 <__kernel_rem_pio2f+0x39c>
 800217a:	aa44      	add	r2, sp, #272	@ 0x110
 800217c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8002180:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8002258 <__kernel_rem_pio2f+0x2ec>
 8002184:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 8002188:	2000      	movs	r0, #0
 800218a:	1ae2      	subs	r2, r4, r3
 800218c:	e0b1      	b.n	80022f2 <__kernel_rem_pio2f+0x386>
 800218e:	2602      	movs	r6, #2
 8002190:	e78f      	b.n	80020b2 <__kernel_rem_pio2f+0x146>
 8002192:	f852 1b04 	ldr.w	r1, [r2], #4
 8002196:	b948      	cbnz	r0, 80021ac <__kernel_rem_pio2f+0x240>
 8002198:	b121      	cbz	r1, 80021a4 <__kernel_rem_pio2f+0x238>
 800219a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800219e:	f842 1c04 	str.w	r1, [r2, #-4]
 80021a2:	2101      	movs	r1, #1
 80021a4:	f10e 0e01 	add.w	lr, lr, #1
 80021a8:	4608      	mov	r0, r1
 80021aa:	e787      	b.n	80020bc <__kernel_rem_pio2f+0x150>
 80021ac:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80021b0:	e7f5      	b.n	800219e <__kernel_rem_pio2f+0x232>
 80021b2:	f104 3cff 	add.w	ip, r4, #4294967295
 80021b6:	aa08      	add	r2, sp, #32
 80021b8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80021bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80021c0:	a908      	add	r1, sp, #32
 80021c2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80021c6:	e781      	b.n	80020cc <__kernel_rem_pio2f+0x160>
 80021c8:	f104 3cff 	add.w	ip, r4, #4294967295
 80021cc:	aa08      	add	r2, sp, #32
 80021ce:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80021d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80021d6:	e7f3      	b.n	80021c0 <__kernel_rem_pio2f+0x254>
 80021d8:	a908      	add	r1, sp, #32
 80021da:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80021de:	3801      	subs	r0, #1
 80021e0:	430a      	orrs	r2, r1
 80021e2:	e7ab      	b.n	800213c <__kernel_rem_pio2f+0x1d0>
 80021e4:	3201      	adds	r2, #1
 80021e6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80021ea:	2e00      	cmp	r6, #0
 80021ec:	d0fa      	beq.n	80021e4 <__kernel_rem_pio2f+0x278>
 80021ee:	9905      	ldr	r1, [sp, #20]
 80021f0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80021f4:	eb0d 0001 	add.w	r0, sp, r1
 80021f8:	18e6      	adds	r6, r4, r3
 80021fa:	a91c      	add	r1, sp, #112	@ 0x70
 80021fc:	f104 0c01 	add.w	ip, r4, #1
 8002200:	384c      	subs	r0, #76	@ 0x4c
 8002202:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8002206:	4422      	add	r2, r4
 8002208:	4562      	cmp	r2, ip
 800220a:	da04      	bge.n	8002216 <__kernel_rem_pio2f+0x2aa>
 800220c:	4614      	mov	r4, r2
 800220e:	e710      	b.n	8002032 <__kernel_rem_pio2f+0xc6>
 8002210:	9804      	ldr	r0, [sp, #16]
 8002212:	2201      	movs	r2, #1
 8002214:	e7e7      	b.n	80021e6 <__kernel_rem_pio2f+0x27a>
 8002216:	9903      	ldr	r1, [sp, #12]
 8002218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800221c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8002220:	9105      	str	r1, [sp, #20]
 8002222:	ee07 1a90 	vmov	s15, r1
 8002226:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800222a:	2400      	movs	r4, #0
 800222c:	ece6 7a01 	vstmia	r6!, {s15}
 8002230:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 8002234:	46b1      	mov	r9, r6
 8002236:	455c      	cmp	r4, fp
 8002238:	dd04      	ble.n	8002244 <__kernel_rem_pio2f+0x2d8>
 800223a:	ece0 7a01 	vstmia	r0!, {s15}
 800223e:	f10c 0c01 	add.w	ip, ip, #1
 8002242:	e7e1      	b.n	8002208 <__kernel_rem_pio2f+0x29c>
 8002244:	ecfe 6a01 	vldmia	lr!, {s13}
 8002248:	ed39 7a01 	vldmdb	r9!, {s14}
 800224c:	3401      	adds	r4, #1
 800224e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002252:	e7f0      	b.n	8002236 <__kernel_rem_pio2f+0x2ca>
 8002254:	080031b0 	.word	0x080031b0
 8002258:	08003184 	.word	0x08003184
 800225c:	43800000 	.word	0x43800000
 8002260:	3b800000 	.word	0x3b800000
 8002264:	00000000 	.word	0x00000000
 8002268:	9b02      	ldr	r3, [sp, #8]
 800226a:	eeb0 0a48 	vmov.f32	s0, s16
 800226e:	eba3 0008 	sub.w	r0, r3, r8
 8002272:	f000 f8e3 	bl	800243c <scalbnf>
 8002276:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800225c <__kernel_rem_pio2f+0x2f0>
 800227a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800227e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002282:	db19      	blt.n	80022b8 <__kernel_rem_pio2f+0x34c>
 8002284:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8002260 <__kernel_rem_pio2f+0x2f4>
 8002288:	ee60 7a27 	vmul.f32	s15, s0, s15
 800228c:	aa08      	add	r2, sp, #32
 800228e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002292:	3508      	adds	r5, #8
 8002294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002298:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800229c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80022a4:	ee10 3a10 	vmov	r3, s0
 80022a8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80022ac:	ee17 3a90 	vmov	r3, s15
 80022b0:	3401      	adds	r4, #1
 80022b2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80022b6:	e74c      	b.n	8002152 <__kernel_rem_pio2f+0x1e6>
 80022b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80022bc:	aa08      	add	r2, sp, #32
 80022be:	ee10 3a10 	vmov	r3, s0
 80022c2:	e7f6      	b.n	80022b2 <__kernel_rem_pio2f+0x346>
 80022c4:	a808      	add	r0, sp, #32
 80022c6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80022ca:	9001      	str	r0, [sp, #4]
 80022cc:	ee07 0a90 	vmov	s15, r0
 80022d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022d4:	3b01      	subs	r3, #1
 80022d6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80022da:	ee20 0a07 	vmul.f32	s0, s0, s14
 80022de:	ed62 7a01 	vstmdb	r2!, {s15}
 80022e2:	e743      	b.n	800216c <__kernel_rem_pio2f+0x200>
 80022e4:	ecfc 6a01 	vldmia	ip!, {s13}
 80022e8:	ecb5 7a01 	vldmia	r5!, {s14}
 80022ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 80022f0:	3001      	adds	r0, #1
 80022f2:	4550      	cmp	r0, sl
 80022f4:	dc01      	bgt.n	80022fa <__kernel_rem_pio2f+0x38e>
 80022f6:	4290      	cmp	r0, r2
 80022f8:	ddf4      	ble.n	80022e4 <__kernel_rem_pio2f+0x378>
 80022fa:	a858      	add	r0, sp, #352	@ 0x160
 80022fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002300:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8002304:	3b01      	subs	r3, #1
 8002306:	e735      	b.n	8002174 <__kernel_rem_pio2f+0x208>
 8002308:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800230a:	2b02      	cmp	r3, #2
 800230c:	dc09      	bgt.n	8002322 <__kernel_rem_pio2f+0x3b6>
 800230e:	2b00      	cmp	r3, #0
 8002310:	dc27      	bgt.n	8002362 <__kernel_rem_pio2f+0x3f6>
 8002312:	d040      	beq.n	8002396 <__kernel_rem_pio2f+0x42a>
 8002314:	f009 0007 	and.w	r0, r9, #7
 8002318:	b059      	add	sp, #356	@ 0x164
 800231a:	ecbd 8b04 	vpop	{d8-d9}
 800231e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002322:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8002324:	2b03      	cmp	r3, #3
 8002326:	d1f5      	bne.n	8002314 <__kernel_rem_pio2f+0x3a8>
 8002328:	aa30      	add	r2, sp, #192	@ 0xc0
 800232a:	1f0b      	subs	r3, r1, #4
 800232c:	4413      	add	r3, r2
 800232e:	461a      	mov	r2, r3
 8002330:	4620      	mov	r0, r4
 8002332:	2800      	cmp	r0, #0
 8002334:	dc50      	bgt.n	80023d8 <__kernel_rem_pio2f+0x46c>
 8002336:	4622      	mov	r2, r4
 8002338:	2a01      	cmp	r2, #1
 800233a:	dc5d      	bgt.n	80023f8 <__kernel_rem_pio2f+0x48c>
 800233c:	ab30      	add	r3, sp, #192	@ 0xc0
 800233e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 8002342:	440b      	add	r3, r1
 8002344:	2c01      	cmp	r4, #1
 8002346:	dc67      	bgt.n	8002418 <__kernel_rem_pio2f+0x4ac>
 8002348:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800234c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8002350:	2e00      	cmp	r6, #0
 8002352:	d167      	bne.n	8002424 <__kernel_rem_pio2f+0x4b8>
 8002354:	edc7 6a00 	vstr	s13, [r7]
 8002358:	ed87 7a01 	vstr	s14, [r7, #4]
 800235c:	edc7 7a02 	vstr	s15, [r7, #8]
 8002360:	e7d8      	b.n	8002314 <__kernel_rem_pio2f+0x3a8>
 8002362:	ab30      	add	r3, sp, #192	@ 0xc0
 8002364:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 8002368:	440b      	add	r3, r1
 800236a:	4622      	mov	r2, r4
 800236c:	2a00      	cmp	r2, #0
 800236e:	da24      	bge.n	80023ba <__kernel_rem_pio2f+0x44e>
 8002370:	b34e      	cbz	r6, 80023c6 <__kernel_rem_pio2f+0x45a>
 8002372:	eef1 7a47 	vneg.f32	s15, s14
 8002376:	edc7 7a00 	vstr	s15, [r7]
 800237a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800237e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002382:	aa31      	add	r2, sp, #196	@ 0xc4
 8002384:	2301      	movs	r3, #1
 8002386:	429c      	cmp	r4, r3
 8002388:	da20      	bge.n	80023cc <__kernel_rem_pio2f+0x460>
 800238a:	b10e      	cbz	r6, 8002390 <__kernel_rem_pio2f+0x424>
 800238c:	eef1 7a67 	vneg.f32	s15, s15
 8002390:	edc7 7a01 	vstr	s15, [r7, #4]
 8002394:	e7be      	b.n	8002314 <__kernel_rem_pio2f+0x3a8>
 8002396:	ab30      	add	r3, sp, #192	@ 0xc0
 8002398:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8002264 <__kernel_rem_pio2f+0x2f8>
 800239c:	440b      	add	r3, r1
 800239e:	2c00      	cmp	r4, #0
 80023a0:	da05      	bge.n	80023ae <__kernel_rem_pio2f+0x442>
 80023a2:	b10e      	cbz	r6, 80023a8 <__kernel_rem_pio2f+0x43c>
 80023a4:	eef1 7a67 	vneg.f32	s15, s15
 80023a8:	edc7 7a00 	vstr	s15, [r7]
 80023ac:	e7b2      	b.n	8002314 <__kernel_rem_pio2f+0x3a8>
 80023ae:	ed33 7a01 	vldmdb	r3!, {s14}
 80023b2:	3c01      	subs	r4, #1
 80023b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023b8:	e7f1      	b.n	800239e <__kernel_rem_pio2f+0x432>
 80023ba:	ed73 7a01 	vldmdb	r3!, {s15}
 80023be:	3a01      	subs	r2, #1
 80023c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023c4:	e7d2      	b.n	800236c <__kernel_rem_pio2f+0x400>
 80023c6:	eef0 7a47 	vmov.f32	s15, s14
 80023ca:	e7d4      	b.n	8002376 <__kernel_rem_pio2f+0x40a>
 80023cc:	ecb2 7a01 	vldmia	r2!, {s14}
 80023d0:	3301      	adds	r3, #1
 80023d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023d6:	e7d6      	b.n	8002386 <__kernel_rem_pio2f+0x41a>
 80023d8:	ed72 7a01 	vldmdb	r2!, {s15}
 80023dc:	edd2 6a01 	vldr	s13, [r2, #4]
 80023e0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80023e4:	3801      	subs	r0, #1
 80023e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023ea:	ed82 7a00 	vstr	s14, [r2]
 80023ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023f2:	edc2 7a01 	vstr	s15, [r2, #4]
 80023f6:	e79c      	b.n	8002332 <__kernel_rem_pio2f+0x3c6>
 80023f8:	ed73 7a01 	vldmdb	r3!, {s15}
 80023fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8002400:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002404:	3a01      	subs	r2, #1
 8002406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800240a:	ed83 7a00 	vstr	s14, [r3]
 800240e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002412:	edc3 7a01 	vstr	s15, [r3, #4]
 8002416:	e78f      	b.n	8002338 <__kernel_rem_pio2f+0x3cc>
 8002418:	ed33 7a01 	vldmdb	r3!, {s14}
 800241c:	3c01      	subs	r4, #1
 800241e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002422:	e78f      	b.n	8002344 <__kernel_rem_pio2f+0x3d8>
 8002424:	eef1 6a66 	vneg.f32	s13, s13
 8002428:	eeb1 7a47 	vneg.f32	s14, s14
 800242c:	edc7 6a00 	vstr	s13, [r7]
 8002430:	ed87 7a01 	vstr	s14, [r7, #4]
 8002434:	eef1 7a67 	vneg.f32	s15, s15
 8002438:	e790      	b.n	800235c <__kernel_rem_pio2f+0x3f0>
 800243a:	bf00      	nop

0800243c <scalbnf>:
 800243c:	ee10 3a10 	vmov	r3, s0
 8002440:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8002444:	d02b      	beq.n	800249e <scalbnf+0x62>
 8002446:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800244a:	d302      	bcc.n	8002452 <scalbnf+0x16>
 800244c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002450:	4770      	bx	lr
 8002452:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8002456:	d123      	bne.n	80024a0 <scalbnf+0x64>
 8002458:	4b24      	ldr	r3, [pc, #144]	@ (80024ec <scalbnf+0xb0>)
 800245a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80024f0 <scalbnf+0xb4>
 800245e:	4298      	cmp	r0, r3
 8002460:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002464:	db17      	blt.n	8002496 <scalbnf+0x5a>
 8002466:	ee10 3a10 	vmov	r3, s0
 800246a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800246e:	3a19      	subs	r2, #25
 8002470:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002474:	4288      	cmp	r0, r1
 8002476:	dd15      	ble.n	80024a4 <scalbnf+0x68>
 8002478:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80024f4 <scalbnf+0xb8>
 800247c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80024f8 <scalbnf+0xbc>
 8002480:	ee10 3a10 	vmov	r3, s0
 8002484:	eeb0 7a67 	vmov.f32	s14, s15
 8002488:	2b00      	cmp	r3, #0
 800248a:	bfb8      	it	lt
 800248c:	eef0 7a66 	vmovlt.f32	s15, s13
 8002490:	ee27 0a87 	vmul.f32	s0, s15, s14
 8002494:	4770      	bx	lr
 8002496:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80024fc <scalbnf+0xc0>
 800249a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800249e:	4770      	bx	lr
 80024a0:	0dd2      	lsrs	r2, r2, #23
 80024a2:	e7e5      	b.n	8002470 <scalbnf+0x34>
 80024a4:	4410      	add	r0, r2
 80024a6:	28fe      	cmp	r0, #254	@ 0xfe
 80024a8:	dce6      	bgt.n	8002478 <scalbnf+0x3c>
 80024aa:	2800      	cmp	r0, #0
 80024ac:	dd06      	ble.n	80024bc <scalbnf+0x80>
 80024ae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80024b2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80024b6:	ee00 3a10 	vmov	s0, r3
 80024ba:	4770      	bx	lr
 80024bc:	f110 0f16 	cmn.w	r0, #22
 80024c0:	da09      	bge.n	80024d6 <scalbnf+0x9a>
 80024c2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80024fc <scalbnf+0xc0>
 80024c6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002500 <scalbnf+0xc4>
 80024ca:	ee10 3a10 	vmov	r3, s0
 80024ce:	eeb0 7a67 	vmov.f32	s14, s15
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	e7d9      	b.n	800248a <scalbnf+0x4e>
 80024d6:	3019      	adds	r0, #25
 80024d8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80024dc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80024e0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8002504 <scalbnf+0xc8>
 80024e4:	ee07 3a90 	vmov	s15, r3
 80024e8:	e7d7      	b.n	800249a <scalbnf+0x5e>
 80024ea:	bf00      	nop
 80024ec:	ffff3cb0 	.word	0xffff3cb0
 80024f0:	4c000000 	.word	0x4c000000
 80024f4:	7149f2ca 	.word	0x7149f2ca
 80024f8:	f149f2ca 	.word	0xf149f2ca
 80024fc:	0da24260 	.word	0x0da24260
 8002500:	8da24260 	.word	0x8da24260
 8002504:	33000000 	.word	0x33000000

08002508 <floorf>:
 8002508:	ee10 3a10 	vmov	r3, s0
 800250c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8002510:	3a7f      	subs	r2, #127	@ 0x7f
 8002512:	2a16      	cmp	r2, #22
 8002514:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8002518:	dc2b      	bgt.n	8002572 <floorf+0x6a>
 800251a:	2a00      	cmp	r2, #0
 800251c:	da12      	bge.n	8002544 <floorf+0x3c>
 800251e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002584 <floorf+0x7c>
 8002522:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002526:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800252a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252e:	dd06      	ble.n	800253e <floorf+0x36>
 8002530:	2b00      	cmp	r3, #0
 8002532:	da24      	bge.n	800257e <floorf+0x76>
 8002534:	2900      	cmp	r1, #0
 8002536:	4b14      	ldr	r3, [pc, #80]	@ (8002588 <floorf+0x80>)
 8002538:	bf08      	it	eq
 800253a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800253e:	ee00 3a10 	vmov	s0, r3
 8002542:	4770      	bx	lr
 8002544:	4911      	ldr	r1, [pc, #68]	@ (800258c <floorf+0x84>)
 8002546:	4111      	asrs	r1, r2
 8002548:	420b      	tst	r3, r1
 800254a:	d0fa      	beq.n	8002542 <floorf+0x3a>
 800254c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8002584 <floorf+0x7c>
 8002550:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002554:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	ddef      	ble.n	800253e <floorf+0x36>
 800255e:	2b00      	cmp	r3, #0
 8002560:	bfbe      	ittt	lt
 8002562:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8002566:	fa40 f202 	asrlt.w	r2, r0, r2
 800256a:	189b      	addlt	r3, r3, r2
 800256c:	ea23 0301 	bic.w	r3, r3, r1
 8002570:	e7e5      	b.n	800253e <floorf+0x36>
 8002572:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8002576:	d3e4      	bcc.n	8002542 <floorf+0x3a>
 8002578:	ee30 0a00 	vadd.f32	s0, s0, s0
 800257c:	4770      	bx	lr
 800257e:	2300      	movs	r3, #0
 8002580:	e7dd      	b.n	800253e <floorf+0x36>
 8002582:	bf00      	nop
 8002584:	7149f2ca 	.word	0x7149f2ca
 8002588:	bf800000 	.word	0xbf800000
 800258c:	007fffff 	.word	0x007fffff

08002590 <_init>:
 8002590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002592:	bf00      	nop
 8002594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002596:	bc08      	pop	{r3}
 8002598:	469e      	mov	lr, r3
 800259a:	4770      	bx	lr

0800259c <_fini>:
 800259c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800259e:	bf00      	nop
 80025a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025a2:	bc08      	pop	{r3}
 80025a4:	469e      	mov	lr, r3
 80025a6:	4770      	bx	lr
