A. Caldwell , A. B. Kahng , S. Mantik , I. L. Markov, Implications of Area-Array I/O for Row-Based Placement Methodology, Proceedings of the IEEE Symposium on IC/Package Design Integration, p.93, February 02-03, 1998
Chia-Yi Chang , Hung-Ming Chen, Design migration from peripheral ASIC design to area-I/O flip-chip design by chip I/O planning and legalization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.1, p.108-112, January 2008[doi>10.1109/TVLSI.2007.912202]
Hung-Ming Chen , I-Min Liu , M. D.F. Wong, I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2552-2556, November 2006[doi>10.1109/TCAD.2006.873900]
Jia-Wei Fang , Yao-Wen Chang, Area-I/O flip-chip routing for chip-package co-design, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Jia-Wei Fang , Chin-Hsiung Hsu , Yao-Wen Chang, An integer-linear-programming-based routing algorithm for flip-chip designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.98-110, January 2009[doi>10.1109/TCAD.2008.2009151]
Jia-Wei Fang , I-Jye Lin , Yao-Wen Chang , Jyh-Herng Wang, A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.8, p.1417-1429, August 2007[doi>10.1109/TCAD.2007.891364]
Fontanelli, A., Arrigoni, S., Raccagni, D., and Rosin, M. 2002. System-on-chip (SoC) requires ic and package co-design and co-verification. In Proceedings of the IEEE Custom Integrated Circuits Conference. 319--322.
Yukiko Kubo , Atsushi Takahashi, A global routing method for 2-layer ball grid array packages, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055146]
Vijayshri Maheshwari , Joel Darnauer , John Ramirez , Wayne Wei-Ming Dai, Design of FPGAs with area I/O for field programmable MCM, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.17-23, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201313]
Tilo Meister , Jens Lienig , Gisbert Thomke, Novel pin assignment algorithms for components with very high pin counts, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403580]
Pascariu, G., Cronin, P., and Crowley, C. 2003. Next generation electronics packaging utilizing flip chip technology. In Proceedings of the IEEE International Electronics Manufacturing Technology Symposium. 423--426.
Sarrafzadeh, M. and Wong, C.-K. 1992. Hierarchical steiner tree construction in uniform orientations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 11, 9, 1095--1103.
Kaushik Sheth , Egino Sarto , Joel McGrath, The importance of adopting a package-aware chip design flow, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147127]
Chandra Tan , Donald Bouldin , Peyman Dehkordi, Design Implementation of Intrinsic Area Array ICs, Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), p.82, September 15-16, 1997
Janet Wang , Kishore Kumar Muchherla , Jai Ganesh Kumar, A Clustering Based Area I/O Planning for Flip-Chip Technology, Proceedings of the 5th International Symposium on Quality Electronic Design, p.196-201, March 22-24, 2004
Jinjun Xiong , Yiu-Chung Wong , Egino Sarto , Lei He, Constraint driven I/O planning and placement for chip-package co-design, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118356]
Man-Fai Yu , Wayne Wei-Ming Dai, Single-layer fanout routing and routability analysis for Ball Grid Arrays, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.581-586, November 05-09, 1995, San Jose, California, USA
