design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/mnt/d/BEC/bec-unic/openlane/controller,controller,24_10_20_04_20,flow completed,0h17m16s0ms,0h15m42s0ms,160150.75166105662,0.063689991425,48045.225498316984,44.72,-1,744.64,1419,0,0,0,0,0,0,0,14,14,0,-1,-1,167083,26063,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,91711162.0,0.0,53.52,49.81,14.96,4.59,0.0,890,2058,23,897,0,0,0,1542,330,2,15,35,279,0,0,246,522,686,7,1346,775,1531,2278,3060,8990,53826.624,-1,-1,-1,0.00272,0.00426,1.81e-08,-1,-1,-1,1.0399999999999991,25.0,40.0,25,0.5,30,40.800,82.455,0,1,16,0.45,1,sky130_fd_sc_hd,AREA 0
