

Implementation tool: Xilinx Vivado v.2019.2
Project:             HLS_CircleFilter
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 28 16:27:59 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:          582
LUT:           1524
FF:            1173
DSP:             23
BRAM:             5
SRL:              6
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.209
CP achieved post-implementation:    9.488
Timing met
