<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ContikiNG: NVIC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ContikiNG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">NVIC_Type Struct Reference<div class="ingroups"><a class="el" href="a02782.html">ContikiNG CPUs</a> &raquo; <a class="el" href="a02553.html">ARM</a> &raquo; <a class="el" href="a02522.html">CMSIS (Cortex Microcontroller Software Interface Standard)</a> &raquo; <a class="el" href="a02535.html">Defines and Type Definitions</a> &raquo; <a class="el" href="a02537.html">Nested Vectored Interrupt Controller (NVIC)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Nested Vectored Interrupt Controller (NVIC).  
 <a href="a02863.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00137_source.html">arch/cpu/arm/common/CMSIS/core_cm0.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab1d578f3fd82d9d7ba937488721c57a3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#ab1d578f3fd82d9d7ba937488721c57a3">ISER</a> [1U]</td></tr>
<tr class="separator:ab1d578f3fd82d9d7ba937488721c57a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e4007004da61e226adb251ac73f586"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#a42e4007004da61e226adb251ac73f586">ICER</a> [1U]</td></tr>
<tr class="separator:a42e4007004da61e226adb251ac73f586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a829d7fa59290031fedbc95af35825"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#a78a829d7fa59290031fedbc95af35825">ISPR</a> [1U]</td></tr>
<tr class="separator:a78a829d7fa59290031fedbc95af35825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8209acf3f339d8eb2df9d3faaa10ae"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#acf8209acf3f339d8eb2df9d3faaa10ae">ICPR</a> [1U]</td></tr>
<tr class="separator:acf8209acf3f339d8eb2df9d3faaa10ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eef47929a0d1317a107f1ac62e28464"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#a4eef47929a0d1317a107f1ac62e28464">IP</a> [8U]</td></tr>
<tr class="separator:a4eef47929a0d1317a107f1ac62e28464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac803b714c8dd99a308ce9a0a2c611c56"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#ac803b714c8dd99a308ce9a0a2c611c56">IABR</a> [8U]</td></tr>
<tr class="separator:ac803b714c8dd99a308ce9a0a2c611c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4341692e45d089a113986a3d344e98"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#a9a4341692e45d089a113986a3d344e98">IP</a> [240U]</td></tr>
<tr class="separator:a9a4341692e45d089a113986a3d344e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37de89637466e007171c6b135299bc75"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02863.html#a37de89637466e007171c6b135299bc75">STIR</a></td></tr>
<tr class="separator:a37de89637466e007171c6b135299bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </p>

<p class="definition">Definition at line <a class="el" href="a00137_source.html#l00362">362</a> of file <a class="el" href="a00137_source.html">core_cm0.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac803b714c8dd99a308ce9a0a2c611c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac803b714c8dd99a308ce9a0a2c611c56">&#9670;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t NVIC_Type::IABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00393">393</a> of file <a class="el" href="a00143_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a id="a42e4007004da61e226adb251ac73f586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e4007004da61e226adb251ac73f586">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t NVIC_Type::ICER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

<p class="definition">Definition at line <a class="el" href="a00137_source.html#l00366">366</a> of file <a class="el" href="a00137_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="acf8209acf3f339d8eb2df9d3faaa10ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8209acf3f339d8eb2df9d3faaa10ae">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t NVIC_Type::ICPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

<p class="definition">Definition at line <a class="el" href="a00137_source.html#l00370">370</a> of file <a class="el" href="a00137_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a4eef47929a0d1317a107f1ac62e28464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eef47929a0d1317a107f1ac62e28464">&#9670;&nbsp;</a></span>IP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t NVIC_Type::IP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register</p>
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

<p class="definition">Definition at line <a class="el" href="a00137_source.html#l00373">373</a> of file <a class="el" href="a00137_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a9a4341692e45d089a113986a3d344e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4341692e45d089a113986a3d344e98">&#9670;&nbsp;</a></span>IP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t NVIC_Type::IP[240U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00395">395</a> of file <a class="el" href="a00143_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a id="ab1d578f3fd82d9d7ba937488721c57a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d578f3fd82d9d7ba937488721c57a3">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t NVIC_Type::ISER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

<p class="definition">Definition at line <a class="el" href="a00137_source.html#l00364">364</a> of file <a class="el" href="a00137_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a78a829d7fa59290031fedbc95af35825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a829d7fa59290031fedbc95af35825">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t NVIC_Type::ISPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

<p class="definition">Definition at line <a class="el" href="a00137_source.html#l00368">368</a> of file <a class="el" href="a00137_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a37de89637466e007171c6b135299bc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37de89637466e007171c6b135299bc75">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t NVIC_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00397">397</a> of file <a class="el" href="a00143_source.html">core_cm3.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Sep 29 2017 15:33:31 for ContikiNG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
