

================================================================
== Vitis HLS Report for 'implement_Pipeline_NSort_shift_buf_Loop'
================================================================
* Date:           Tue Apr 30 21:48:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.537 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        2|        4|  6.666 ns|  13.332 ns|    2|    4|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- NSort_shift_buf_Loop  |        0|        2|         2|          1|          1|  0 ~ 2|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        7|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        7|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_86_p2   |         +|   0|  0|   9|           2|           2|
    |icmp_ln96_fu_80_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|           5|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    2|          4|
    |i_fu_32                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_6_reg_113              |  2|   0|    2|          0|
    |i_fu_32                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop|  return value|
|j_2_reload           |   in|    1|     ap_none|                               j_2_reload|        scalar|
|dSortedBuf_address0  |  out|    2|   ap_memory|                               dSortedBuf|         array|
|dSortedBuf_ce0       |  out|    1|   ap_memory|                               dSortedBuf|         array|
|dSortedBuf_we0       |  out|    1|   ap_memory|                               dSortedBuf|         array|
|dSortedBuf_d0        |  out|   64|   ap_memory|                               dSortedBuf|         array|
|dSortedBuf_address1  |  out|    2|   ap_memory|                               dSortedBuf|         array|
|dSortedBuf_ce1       |  out|    1|   ap_memory|                               dSortedBuf|         array|
|dSortedBuf_q1        |   in|   64|   ap_memory|                               dSortedBuf|         array|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

