;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RTD
RTD_Current__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
RTD_Current__0__MASK EQU 0x02
RTD_Current__0__PC EQU CYREG_PRT3_PC1
RTD_Current__0__PORT EQU 3
RTD_Current__0__SHIFT EQU 1
RTD_Current__AG EQU CYREG_PRT3_AG
RTD_Current__AMUX EQU CYREG_PRT3_AMUX
RTD_Current__BIE EQU CYREG_PRT3_BIE
RTD_Current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTD_Current__BYP EQU CYREG_PRT3_BYP
RTD_Current__CTL EQU CYREG_PRT3_CTL
RTD_Current__DM0 EQU CYREG_PRT3_DM0
RTD_Current__DM1 EQU CYREG_PRT3_DM1
RTD_Current__DM2 EQU CYREG_PRT3_DM2
RTD_Current__DR EQU CYREG_PRT3_DR
RTD_Current__INP_DIS EQU CYREG_PRT3_INP_DIS
RTD_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTD_Current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTD_Current__LCD_EN EQU CYREG_PRT3_LCD_EN
RTD_Current__MASK EQU 0x02
RTD_Current__PORT EQU 3
RTD_Current__PRT EQU CYREG_PRT3_PRT
RTD_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTD_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTD_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTD_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTD_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTD_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTD_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTD_Current__PS EQU CYREG_PRT3_PS
RTD_Current__SHIFT EQU 1
RTD_Current__SLW EQU CYREG_PRT3_SLW
RTD_negative__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
RTD_negative__0__MASK EQU 0x02
RTD_negative__0__PC EQU CYREG_PRT0_PC1
RTD_negative__0__PORT EQU 0
RTD_negative__0__SHIFT EQU 1
RTD_negative__AG EQU CYREG_PRT0_AG
RTD_negative__AMUX EQU CYREG_PRT0_AMUX
RTD_negative__BIE EQU CYREG_PRT0_BIE
RTD_negative__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RTD_negative__BYP EQU CYREG_PRT0_BYP
RTD_negative__CTL EQU CYREG_PRT0_CTL
RTD_negative__DM0 EQU CYREG_PRT0_DM0
RTD_negative__DM1 EQU CYREG_PRT0_DM1
RTD_negative__DM2 EQU CYREG_PRT0_DM2
RTD_negative__DR EQU CYREG_PRT0_DR
RTD_negative__INP_DIS EQU CYREG_PRT0_INP_DIS
RTD_negative__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RTD_negative__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RTD_negative__LCD_EN EQU CYREG_PRT0_LCD_EN
RTD_negative__MASK EQU 0x02
RTD_negative__PORT EQU 0
RTD_negative__PRT EQU CYREG_PRT0_PRT
RTD_negative__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RTD_negative__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RTD_negative__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RTD_negative__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RTD_negative__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RTD_negative__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RTD_negative__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RTD_negative__PS EQU CYREG_PRT0_PS
RTD_negative__SHIFT EQU 1
RTD_negative__SLW EQU CYREG_PRT0_SLW
RTD_positive__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RTD_positive__0__MASK EQU 0x01
RTD_positive__0__PC EQU CYREG_PRT0_PC0
RTD_positive__0__PORT EQU 0
RTD_positive__0__SHIFT EQU 0
RTD_positive__AG EQU CYREG_PRT0_AG
RTD_positive__AMUX EQU CYREG_PRT0_AMUX
RTD_positive__BIE EQU CYREG_PRT0_BIE
RTD_positive__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RTD_positive__BYP EQU CYREG_PRT0_BYP
RTD_positive__CTL EQU CYREG_PRT0_CTL
RTD_positive__DM0 EQU CYREG_PRT0_DM0
RTD_positive__DM1 EQU CYREG_PRT0_DM1
RTD_positive__DM2 EQU CYREG_PRT0_DM2
RTD_positive__DR EQU CYREG_PRT0_DR
RTD_positive__INP_DIS EQU CYREG_PRT0_INP_DIS
RTD_positive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RTD_positive__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RTD_positive__LCD_EN EQU CYREG_PRT0_LCD_EN
RTD_positive__MASK EQU 0x01
RTD_positive__PORT EQU 0
RTD_positive__PRT EQU CYREG_PRT0_PRT
RTD_positive__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RTD_positive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RTD_positive__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RTD_positive__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RTD_positive__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RTD_positive__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RTD_positive__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RTD_positive__PS EQU CYREG_PRT0_PS
RTD_positive__SHIFT EQU 0
RTD_positive__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT3_PC7
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT3_SLW

; R_ref
R_ref_current__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
R_ref_current__0__MASK EQU 0x10
R_ref_current__0__PC EQU CYREG_PRT3_PC4
R_ref_current__0__PORT EQU 3
R_ref_current__0__SHIFT EQU 4
R_ref_current__AG EQU CYREG_PRT3_AG
R_ref_current__AMUX EQU CYREG_PRT3_AMUX
R_ref_current__BIE EQU CYREG_PRT3_BIE
R_ref_current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
R_ref_current__BYP EQU CYREG_PRT3_BYP
R_ref_current__CTL EQU CYREG_PRT3_CTL
R_ref_current__DM0 EQU CYREG_PRT3_DM0
R_ref_current__DM1 EQU CYREG_PRT3_DM1
R_ref_current__DM2 EQU CYREG_PRT3_DM2
R_ref_current__DR EQU CYREG_PRT3_DR
R_ref_current__INP_DIS EQU CYREG_PRT3_INP_DIS
R_ref_current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
R_ref_current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
R_ref_current__LCD_EN EQU CYREG_PRT3_LCD_EN
R_ref_current__MASK EQU 0x10
R_ref_current__PORT EQU 3
R_ref_current__PRT EQU CYREG_PRT3_PRT
R_ref_current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
R_ref_current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
R_ref_current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
R_ref_current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
R_ref_current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
R_ref_current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
R_ref_current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
R_ref_current__PS EQU CYREG_PRT3_PS
R_ref_current__SHIFT EQU 4
R_ref_current__SLW EQU CYREG_PRT3_SLW
R_ref_negative__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
R_ref_negative__0__MASK EQU 0x20
R_ref_negative__0__PC EQU CYREG_PRT0_PC5
R_ref_negative__0__PORT EQU 0
R_ref_negative__0__SHIFT EQU 5
R_ref_negative__AG EQU CYREG_PRT0_AG
R_ref_negative__AMUX EQU CYREG_PRT0_AMUX
R_ref_negative__BIE EQU CYREG_PRT0_BIE
R_ref_negative__BIT_MASK EQU CYREG_PRT0_BIT_MASK
R_ref_negative__BYP EQU CYREG_PRT0_BYP
R_ref_negative__CTL EQU CYREG_PRT0_CTL
R_ref_negative__DM0 EQU CYREG_PRT0_DM0
R_ref_negative__DM1 EQU CYREG_PRT0_DM1
R_ref_negative__DM2 EQU CYREG_PRT0_DM2
R_ref_negative__DR EQU CYREG_PRT0_DR
R_ref_negative__INP_DIS EQU CYREG_PRT0_INP_DIS
R_ref_negative__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
R_ref_negative__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
R_ref_negative__LCD_EN EQU CYREG_PRT0_LCD_EN
R_ref_negative__MASK EQU 0x20
R_ref_negative__PORT EQU 0
R_ref_negative__PRT EQU CYREG_PRT0_PRT
R_ref_negative__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
R_ref_negative__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
R_ref_negative__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
R_ref_negative__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
R_ref_negative__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
R_ref_negative__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
R_ref_negative__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
R_ref_negative__PS EQU CYREG_PRT0_PS
R_ref_negative__SHIFT EQU 5
R_ref_negative__SLW EQU CYREG_PRT0_SLW
R_ref_positive__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
R_ref_positive__0__MASK EQU 0x10
R_ref_positive__0__PC EQU CYREG_PRT0_PC4
R_ref_positive__0__PORT EQU 0
R_ref_positive__0__SHIFT EQU 4
R_ref_positive__AG EQU CYREG_PRT0_AG
R_ref_positive__AMUX EQU CYREG_PRT0_AMUX
R_ref_positive__BIE EQU CYREG_PRT0_BIE
R_ref_positive__BIT_MASK EQU CYREG_PRT0_BIT_MASK
R_ref_positive__BYP EQU CYREG_PRT0_BYP
R_ref_positive__CTL EQU CYREG_PRT0_CTL
R_ref_positive__DM0 EQU CYREG_PRT0_DM0
R_ref_positive__DM1 EQU CYREG_PRT0_DM1
R_ref_positive__DM2 EQU CYREG_PRT0_DM2
R_ref_positive__DR EQU CYREG_PRT0_DR
R_ref_positive__INP_DIS EQU CYREG_PRT0_INP_DIS
R_ref_positive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
R_ref_positive__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
R_ref_positive__LCD_EN EQU CYREG_PRT0_LCD_EN
R_ref_positive__MASK EQU 0x10
R_ref_positive__PORT EQU 0
R_ref_positive__PRT EQU CYREG_PRT0_PRT
R_ref_positive__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
R_ref_positive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
R_ref_positive__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
R_ref_positive__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
R_ref_positive__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
R_ref_positive__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
R_ref_positive__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
R_ref_positive__PS EQU CYREG_PRT0_PS
R_ref_positive__SHIFT EQU 4
R_ref_positive__SLW EQU CYREG_PRT0_SLW

; UART_1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB05_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; IDAC8_1
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC3_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; ADC_DelSig_1
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
