From 64ef3da37214379c02471ef94292bf3902746762 Mon Sep 17 00:00:00 2001
From: Zhou weixin <zwx@rock-chips.com>
Date: Fri, 2 Feb 2018 17:14:55 +0800
Subject: [PATCH] arm64: dts: rockchip: add io-domain config for px30/rk3326

Change-Id: I8b0c76dfc388068782f613285f3b0c5e5314cd32
Signed-off-by: Weixin Zhou <zwx@rock-chips.com>
---
 .../boot/dts/rockchip/px30-evb-ddr3-v10.dts   | 17 +++++++++++++
 .../boot/dts/rockchip/px30-evb-ddr4-v10.dts   | 17 +++++++++++++
 .../boot/dts/rockchip/rk3326-863-lp3-v10.dts  | 23 ++++++++++++++---
 .../boot/dts/rockchip/rk3326-evb-lp3-v10.dts  | 25 ++++++++++++++++---
 4 files changed, 75 insertions(+), 7 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts b/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts
index 966884522314..86d831e73f97 100644
--- a/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts
+++ b/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts
@@ -547,6 +547,16 @@
 	};
 };
 
+&io_domains {
+	status = "okay";
+
+	vccio1-supply = <&vcc1v8_soc>;
+	vccio2-supply = <&vccio_sd>;
+	vccio3-supply = <&vcc_3v0>;
+	vccio4-supply = <&vcc3v0_pmu>;
+	vccio5-supply = <&vcc_3v0>;
+};
+
 &mipi_dphy {
 	status = "okay";
 };
@@ -570,6 +580,13 @@
 	};
 };
 
+&pmu_io_domains {
+	status = "okay";
+
+	pmuio1-supply = <&vcc3v0_pmu>;
+	pmuio2-supply = <&vcc3v0_pmu>;
+};
+
 &pwm1 {
 	status = "okay";
 };
diff --git a/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts b/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts
index fb7335473d7e..f156d5b0c86c 100644
--- a/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts
+++ b/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts
@@ -511,6 +511,16 @@
 	};
 };
 
+&io_domains {
+	status = "okay";
+
+	vccio1-supply = <&vcc1v8_soc>;
+	vccio2-supply = <&vccio_sd>;
+	vccio3-supply = <&vcc_3v0>;
+	vccio4-supply = <&vcc3v0_pmu>;
+	vccio5-supply = <&vcc_3v0>;
+};
+
 &dsi_in_vopl {
 	status = "disabled";
 };
@@ -586,6 +596,13 @@
 	};
 };
 
+&pmu_io_domains {
+	status = "okay";
+
+	pmuio1-supply = <&vcc3v0_pmu>;
+	pmuio2-supply = <&vcc3v0_pmu>;
+};
+
 &pwm1 {
 	status = "okay";
 };
diff --git a/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts b/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts
index a43a53d7352c..879ae083ce96 100644
--- a/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts
@@ -462,15 +462,21 @@
 	};
 };
 
-&mipi_dphy {
+&io_domains {
 	status = "okay";
+
+	vccio1-supply = <&vcc_3v0>;
+	vccio2-supply = <&vccio_sd>;
+	vccio3-supply = <&vcc2v8_dvp>;
+	vccio4-supply = <&vcc_3v0>;
+	vccio5-supply = <&vcc_3v0>;
 };
 
-&nandc0 {
+&mipi_dphy {
 	status = "okay";
 };
 
-&pwm1 {
+&nandc0 {
 	status = "okay";
 };
 
@@ -489,6 +495,17 @@
 	};
 };
 
+&pmu_io_domains {
+	status = "okay";
+
+	pmuio1-supply = <&vcc3v0_pmu>;
+	pmuio2-supply = <&vcc3v0_pmu>;
+};
+
+&pwm1 {
+	status = "okay";
+};
+
 &rk_rga {
 	status = "okay";
 };
diff --git a/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts b/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts
index 779f2f59000e..583dfe71ffba 100644
--- a/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts
@@ -570,6 +570,16 @@
 	};
 };
 
+&io_domains {
+	status = "okay";
+
+	vccio1-supply = <&vcc1v8_soc>;
+	vccio2-supply = <&vccio_sd>;
+	vccio3-supply = <&vcc1v8_dvp>;
+	vccio4-supply = <&vcc_3v0>;
+	vccio5-supply = <&vcc_3v0>;
+};
+
 &lvds {
 	//pinctrl-names = "lcdc";
 	//pinctrl-0 = <&lcdc_rgb_dclk_pin &lcdc_rgb_m0_den_pin &lcdc_rgb_m0_hsync_pin &lcdc_rgb_m0_vsync_pin &lcdc_rgb666_m0_data_pins>;
@@ -599,10 +609,6 @@
 	status = "okay";
 };
 
-&pwm1 {
-	status = "okay";
-};
-
 &pinctrl {
 	pmic {
 		pmic_int: pmic_int {
@@ -618,6 +624,17 @@
 	};
 };
 
+&pmu_io_domains {
+	status = "okay";
+
+	pmuio1-supply = <&vcc3v0_pmu>;
+	pmuio2-supply = <&vcc3v0_pmu>;
+};
+
+&pwm1 {
+	status = "okay";
+};
+
 &saradc {
 	status = "okay";
 };
-- 
2.35.3

