set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/new_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[23]}]
set_property MARK_DEBUG true [get_nets design_1_i/spi_interface_ctrl_0/bLDAC]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/bCS[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/bCS[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[26]}]
set_property MARK_DEBUG true [get_nets design_1_i/spi_interface_ctrl_0/SCK]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/spi_data[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/spi_interface_ctrl_0/new_reg[1]}]
set_property MARK_DEBUG true [get_nets design_1_i/spi_interface_ctrl_0/SDI]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[2]}]
set_property MARK_DEBUG true [get_nets design_1_i/TransactRegiMap_0/wen]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[3]}]
set_property MARK_DEBUG true [get_nets design_1_i/TransactRegiMap_0/ack]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[1]}]
set_property MARK_DEBUG true [get_nets design_1_i/TransactRegiMap_0/load_DAC1]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[31]}]
set_property MARK_DEBUG true [get_nets design_1_i/TransactRegiMap_0/load_DAC2]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[0]}]
set_property MARK_DEBUG true [get_nets design_1_i/TransactRegiMap_0/req]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/SHDN[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg1[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/DAC_reg2[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/wdata[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/addr[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/rdata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/PacketLength[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0/QpixMask[1]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/qpix_reg_rtl_0/clock_out_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/TransactRegiMap_0/SHDN[0]} {design_1_i/TransactRegiMap_0/SHDN[1]} {design_1_i/TransactRegiMap_0/SHDN[2]} {design_1_i/TransactRegiMap_0/SHDN[3]} {design_1_i/TransactRegiMap_0/SHDN[4]} {design_1_i/TransactRegiMap_0/SHDN[5]} {design_1_i/TransactRegiMap_0/SHDN[6]} {design_1_i/TransactRegiMap_0/SHDN[7]} {design_1_i/TransactRegiMap_0/SHDN[8]} {design_1_i/TransactRegiMap_0/SHDN[9]} {design_1_i/TransactRegiMap_0/SHDN[10]} {design_1_i/TransactRegiMap_0/SHDN[11]} {design_1_i/TransactRegiMap_0/SHDN[12]} {design_1_i/TransactRegiMap_0/SHDN[13]} {design_1_i/TransactRegiMap_0/SHDN[14]} {design_1_i/TransactRegiMap_0/SHDN[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/TransactRegiMap_0/DAC_reg2[0]} {design_1_i/TransactRegiMap_0/DAC_reg2[1]} {design_1_i/TransactRegiMap_0/DAC_reg2[2]} {design_1_i/TransactRegiMap_0/DAC_reg2[3]} {design_1_i/TransactRegiMap_0/DAC_reg2[4]} {design_1_i/TransactRegiMap_0/DAC_reg2[5]} {design_1_i/TransactRegiMap_0/DAC_reg2[6]} {design_1_i/TransactRegiMap_0/DAC_reg2[7]} {design_1_i/TransactRegiMap_0/DAC_reg2[8]} {design_1_i/TransactRegiMap_0/DAC_reg2[9]} {design_1_i/TransactRegiMap_0/DAC_reg2[10]} {design_1_i/TransactRegiMap_0/DAC_reg2[11]} {design_1_i/TransactRegiMap_0/DAC_reg2[12]} {design_1_i/TransactRegiMap_0/DAC_reg2[13]} {design_1_i/TransactRegiMap_0/DAC_reg2[14]} {design_1_i/TransactRegiMap_0/DAC_reg2[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/TransactRegiMap_0/PacketLength[0]} {design_1_i/TransactRegiMap_0/PacketLength[1]} {design_1_i/TransactRegiMap_0/PacketLength[2]} {design_1_i/TransactRegiMap_0/PacketLength[3]} {design_1_i/TransactRegiMap_0/PacketLength[4]} {design_1_i/TransactRegiMap_0/PacketLength[5]} {design_1_i/TransactRegiMap_0/PacketLength[6]} {design_1_i/TransactRegiMap_0/PacketLength[7]} {design_1_i/TransactRegiMap_0/PacketLength[8]} {design_1_i/TransactRegiMap_0/PacketLength[9]} {design_1_i/TransactRegiMap_0/PacketLength[10]} {design_1_i/TransactRegiMap_0/PacketLength[11]} {design_1_i/TransactRegiMap_0/PacketLength[12]} {design_1_i/TransactRegiMap_0/PacketLength[13]} {design_1_i/TransactRegiMap_0/PacketLength[14]} {design_1_i/TransactRegiMap_0/PacketLength[15]} {design_1_i/TransactRegiMap_0/PacketLength[16]} {design_1_i/TransactRegiMap_0/PacketLength[17]} {design_1_i/TransactRegiMap_0/PacketLength[18]} {design_1_i/TransactRegiMap_0/PacketLength[19]} {design_1_i/TransactRegiMap_0/PacketLength[20]} {design_1_i/TransactRegiMap_0/PacketLength[21]} {design_1_i/TransactRegiMap_0/PacketLength[22]} {design_1_i/TransactRegiMap_0/PacketLength[23]} {design_1_i/TransactRegiMap_0/PacketLength[24]} {design_1_i/TransactRegiMap_0/PacketLength[25]} {design_1_i/TransactRegiMap_0/PacketLength[26]} {design_1_i/TransactRegiMap_0/PacketLength[27]} {design_1_i/TransactRegiMap_0/PacketLength[28]} {design_1_i/TransactRegiMap_0/PacketLength[29]} {design_1_i/TransactRegiMap_0/PacketLength[30]} {design_1_i/TransactRegiMap_0/PacketLength[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/TransactRegiMap_0/wdata[0]} {design_1_i/TransactRegiMap_0/wdata[1]} {design_1_i/TransactRegiMap_0/wdata[2]} {design_1_i/TransactRegiMap_0/wdata[3]} {design_1_i/TransactRegiMap_0/wdata[4]} {design_1_i/TransactRegiMap_0/wdata[5]} {design_1_i/TransactRegiMap_0/wdata[6]} {design_1_i/TransactRegiMap_0/wdata[7]} {design_1_i/TransactRegiMap_0/wdata[8]} {design_1_i/TransactRegiMap_0/wdata[9]} {design_1_i/TransactRegiMap_0/wdata[10]} {design_1_i/TransactRegiMap_0/wdata[11]} {design_1_i/TransactRegiMap_0/wdata[12]} {design_1_i/TransactRegiMap_0/wdata[13]} {design_1_i/TransactRegiMap_0/wdata[14]} {design_1_i/TransactRegiMap_0/wdata[15]} {design_1_i/TransactRegiMap_0/wdata[16]} {design_1_i/TransactRegiMap_0/wdata[17]} {design_1_i/TransactRegiMap_0/wdata[18]} {design_1_i/TransactRegiMap_0/wdata[19]} {design_1_i/TransactRegiMap_0/wdata[20]} {design_1_i/TransactRegiMap_0/wdata[21]} {design_1_i/TransactRegiMap_0/wdata[22]} {design_1_i/TransactRegiMap_0/wdata[23]} {design_1_i/TransactRegiMap_0/wdata[24]} {design_1_i/TransactRegiMap_0/wdata[25]} {design_1_i/TransactRegiMap_0/wdata[26]} {design_1_i/TransactRegiMap_0/wdata[27]} {design_1_i/TransactRegiMap_0/wdata[28]} {design_1_i/TransactRegiMap_0/wdata[29]} {design_1_i/TransactRegiMap_0/wdata[30]} {design_1_i/TransactRegiMap_0/wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/TransactRegiMap_0/rdata[0]} {design_1_i/TransactRegiMap_0/rdata[1]} {design_1_i/TransactRegiMap_0/rdata[2]} {design_1_i/TransactRegiMap_0/rdata[3]} {design_1_i/TransactRegiMap_0/rdata[4]} {design_1_i/TransactRegiMap_0/rdata[5]} {design_1_i/TransactRegiMap_0/rdata[6]} {design_1_i/TransactRegiMap_0/rdata[7]} {design_1_i/TransactRegiMap_0/rdata[8]} {design_1_i/TransactRegiMap_0/rdata[9]} {design_1_i/TransactRegiMap_0/rdata[10]} {design_1_i/TransactRegiMap_0/rdata[11]} {design_1_i/TransactRegiMap_0/rdata[12]} {design_1_i/TransactRegiMap_0/rdata[13]} {design_1_i/TransactRegiMap_0/rdata[14]} {design_1_i/TransactRegiMap_0/rdata[15]} {design_1_i/TransactRegiMap_0/rdata[16]} {design_1_i/TransactRegiMap_0/rdata[17]} {design_1_i/TransactRegiMap_0/rdata[18]} {design_1_i/TransactRegiMap_0/rdata[19]} {design_1_i/TransactRegiMap_0/rdata[20]} {design_1_i/TransactRegiMap_0/rdata[21]} {design_1_i/TransactRegiMap_0/rdata[22]} {design_1_i/TransactRegiMap_0/rdata[23]} {design_1_i/TransactRegiMap_0/rdata[24]} {design_1_i/TransactRegiMap_0/rdata[25]} {design_1_i/TransactRegiMap_0/rdata[26]} {design_1_i/TransactRegiMap_0/rdata[27]} {design_1_i/TransactRegiMap_0/rdata[28]} {design_1_i/TransactRegiMap_0/rdata[29]} {design_1_i/TransactRegiMap_0/rdata[30]} {design_1_i/TransactRegiMap_0/rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/TransactRegiMap_0/QpixMask[0]} {design_1_i/TransactRegiMap_0/QpixMask[1]} {design_1_i/TransactRegiMap_0/QpixMask[2]} {design_1_i/TransactRegiMap_0/QpixMask[3]} {design_1_i/TransactRegiMap_0/QpixMask[4]} {design_1_i/TransactRegiMap_0/QpixMask[5]} {design_1_i/TransactRegiMap_0/QpixMask[6]} {design_1_i/TransactRegiMap_0/QpixMask[7]} {design_1_i/TransactRegiMap_0/QpixMask[8]} {design_1_i/TransactRegiMap_0/QpixMask[9]} {design_1_i/TransactRegiMap_0/QpixMask[10]} {design_1_i/TransactRegiMap_0/QpixMask[11]} {design_1_i/TransactRegiMap_0/QpixMask[12]} {design_1_i/TransactRegiMap_0/QpixMask[13]} {design_1_i/TransactRegiMap_0/QpixMask[14]} {design_1_i/TransactRegiMap_0/QpixMask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/TransactRegiMap_0/DAC_reg1[0]} {design_1_i/TransactRegiMap_0/DAC_reg1[1]} {design_1_i/TransactRegiMap_0/DAC_reg1[2]} {design_1_i/TransactRegiMap_0/DAC_reg1[3]} {design_1_i/TransactRegiMap_0/DAC_reg1[4]} {design_1_i/TransactRegiMap_0/DAC_reg1[5]} {design_1_i/TransactRegiMap_0/DAC_reg1[6]} {design_1_i/TransactRegiMap_0/DAC_reg1[7]} {design_1_i/TransactRegiMap_0/DAC_reg1[8]} {design_1_i/TransactRegiMap_0/DAC_reg1[9]} {design_1_i/TransactRegiMap_0/DAC_reg1[10]} {design_1_i/TransactRegiMap_0/DAC_reg1[11]} {design_1_i/TransactRegiMap_0/DAC_reg1[12]} {design_1_i/TransactRegiMap_0/DAC_reg1[13]} {design_1_i/TransactRegiMap_0/DAC_reg1[14]} {design_1_i/TransactRegiMap_0/DAC_reg1[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/TransactRegiMap_0/addr[0]} {design_1_i/TransactRegiMap_0/addr[1]} {design_1_i/TransactRegiMap_0/addr[2]} {design_1_i/TransactRegiMap_0/addr[3]} {design_1_i/TransactRegiMap_0/addr[4]} {design_1_i/TransactRegiMap_0/addr[5]} {design_1_i/TransactRegiMap_0/addr[6]} {design_1_i/TransactRegiMap_0/addr[7]} {design_1_i/TransactRegiMap_0/addr[8]} {design_1_i/TransactRegiMap_0/addr[9]} {design_1_i/TransactRegiMap_0/addr[10]} {design_1_i/TransactRegiMap_0/addr[11]} {design_1_i/TransactRegiMap_0/addr[12]} {design_1_i/TransactRegiMap_0/addr[13]} {design_1_i/TransactRegiMap_0/addr[14]} {design_1_i/TransactRegiMap_0/addr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/spi_interface_ctrl_0/bCS[0]} {design_1_i/spi_interface_ctrl_0/bCS[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/spi_interface_ctrl_0/new_reg[0]} {design_1_i/spi_interface_ctrl_0/new_reg[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/spi_interface_ctrl_0/spi_data[0]} {design_1_i/spi_interface_ctrl_0/spi_data[1]} {design_1_i/spi_interface_ctrl_0/spi_data[2]} {design_1_i/spi_interface_ctrl_0/spi_data[3]} {design_1_i/spi_interface_ctrl_0/spi_data[4]} {design_1_i/spi_interface_ctrl_0/spi_data[5]} {design_1_i/spi_interface_ctrl_0/spi_data[6]} {design_1_i/spi_interface_ctrl_0/spi_data[7]} {design_1_i/spi_interface_ctrl_0/spi_data[8]} {design_1_i/spi_interface_ctrl_0/spi_data[9]} {design_1_i/spi_interface_ctrl_0/spi_data[10]} {design_1_i/spi_interface_ctrl_0/spi_data[11]} {design_1_i/spi_interface_ctrl_0/spi_data[12]} {design_1_i/spi_interface_ctrl_0/spi_data[13]} {design_1_i/spi_interface_ctrl_0/spi_data[14]} {design_1_i/spi_interface_ctrl_0/spi_data[15]} {design_1_i/spi_interface_ctrl_0/spi_data[16]} {design_1_i/spi_interface_ctrl_0/spi_data[17]} {design_1_i/spi_interface_ctrl_0/spi_data[18]} {design_1_i/spi_interface_ctrl_0/spi_data[19]} {design_1_i/spi_interface_ctrl_0/spi_data[20]} {design_1_i/spi_interface_ctrl_0/spi_data[21]} {design_1_i/spi_interface_ctrl_0/spi_data[22]} {design_1_i/spi_interface_ctrl_0/spi_data[23]} {design_1_i/spi_interface_ctrl_0/spi_data[24]} {design_1_i/spi_interface_ctrl_0/spi_data[25]} {design_1_i/spi_interface_ctrl_0/spi_data[26]} {design_1_i/spi_interface_ctrl_0/spi_data[27]} {design_1_i/spi_interface_ctrl_0/spi_data[28]} {design_1_i/spi_interface_ctrl_0/spi_data[29]} {design_1_i/spi_interface_ctrl_0/spi_data[30]} {design_1_i/spi_interface_ctrl_0/spi_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/TransactRegiMap_0/ack]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/spi_interface_ctrl_0/bLDAC]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/TransactRegiMap_0/load_DAC1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/TransactRegiMap_0/load_DAC2]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/TransactRegiMap_0/req]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/spi_interface_ctrl_0/SCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/spi_interface_ctrl_0/SDI]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/TransactRegiMap_0/wen]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clock_out_BUFG]
