// Seed: 21251907
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    output id_5,
    output id_6
);
  type_9(
      1, 1'b0, ""
  ); type_10(
      id_4 - 1, id_0, 1
  );
  logic id_7;
  assign id_3 = 1;
endmodule
