$date
  Wed Oct 25 12:49:23 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 2 ! sel[1:0] $end
$var reg 4 " a[3:0] $end
$var reg 1 # x $end
$scope module uut $end
$var reg 2 $ sel[1:0] $end
$var reg 4 % a[3:0] $end
$var reg 1 & x $end
$var reg 1 ' mux_out1 $end
$var reg 1 ( muxout2 $end
$scope module inst_mux0 $end
$var reg 1 ) sel $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , x $end
$upscope $end
$scope module inst_mux1 $end
$var reg 1 - sel $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 x $end
$upscope $end
$scope module inst_mux3 $end
$var reg 1 1 sel $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0001 "
0#
b00 $
b0001 %
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
#10000000
b0000 "
b0000 %
0*
#20000000
b10 !
b10 $
1)
1-
#40000000
b11 !
b11 $
11
#60000000
b0001 "
1#
b0001 %
1&
1'
1*
1,
12
14
#80000000
