<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="projeto.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SSD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SSD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SSD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SSD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SSD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SSD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SSD.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SSD.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SSD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SSD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSD.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SSD.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SSD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SSD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SSD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SSD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SSD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SSD.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SSD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SSD_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SSD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SSD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SSD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SSD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SSD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SSD_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SSD_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SSD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SSD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SSD_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SSD_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SSD_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SSD_usage.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSD_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SSD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="projeto.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="projeto.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="projeto.lso"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="projeto.ngc"/>
    <file xil_pn:fileType="FILE_NGR" xil_pn:name="projeto.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projeto.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="projeto.stx"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="projeto.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="projeto.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="projeto_final.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="projeto_final.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="projeto_final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="projeto_final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="projeto_final.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="projeto_final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="projeto_final.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="projeto_final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="projeto_final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="projeto_final.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="projeto_final.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="projeto_final.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="projeto_final.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projeto_final.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="projeto_final.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="projeto_final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="projeto_final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="projeto_final.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="projeto_final.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="projeto_final.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="projeto_final.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="projeto_final.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="projeto_final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="projeto_final_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="projeto_final_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="projeto_final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="projeto_final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="projeto_final_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="projeto_final_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projeto_final_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projeto_final_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="projeto_final_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="projeto_final_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projeto_final_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="projeto_final_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="projeto_final_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="projeto_final_usage.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projeto_final_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projeto_final_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projeto_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="projeto_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projeto_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1675258582" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1675258582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675450229" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7575372128060562929" xil_pn:start_ts="1675450229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675453274" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="631282664868658118" xil_pn:start_ts="1675453274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675450229" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1675450229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675450229" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7477847656233726447" xil_pn:start_ts="1675450229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675453274" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1675453274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675453274" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3950093452762406448" xil_pn:start_ts="1675453274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676051672" xil_pn:in_ck="-1843119791599883964" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6406018526253127043" xil_pn:start_ts="1676051664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="projeto_final.lso"/>
      <outfile xil_pn:name="projeto_final.ngc"/>
      <outfile xil_pn:name="projeto_final.ngr"/>
      <outfile xil_pn:name="projeto_final.prj"/>
      <outfile xil_pn:name="projeto_final.stx"/>
      <outfile xil_pn:name="projeto_final.syr"/>
      <outfile xil_pn:name="projeto_final.xst"/>
      <outfile xil_pn:name="projeto_final_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1676051465" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9150247003478965436" xil_pn:start_ts="1676051465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676051676" xil_pn:in_ck="2950186508501341224" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2814370029224995987" xil_pn:start_ts="1676051672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="projeto_final.bld"/>
      <outfile xil_pn:name="projeto_final.ngd"/>
      <outfile xil_pn:name="projeto_final_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676051680" xil_pn:in_ck="4438665171556239178" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1676051676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="projeto_final.pcf"/>
      <outfile xil_pn:name="projeto_final_map.map"/>
      <outfile xil_pn:name="projeto_final_map.mrp"/>
      <outfile xil_pn:name="projeto_final_map.ncd"/>
      <outfile xil_pn:name="projeto_final_map.ngm"/>
      <outfile xil_pn:name="projeto_final_map.xrpt"/>
      <outfile xil_pn:name="projeto_final_summary.xml"/>
      <outfile xil_pn:name="projeto_final_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676051697" xil_pn:in_ck="1335847651727768988" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1676051680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="projeto_final.ncd"/>
      <outfile xil_pn:name="projeto_final.pad"/>
      <outfile xil_pn:name="projeto_final.par"/>
      <outfile xil_pn:name="projeto_final.ptwx"/>
      <outfile xil_pn:name="projeto_final.unroutes"/>
      <outfile xil_pn:name="projeto_final.xpi"/>
      <outfile xil_pn:name="projeto_final_pad.csv"/>
      <outfile xil_pn:name="projeto_final_pad.txt"/>
      <outfile xil_pn:name="projeto_final_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676051705" xil_pn:in_ck="-2919615902168341764" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1676051700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="projeto_final.bgn"/>
      <outfile xil_pn:name="projeto_final.bit"/>
      <outfile xil_pn:name="projeto_final.drc"/>
      <outfile xil_pn:name="projeto_final.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676051697" xil_pn:in_ck="-7573077614594774590" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1676051694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="projeto_final.twr"/>
      <outfile xil_pn:name="projeto_final.twx"/>
    </transform>
  </transforms>

</generated_project>
