m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/simulation/modelsim
T_opt
Z1 !s110 1738977297
V5Z=k`A5JH^5Wj40AC0C]M3
04 34 4 work Stimulation_Frequency_Division_Odd fast 0
=1-40c2ba52dc6b-67a6b011-2d0-4aa0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vFrequency_Division_Odd
R1
!i10b 1
!s100 7RH`e49X3^8[kYRmcRL0b2
II[3=ki5le?5O3N=@o3>TC1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738977169
8D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/RTL/Frequency_Division_Odd.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/RTL/Frequency_Division_Odd.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1738977297.295000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/RTL/Frequency_Division_Odd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/RTL/Frequency_Division_Odd.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@frequency_@division_@odd
vStimulation_Frequency_Division_Odd
R1
!i10b 1
!s100 IC^dk79>a21Weg`e>KIjn2
I?EVPGkfH_?8;VdLJG16PS1
R2
R0
w1738977284
8D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/../Stimulation/Stimulation_Frequency_Division_Odd.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/../Stimulation/Stimulation_Frequency_Division_Odd.v
L0 3
R3
r1
!s85 0
31
!s108 1738977297.395000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/../Stimulation/Stimulation_Frequency_Division_Odd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/../Stimulation/Stimulation_Frequency_Division_Odd.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250207-Frequency-Division-Odd/Quartus Project/../Stimulation} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulation_@frequency_@division_@odd
