Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Fri Mar 29 22:47:48 2024
| Host         : BA3135WS39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: design_1_i/i2s_0/inst/bclk_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: design_1_i/spi_controller_0/inst/serial_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 13667 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.794   -35714.977                  20775                82118        0.030        0.000                      0                82118        3.000        0.000                       0                 13370  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
clk_100MHz                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -3.794   -35714.977                  20775                81832        0.105        0.000                      0                81832        3.750        0.000                       0                 13093  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.179        0.000                      0                  222        0.119        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.781        0.000                      0                   47        0.869        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0_1                                -3.793   -35697.242                  20769                81832        0.105        0.000                      0                81832        3.750        0.000                       0                 13093  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0         -3.794   -35714.977                  20775                81832        0.030        0.000                      0                81832  
clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0_1       -3.794   -35714.977                  20775                81832        0.030        0.000                      0                81832  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0          3.429        0.000                      0                   17        2.000        0.000                      0                   17  
**async_default**                clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0          3.429        0.000                      0                   17        1.926        0.000                      0                   17  
**async_default**                clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0_1        3.429        0.000                      0                   17        1.926        0.000                      0                   17  
**async_default**                clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0_1        3.430        0.000                      0                   17        2.000        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        20775  Failing Endpoints,  Worst Slack       -3.794ns,  Total Violation   -35714.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.794ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.876ns  (logic 7.555ns (58.676%)  route 5.321ns (41.324%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.040    11.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 -3.794    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 7.555ns (59.102%)  route 5.228ns (40.898%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.947    11.903    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.406%)  route 5.162ns (40.594%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.723    

Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.409%)  route 5.162ns (40.591%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -3.698ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.879ns  (logic 7.645ns (59.360%)  route 5.234ns (40.640%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.722 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[2]
                         net (fo=4, routed)           2.076    11.798    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[14]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.728    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628     8.100    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                 -3.698    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 7.705ns (59.872%)  route 5.164ns (40.128%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.782 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.006    11.788    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[15]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.728    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.096    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 7.569ns (57.579%)  route 5.576ns (42.421%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.919    -0.900    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/s00_axi_aclk
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.108 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.110    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     4.628 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0/P[3]
                         net (fo=1, routed)           1.712     6.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0_n_102
    SLICE_X91Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     6.463    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.995 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.217 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__1/O[0]
                         net (fo=3, routed)           1.900     9.117    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/mult_ri0__0_8[0]
    SLICE_X126Y48        LUT2 (Prop_lut2_I1_O)        0.299     9.416 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/B_rea_o_i0_carry__1_i_4__4/O
                         net (fo=1, routed)           0.000     9.416    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ri0__0_8[0]
    SLICE_X126Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1_n_0
    SLICE_X126Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__2/O[1]
                         net (fo=4, routed)           1.963    12.245    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/O28[13]
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       2.059     8.766    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/s00_axi_aclk
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/CLK
                         clock pessimism              0.490     9.256    
                         clock uncertainty           -0.074     9.182    
    DSP48_X7Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629     8.553    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 7.555ns (59.221%)  route 5.202ns (40.779%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.921    11.877    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.737    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.544     8.193    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.737    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544     8.193    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.659    -0.640    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X124Y90        FDRE                                         r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.143    -0.333    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.933    -0.881    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.256    -0.625    
    SLICE_X124Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.442    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.636%)  route 0.291ns (67.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.291    -0.301    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/ADDRD0
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.834    -0.980    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/WCLK
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.721    
    SLICE_X76Y119        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.411    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y13     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y13     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y21     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y21     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X8Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X8Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y140    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10176_10239_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y140    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10176_10239_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.179ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.128ns  (logic 0.735ns (23.496%)  route 2.393ns (76.504%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.415    24.142    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X139Y55        LUT5 (Prop_lut5_I4_O)        0.152    24.294 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    24.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X139Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X139Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X139Y55        FDCE (Setup_fdce_C_D)       -0.283    37.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.855    
                         arrival time                         -24.676    
  -------------------------------------------------------------------
                         slack                                 13.179    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.763ns  (logic 0.702ns (25.409%)  route 2.061ns (74.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.990    23.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X139Y55        LUT4 (Prop_lut4_I3_O)        0.119    23.836 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.475    24.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X139Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X139Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X139Y55        FDCE (Setup_fdce_C_D)       -0.275    37.863    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.863    
                         arrival time                         -24.311    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.757ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.766ns (28.942%)  route 1.881ns (71.058%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 21.013 - 16.667 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920     2.920    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.016 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865     4.882    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X128Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y50        FDCE (Prop_fdce_C_Q)         0.518     5.400 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.214     6.613    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[4]
    SLICE_X129Y51        LUT6 (Prop_lut6_I1_O)        0.124     6.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.154     6.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X129Y51        LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.513     7.528    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    19.186    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.277 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    21.013    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.510    21.523    
                         clock uncertainty           -0.035    21.488    
    SLICE_X130Y52        FDRE (Setup_fdre_C_CE)      -0.202    21.286    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 13.757    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.710ns  (logic 0.707ns (26.092%)  route 2.003ns (73.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.407    24.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X137Y55        LUT2 (Prop_lut2_I0_O)        0.124    24.258 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.258    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X137Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X137Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X137Y55        FDCE (Setup_fdce_C_D)        0.029    38.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                         -24.258    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             14.147ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.474ns  (logic 0.707ns (28.577%)  route 1.767ns (71.423%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.171    23.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X138Y54        LUT6 (Prop_lut6_I5_O)        0.124    24.022 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.022    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X138Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X138Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X138Y54        FDCE (Setup_fdce_C_D)        0.031    38.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                         -24.022    
  -------------------------------------------------------------------
                         slack                                 14.147    

Slack (MET) :             14.361ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.260ns  (logic 0.707ns (31.288%)  route 1.553ns (68.712%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 37.678 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.957    23.684    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X134Y54        LUT3 (Prop_lut3_I2_O)        0.124    23.808 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X134Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.735    37.678    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X134Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.494    38.173    
                         clock uncertainty           -0.035    38.137    
    SLICE_X134Y54        FDCE (Setup_fdce_C_D)        0.032    38.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                         -23.808    
  -------------------------------------------------------------------
                         slack                                 14.361    

Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.285ns  (logic 0.732ns (32.040%)  route 1.553ns (67.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 37.678 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.957    23.684    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X134Y54        LUT4 (Prop_lut4_I3_O)        0.149    23.833 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.833    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X134Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.735    37.678    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X134Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.494    38.173    
                         clock uncertainty           -0.035    38.137    
    SLICE_X134Y54        FDCE (Setup_fdce_C_D)        0.075    38.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.212    
                         arrival time                         -23.833    
  -------------------------------------------------------------------
                         slack                                 14.379    

Slack (MET) :             14.455ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.167ns  (logic 0.707ns (32.632%)  route 1.460ns (67.368%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.864    23.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X138Y54        LUT3 (Prop_lut3_I2_O)        0.124    23.715 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.715    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X138Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X138Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X138Y54        FDCE (Setup_fdce_C_D)        0.031    38.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                         -23.715    
  -------------------------------------------------------------------
                         slack                                 14.455    

Slack (MET) :             14.504ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.162ns  (logic 0.702ns (32.476%)  route 1.460ns (67.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.596    22.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X133Y52        LUT6 (Prop_lut6_I0_O)        0.124    22.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.864    23.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X138Y54        LUT3 (Prop_lut3_I2_O)        0.119    23.710 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.710    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X138Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X138Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X138Y54        FDCE (Setup_fdce_C_D)        0.075    38.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                 14.504    

Slack (MET) :             15.037ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.584ns  (logic 0.707ns (44.643%)  route 0.877ns (55.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.679 - 33.333 ) 
    Source Clock Delay      (SCD):    4.882ns = ( 21.548 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.920    19.587    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.683 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.865    21.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X130Y52        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y52        FDRE (Prop_fdre_C_Q)         0.459    22.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.454    22.461    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X133Y51        LUT6 (Prop_lut6_I4_O)        0.124    22.585 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.423    23.008    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X134Y51        LUT6 (Prop_lut6_I1_O)        0.124    23.132 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.132    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X134Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.519    35.852    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.943 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    37.679    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X134Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.494    38.174    
                         clock uncertainty           -0.035    38.138    
    SLICE_X134Y51        FDCE (Setup_fdce_C_D)        0.031    38.169    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                         -23.132    
  -------------------------------------------------------------------
                         slack                                 15.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.661     1.978    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X126Y52        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y52        FDPE (Prop_fdpe_C_Q)         0.141     2.119 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.103     2.222    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X124Y52        SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.936     2.434    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X124Y52        SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.439     1.994    
    SLICE_X124Y52        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.103    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.661     1.978    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X125Y52        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y52        FDCE (Prop_fdce_C_Q)         0.141     2.119 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     2.175    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X125Y52        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.936     2.434    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X125Y52        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.455     1.978    
    SLICE_X125Y52        FDPE (Hold_fdpe_C_D)         0.075     2.053    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.661     1.978    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X127Y52        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y52        FDCE (Prop_fdce_C_Q)         0.141     2.119 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.058     2.178    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X126Y52        LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     2.223    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X126Y52        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.936     2.434    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X126Y52        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.442     1.991    
    SLICE_X126Y52        FDCE (Hold_fdce_C_D)         0.091     2.082    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.660     1.977    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X125Y53        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y53        FDCE (Prop_fdce_C_Q)         0.141     2.118 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.100     2.219    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X127Y52        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.936     2.434    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X127Y52        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.439     1.994    
    SLICE_X127Y52        FDCE (Hold_fdce_C_D)         0.072     2.066    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.662     1.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X138Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDCE (Prop_fdce_C_Q)         0.141     2.120 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.073     2.194    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][8]
    SLICE_X139Y51        LUT6 (Prop_lut6_I5_O)        0.045     2.239 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     2.239    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X139Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.937     2.435    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X139Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.442     1.992    
    SLICE_X139Y51        FDCE (Hold_fdce_C_D)         0.092     2.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.944%)  route 0.130ns (48.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.975    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X115Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y55        FDCE (Prop_fdce_C_Q)         0.141     2.116 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.130     2.247    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X119Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.934     2.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X119Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.418     2.013    
    SLICE_X119Y55        FDCE (Hold_fdce_C_D)         0.075     2.088    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.659     1.976    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X119Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y55        FDCE (Prop_fdce_C_Q)         0.141     2.117 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.130     2.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X114Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.933     2.431    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X114Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.418     2.012    
    SLICE_X114Y55        FDCE (Hold_fdce_C_D)         0.076     2.088    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.975    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X115Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y55        FDCE (Prop_fdce_C_Q)         0.141     2.116 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.113     2.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X113Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.933     2.431    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                         clock pessimism             -0.439     1.991    
    SLICE_X113Y55        FDCE (Hold_fdce_C_D)         0.078     2.069    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.684     2.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X141Y56        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDCE (Prop_fdce_C_Q)         0.141     2.142 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     2.252    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X141Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X141Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.440     2.017    
    SLICE_X141Y55        FDCE (Hold_fdce_C_D)         0.070     2.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.291     1.291    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.659     1.976    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X121Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y55        FDCE (Prop_fdce_C_Q)         0.141     2.117 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.129     2.247    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X119Y56        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.469     1.469    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.498 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.934     2.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X119Y56        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.418     2.013    
    SLICE_X119Y56        FDCE (Hold_fdce_C_D)         0.066     2.079    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X130Y52  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X134Y52  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X138Y52  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X135Y53  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X135Y53  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X135Y53  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X137Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X137Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X137Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X124Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X124Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X124Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X136Y55  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X136Y55  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X136Y53  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X136Y68  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X132Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X124Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X124Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X124Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X136Y55  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X136Y53  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.795ns  (logic 0.940ns (19.602%)  route 3.855ns (80.398%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 37.731 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.697    27.296    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X121Y53        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.398    37.731    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X121Y53        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.680    38.411    
                         clock uncertainty           -0.035    38.375    
    SLICE_X121Y53        FDCE (Setup_fdce_C_CE)      -0.298    38.077    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -27.296    
  -------------------------------------------------------------------
                         slack                                 10.781    

Slack (MET) :             11.055ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.337ns  (logic 0.940ns (21.673%)  route 3.397ns (78.327%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 37.566 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.239    26.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X120Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.233    37.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X120Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.657    38.223    
                         clock uncertainty           -0.035    38.188    
    SLICE_X120Y55        FDCE (Setup_fdce_C_CE)      -0.295    37.893    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.893    
                         arrival time                         -26.838    
  -------------------------------------------------------------------
                         slack                                 11.055    

Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.496ns  (logic 0.940ns (20.906%)  route 3.556ns (79.094%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 37.980 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.398    26.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.647    37.980    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.709    38.689    
                         clock uncertainty           -0.035    38.654    
    SLICE_X124Y55        FDCE (Setup_fdce_C_CE)      -0.295    38.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.496ns  (logic 0.940ns (20.906%)  route 3.556ns (79.094%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 37.980 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.398    26.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.647    37.980    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.709    38.689    
                         clock uncertainty           -0.035    38.654    
    SLICE_X124Y55        FDCE (Setup_fdce_C_CE)      -0.295    38.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.496ns  (logic 0.940ns (20.906%)  route 3.556ns (79.094%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 37.980 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.398    26.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.647    37.980    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.709    38.689    
                         clock uncertainty           -0.035    38.654    
    SLICE_X124Y55        FDCE (Setup_fdce_C_CE)      -0.295    38.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.496ns  (logic 0.940ns (20.906%)  route 3.556ns (79.094%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 37.980 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.398    26.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.647    37.980    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X124Y55        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.709    38.689    
                         clock uncertainty           -0.035    38.654    
    SLICE_X124Y55        FDCE (Setup_fdce_C_CE)      -0.295    38.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.243ns  (logic 0.940ns (22.155%)  route 3.303ns (77.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 38.136 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.145    26.744    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X122Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.803    38.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X122Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.680    38.816    
                         clock uncertainty           -0.035    38.781    
    SLICE_X122Y54        FDCE (Setup_fdce_C_CE)      -0.298    38.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                         -26.744    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.054ns  (logic 0.940ns (23.189%)  route 3.114ns (76.811%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 38.136 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.956    26.554    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X123Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.803    38.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X123Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.680    38.816    
                         clock uncertainty           -0.035    38.781    
    SLICE_X123Y54        FDCE (Setup_fdce_C_CE)      -0.298    38.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                         -26.554    
  -------------------------------------------------------------------
                         slack                                 11.929    

Slack (MET) :             12.104ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.752ns  (logic 0.940ns (25.054%)  route 2.812ns (74.946%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 38.010 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.593    25.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.654    26.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X122Y53        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.677    38.010    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X122Y53        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.680    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X122Y53        FDCE (Setup_fdce_C_CE)      -0.298    38.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                         -26.253    
  -------------------------------------------------------------------
                         slack                                 12.104    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.770ns  (logic 0.940ns (24.935%)  route 2.830ns (75.065%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 38.115 - 33.333 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 22.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.834    22.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.340    22.841 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.731    23.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y52        LUT3 (Prop_lut3_I1_O)        0.150    23.722 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.833    24.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X131Y51        LUT4 (Prop_lut4_I1_O)        0.326    24.881 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.598    25.479    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X130Y52        LUT5 (Prop_lut5_I0_O)        0.124    25.603 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.667    26.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X119Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.782    38.115    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X119Y54        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.680    38.795    
                         clock uncertainty           -0.035    38.760    
    SLICE_X119Y54        FDCE (Setup_fdce_C_CE)      -0.298    38.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -26.270    
  -------------------------------------------------------------------
                         slack                                 12.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.198ns (20.986%)  route 0.745ns (79.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.684     2.684    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y50        FDCE (Prop_fdce_C_Q)         0.102     2.786 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.745     3.532    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X132Y50        LUT3 (Prop_lut3_I2_O)        0.096     3.628 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     3.628    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X132Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.054     3.054    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.370     2.684    
    SLICE_X132Y50        FDCE (Hold_fdce_C_D)         0.074     2.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.163ns (15.094%)  route 0.917ns (84.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.684     2.684    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y50        FDCE (Prop_fdce_C_Q)         0.118     2.802 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.917     3.719    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X132Y50        LUT3 (Prop_lut3_I2_O)        0.045     3.764 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X132Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.054     3.054    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y50        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.370     2.684    
    SLICE_X132Y50        FDCE (Hold_fdce_C_D)         0.063     2.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.163ns (13.846%)  route 1.014ns (86.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.512     2.512    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y53        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y53        FDCE (Prop_fdce_C_Q)         0.118     2.630 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           1.014     3.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X132Y53        LUT3 (Prop_lut3_I2_O)        0.045     3.689 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X132Y53        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.860     2.860    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y53        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.348     2.512    
    SLICE_X132Y53        FDCE (Hold_fdce_C_D)         0.063     2.575    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.081ns  (logic 0.157ns (14.528%)  route 0.924ns (85.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 19.647 - 16.667 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.622    19.288    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X125Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.112    19.400 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.393    19.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X126Y51        LUT5 (Prop_lut5_I1_O)        0.045    19.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.530    20.369    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X132Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.981    19.647    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X132Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.326    19.321    
    SLICE_X132Y51        FDCE (Hold_fdce_C_CE)       -0.073    19.248    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.248    
                         arrival time                          20.369    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.075ns  (logic 0.157ns (14.608%)  route 0.918ns (85.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 19.586 - 16.667 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.622    19.288    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X125Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.112    19.400 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.393    19.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X126Y51        LUT5 (Prop_lut5_I1_O)        0.045    19.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.524    20.363    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.920    19.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.326    19.260    
    SLICE_X128Y51        FDCE (Hold_fdce_C_CE)       -0.073    19.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.187    
                         arrival time                          20.363    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.075ns  (logic 0.157ns (14.608%)  route 0.918ns (85.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 19.586 - 16.667 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.622    19.288    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X125Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.112    19.400 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.393    19.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X126Y51        LUT5 (Prop_lut5_I1_O)        0.045    19.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.524    20.363    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.920    19.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.326    19.260    
    SLICE_X128Y51        FDCE (Hold_fdce_C_CE)       -0.073    19.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.187    
                         arrival time                          20.363    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.075ns  (logic 0.157ns (14.608%)  route 0.918ns (85.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 19.586 - 16.667 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.622    19.288    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X125Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.112    19.400 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.393    19.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X126Y51        LUT5 (Prop_lut5_I1_O)        0.045    19.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.524    20.363    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.920    19.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.326    19.260    
    SLICE_X128Y51        FDCE (Hold_fdce_C_CE)       -0.073    19.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.187    
                         arrival time                          20.363    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.075ns  (logic 0.157ns (14.608%)  route 0.918ns (85.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 19.586 - 16.667 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.622    19.288    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X125Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.112    19.400 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.393    19.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X126Y51        LUT5 (Prop_lut5_I1_O)        0.045    19.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.524    20.363    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.920    19.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.326    19.260    
    SLICE_X128Y51        FDCE (Hold_fdce_C_CE)       -0.073    19.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.187    
                         arrival time                          20.363    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.075ns  (logic 0.157ns (14.608%)  route 0.918ns (85.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 19.586 - 16.667 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.622    19.288    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X125Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.112    19.400 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.393    19.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X126Y51        LUT5 (Prop_lut5_I1_O)        0.045    19.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.524    20.363    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.920    19.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X128Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.326    19.260    
    SLICE_X128Y51        FDCE (Hold_fdce_C_CE)       -0.073    19.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.187    
                         arrival time                          20.363    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.309ns  (logic 0.157ns (11.992%)  route 1.152ns (88.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 19.721 - 16.667 ) 
    Source Clock Delay      (SCD):    2.689ns = ( 19.356 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.689    19.356    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y51        FDCE (Prop_fdce_C_Q)         0.112    19.468 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.723    20.191    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X130Y51        LUT1 (Prop_lut1_I0_O)        0.045    20.236 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.429    20.665    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.054    19.721    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X130Y51        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.365    19.356    
    SLICE_X130Y51        FDCE (Hold_fdce_C_D)         0.034    19.390    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -19.390    
                         arrival time                          20.665    
  -------------------------------------------------------------------
                         slack                                  1.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X132Y50  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X132Y53  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X130Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X132Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X128Y52  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X128Y52  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X132Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X129Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X129Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X129Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X129Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X129Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X124Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X124Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X124Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X124Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X132Y53  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X128Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X133Y51  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X125Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X125Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X125Y51  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :        20769  Failing Endpoints,  Worst Slack       -3.793ns,  Total Violation   -35697.241ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.793ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.876ns  (logic 7.555ns (58.676%)  route 5.321ns (41.324%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.040    11.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 -3.793    

Slack (VIOLATED) :        -3.787ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 7.555ns (59.102%)  route 5.228ns (40.898%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.947    11.903    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.787    

Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.406%)  route 5.162ns (40.594%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -3.721ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.409%)  route 5.162ns (40.591%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.721    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.879ns  (logic 7.645ns (59.360%)  route 5.234ns (40.640%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.722 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[2]
                         net (fo=4, routed)           2.076    11.798    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[14]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.729    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628     8.101    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.691ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 7.705ns (59.872%)  route 5.164ns (40.128%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.782 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.006    11.788    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[15]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.729    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.097    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -3.691    

Slack (VIOLATED) :        -3.691ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 7.569ns (57.579%)  route 5.576ns (42.421%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.919    -0.900    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/s00_axi_aclk
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.108 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.110    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     4.628 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0/P[3]
                         net (fo=1, routed)           1.712     6.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0_n_102
    SLICE_X91Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     6.463    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.995 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.217 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__1/O[0]
                         net (fo=3, routed)           1.900     9.117    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/mult_ri0__0_8[0]
    SLICE_X126Y48        LUT2 (Prop_lut2_I1_O)        0.299     9.416 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/B_rea_o_i0_carry__1_i_4__4/O
                         net (fo=1, routed)           0.000     9.416    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ri0__0_8[0]
    SLICE_X126Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1_n_0
    SLICE_X126Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__2/O[1]
                         net (fo=4, routed)           1.963    12.245    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/O28[13]
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       2.059     8.766    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/s00_axi_aclk
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/CLK
                         clock pessimism              0.490     9.256    
                         clock uncertainty           -0.074     9.183    
    DSP48_X7Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629     8.554    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 -3.691    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 7.555ns (59.221%)  route 5.202ns (40.779%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.921    11.877    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.738    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.544     8.194    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.738    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544     8.194    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/CLK
                         clock pessimism              0.259    -0.720    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.410    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/CLK
                         clock pessimism              0.280    -0.677    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.368    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.659    -0.640    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X124Y90        FDRE                                         r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.143    -0.333    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.933    -0.881    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.256    -0.625    
    SLICE_X124Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.442    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.636%)  route 0.291ns (67.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.291    -0.301    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/ADDRD0
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.834    -0.980    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/WCLK
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.721    
    SLICE_X76Y119        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.411    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y13     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y13     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y21     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y21     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X8Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X8Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X48Y98     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y128    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X40Y99     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y133    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y140    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10176_10239_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y140    design_1_i/mic_storage_0/inst/mic_data_storage_reg_10176_10239_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        20775  Failing Endpoints,  Worst Slack       -3.794ns,  Total Violation   -35714.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.794ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.876ns  (logic 7.555ns (58.676%)  route 5.321ns (41.324%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.040    11.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 -3.794    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 7.555ns (59.102%)  route 5.228ns (40.898%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.947    11.903    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.406%)  route 5.162ns (40.594%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.723    

Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.409%)  route 5.162ns (40.591%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -3.698ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.879ns  (logic 7.645ns (59.360%)  route 5.234ns (40.640%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.722 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[2]
                         net (fo=4, routed)           2.076    11.798    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[14]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.728    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628     8.100    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                 -3.698    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 7.705ns (59.872%)  route 5.164ns (40.128%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.782 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.006    11.788    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[15]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.728    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.096    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 7.569ns (57.579%)  route 5.576ns (42.421%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.919    -0.900    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/s00_axi_aclk
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.108 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.110    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     4.628 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0/P[3]
                         net (fo=1, routed)           1.712     6.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0_n_102
    SLICE_X91Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     6.463    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.995 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.217 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__1/O[0]
                         net (fo=3, routed)           1.900     9.117    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/mult_ri0__0_8[0]
    SLICE_X126Y48        LUT2 (Prop_lut2_I1_O)        0.299     9.416 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/B_rea_o_i0_carry__1_i_4__4/O
                         net (fo=1, routed)           0.000     9.416    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ri0__0_8[0]
    SLICE_X126Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1_n_0
    SLICE_X126Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__2/O[1]
                         net (fo=4, routed)           1.963    12.245    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/O28[13]
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       2.059     8.766    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/s00_axi_aclk
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/CLK
                         clock pessimism              0.490     9.256    
                         clock uncertainty           -0.074     9.182    
    DSP48_X7Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629     8.553    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 7.555ns (59.221%)  route 5.202ns (40.779%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.921    11.877    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.737    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.544     8.193    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.737    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544     8.193    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.659    -0.640    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X124Y90        FDRE                                         r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.143    -0.333    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.933    -0.881    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.256    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X124Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.368    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.636%)  route 0.291ns (67.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.291    -0.301    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/ADDRD0
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.834    -0.980    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/WCLK
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.721    
                         clock uncertainty            0.074    -0.646    
    SLICE_X76Y119        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.336    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :        20775  Failing Endpoints,  Worst Slack       -3.794ns,  Total Violation   -35714.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.794ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.876ns  (logic 7.555ns (58.676%)  route 5.321ns (41.324%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.040    11.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 -3.794    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 7.555ns (59.102%)  route 5.228ns (40.898%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.947    11.903    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.406%)  route 5.162ns (40.594%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.723    

Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 7.555ns (59.409%)  route 5.162ns (40.591%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.881    11.837    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.633     8.340    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y62          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0/CLK
                         clock pessimism              0.481     8.821    
                         clock uncertainty           -0.074     8.747    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632     8.115    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -3.698ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.879ns  (logic 7.645ns (59.360%)  route 5.234ns (40.640%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.722 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[2]
                         net (fo=4, routed)           2.076    11.798    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[14]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.728    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628     8.100    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                 -3.698    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 7.705ns (59.872%)  route 5.164ns (40.128%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.081ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.739    -1.081    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/s00_axi_aclk
    DSP48_X2Y72          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y72          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     2.927 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.929    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0_n_106
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.447 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0/P[0]
                         net (fo=1, routed)           1.463     5.911    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_n_105
    SLICE_X73Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_i_3__12_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.585 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry_n_0
    SLICE_X73Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.699 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.699    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__0_n_0
    SLICE_X73Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.813    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__1_n_0
    SLICE_X73Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.147 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_DSP_img_carry__2/O[1]
                         net (fo=3, routed)           1.693     8.839    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/mult_ir0__0_4[1]
    SLICE_X77Y151        LUT2 (Prop_lut2_I1_O)        0.303     9.142 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_7/II/B_img_o_i0_carry__2_i_3__12/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/mult_ir0__0_4[1]
    SLICE_X77Y151        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.782 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/II/B_img_o_i0_carry__2/O[3]
                         net (fo=36, routed)          2.006    11.788    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/O47[15]
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.622     8.329    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/s00_axi_aclk
    DSP48_X5Y48          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0/CLK
                         clock pessimism              0.474     8.803    
                         clock uncertainty           -0.074     8.728    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632     8.096    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_14/mult_ir0
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 7.569ns (57.579%)  route 5.576ns (42.421%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.919    -0.900    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/s00_axi_aclk
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.108 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.110    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     4.628 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0/P[3]
                         net (fo=1, routed)           1.712     6.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ii0__0_n_102
    SLICE_X91Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     6.463    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_i_4__4_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.995 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__0_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.217 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_DSP_real_carry__1/O[0]
                         net (fo=3, routed)           1.900     9.117    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/mult_ri0__0_8[0]
    SLICE_X126Y48        LUT2 (Prop_lut2_I1_O)        0.299     9.416 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_2/B_3/II/B_rea_o_i0_carry__1_i_4__4/O
                         net (fo=1, routed)           0.000     9.416    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/mult_ri0__0_8[0]
    SLICE_X126Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__1_n_0
    SLICE_X126Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_2/II/B_rea_o_i0_carry__2/O[1]
                         net (fo=4, routed)           1.963    12.245    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/O28[13]
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       2.059     8.766    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/s00_axi_aclk
    DSP48_X7Y8           DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0/CLK
                         clock pessimism              0.490     9.256    
                         clock uncertainty           -0.074     9.182    
    DSP48_X7Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629     8.553    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_6/mult_ri0
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 7.555ns (59.221%)  route 5.202ns (40.779%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 8.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.939    -0.880    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/s00_axi_aclk
    DSP48_X2Y85          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.128 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.130    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.648 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.512     6.160    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_ii0__0_n_105
    SLICE_X55Y191        LUT2 (Prop_lut2_I1_O)        0.124     6.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14/O
                         net (fo=1, routed)           0.000     6.284    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_i_3__14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.834    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__0_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__1_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.284 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_DSP_real_carry__2/O[0]
                         net (fo=3, routed)           1.767     9.051    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/mult_rr0__0_3[0]
    SLICE_X61Y161        LUT2 (Prop_lut2_I0_O)        0.299     9.350 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14/O
                         net (fo=1, routed)           0.000     9.350    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2_i_4__14_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.956 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/IV/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.921    11.877    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_ri0__0_2[15]
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.632     8.339    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/s00_axi_aclk
    DSP48_X6Y63          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0/CLK
                         clock pessimism              0.481     8.820    
                         clock uncertainty           -0.074     8.746    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.544     8.202    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_12/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.737    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.544     8.193    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.507ns (58.448%)  route 5.337ns (41.552%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.843    -0.977    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/s00_axi_aclk
    DSP48_X1Y74          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     3.031 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.033    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.551 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0/P[0]
                         net (fo=1, routed)           1.200     5.751    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_ii0__0_n_105
    SLICE_X23Y176        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_i_3__11_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.425 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__0_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real_carry__1/O[3]
                         net (fo=3, routed)           2.189     9.041    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/mult_DSP_real[11]
    SLICE_X38Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     9.608 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.608    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__1_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.921 r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_3/B_4/I/A_rea_o_i0_carry__2/O[3]
                         net (fo=36, routed)          1.946    11.867    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/D[15]
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.631     8.338    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/s00_axi_aclk
    DSP48_X2Y47          DSP48E1                                      r  design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0/CLK
                         clock pessimism              0.474     8.812    
                         clock uncertainty           -0.074     8.737    
    DSP48_X2Y47          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544     8.193    design_1_i/fft_axi_0/inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/level_4/B_9/mult_rr0__0
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -3.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.970%)  route 0.287ns (67.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.287    -0.305    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.835    -0.979    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/WCLK
    SLICE_X76Y118        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD/CLK
                         clock pessimism              0.259    -0.720    
                         clock uncertainty            0.074    -0.645    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.335    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.232%)  route 0.310ns (68.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.587    -0.713    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X47Y100        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[1]_rep__1/Q
                         net (fo=625, routed)         0.310    -0.261    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/ADDRD1
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.857    -0.957    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/WCLK
    SLICE_X52Y100        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD/CLK
                         clock pessimism              0.280    -0.677    
                         clock uncertainty            0.074    -0.602    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.659    -0.640    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X124Y90        FDRE                                         r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.143    -0.333    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.933    -0.881    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X124Y88        SRL16E                                       r  design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.256    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X124Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.368    design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.636%)  route 0.291ns (67.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.567    -0.733    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X77Y117        FDRE                                         r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  design_1_i/mic_storage_0/inst/recording_end_index_reg[0]_rep__18/Q
                         net (fo=320, routed)         0.291    -0.301    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/ADDRD0
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.834    -0.980    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/WCLK
    SLICE_X76Y119        RAMD64E                                      r  design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA/CLK
                         clock pessimism              0.259    -0.721    
                         clock uncertainty            0.074    -0.646    
    SLICE_X76Y119        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.336    design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.828ns (14.040%)  route 5.069ns (85.960%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.512     4.996    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.801     8.508    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X31Y82         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.582    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.674    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.582    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.674    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.139ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.277    -0.584    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.584    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.828ns (14.040%)  route 5.069ns (85.960%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.512     4.996    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.801     8.508    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X31Y82         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.065ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.277    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.588    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.828ns (14.040%)  route 5.069ns (85.960%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.512     4.996    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.801     8.508    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X31Y82         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.277    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.065ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.277    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.662%)  route 5.232ns (86.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.676     5.159    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.798     8.505    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.589    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.995    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.590    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.995    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.590    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.995    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.590    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.828ns (13.925%)  route 5.118ns (86.075%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.561     5.045    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.799     8.506    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.995    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.590    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.828ns (14.040%)  route 5.069ns (85.960%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.917    -0.902    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X39Y80         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[0]/Q
                         net (fo=7, routed)           0.716     0.270    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.394 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3/O
                         net (fo=3, routed)           0.308     0.702    design_1_i/mic_storage_0/inst/self_start_reset[7]_i_3_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.826 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          1.533     2.359    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     2.483 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         2.512     4.996    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       1.801     8.508    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.070    
                         clock uncertainty           -0.074     8.997    
    SLICE_X31Y82         FDCE (Recov_fdce_C_CLR)     -0.405     8.592    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.582    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.674    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.843%)  route 1.719ns (88.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         0.934     1.326    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y83         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.955    -0.859    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y83         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.582    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.674    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.094%)  route 1.851ns (88.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.065     1.458    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.954    -0.860    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.277    -0.583    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.139ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.277    -0.584    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.231ns (11.068%)  route 1.856ns (88.932%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.675    -0.624    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X38Y81         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[6]/Q
                         net (fo=3, routed)           0.173    -0.310    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[6]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 f  design_1_i/mic_storage_0/inst/self_start_reset[7]_i_1/O
                         net (fo=20, routed)          0.613     0.348    design_1_i/mic_storage_0/inst/self_start_reset0
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.393 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=297, routed)         1.070     1.463    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X31Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13667, routed)       0.953    -0.861    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X31Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.584    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.139    





