# Ignore tmp folders
tmp

# Ignore vim swp files
*.swp

# Ignore backup files
*.bak

# Verilog simulator files
*.vcd
obj_dir # Verilator output

# Ignore build outputs
build
bin
a.out
*.out
*.vcd # Simulator waveform file

# Ignore object files
*.o

# ignore Quartus II generated folders
*_sim
db
greybox_tmp
incremental_db
simulation
#testbench
timing

# ignore Quartus II generated files
*.stp   # Signal tap file
*_generation_script*
*_inst.vhd
*.bak
*.cmp
*.done
*.eqn
*.hex
*.htm
*.html
*.jdi
*.jpg
*.mif
*.pin
*.pof
*.ptf.*
*.qar
*.qarlog
*.qws
*.rpt
*.sld
*.smsg
*.sof
*.sopc_builder
*.summary
*.tcl
*.txt # Explicitly add any text files used
*~
*example*
*sopc_*
PLLJ_PLLSPE_INFO.txt # The generated PLL specification file
