# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../systemverilog/mux2_4b.sv" \
"../../../../systemverilog/sseg1.sv" \
"../../../../systemverilog/sseg_decoder.sv" \
"../../../../systemverilog/sseg1_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
