
WIFI-simpleGet-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000068f4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004068f4  004068f4  000168f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004068fc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a2c8  204009d0  004072d0  000209d0  2**3
                  ALLOC
  4 .stack        00002000  2040ac98  00411598  000209d0  2**0
                  ALLOC
  5 .heap         00000200  2040cc98  00413598  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00023c1c  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000508c  00000000  00000000  00044673  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008f03  00000000  00000000  000496ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f18  00000000  00000000  00052602  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000010c8  00000000  00000000  0005351a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000230e5  00000000  00000000  000545e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00014d79  00000000  00000000  000776c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00093c92  00000000  00000000  0008c440  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003074  00000000  00000000  001200d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	98 cc 40 20 85 2c 40 00 81 2c 40 00 81 2c 40 00     ..@ .,@..,@..,@.
  400010:	81 2c 40 00 81 2c 40 00 81 2c 40 00 00 00 00 00     .,@..,@..,@.....
	...
  40002c:	95 02 40 00 81 2c 40 00 00 00 00 00 11 03 40 00     ..@..,@.......@.
  40003c:	61 03 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     a.@..,@..,@..,@.
  40004c:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  40005c:	81 2c 40 00 81 2c 40 00 00 00 00 00 35 29 40 00     .,@..,@.....5)@.
  40006c:	49 29 40 00 5d 29 40 00 e5 1a 40 00 81 2c 40 00     I)@.])@...@..,@.
  40007c:	81 2c 40 00 71 29 40 00 85 29 40 00 81 2c 40 00     .,@.q)@..)@..,@.
  40008c:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  40009c:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  4000ac:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  4000bc:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  4000cc:	81 2c 40 00 00 00 00 00 81 2c 40 00 00 00 00 00     .,@......,@.....
  4000dc:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  4000ec:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  4000fc:	81 2c 40 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .,@..,@..,@..,@.
  40010c:	81 2c 40 00 81 2c 40 00 00 00 00 00 00 00 00 00     .,@..,@.........
  40011c:	00 00 00 00 81 2c 40 00 81 2c 40 00 81 2c 40 00     .....,@..,@..,@.
  40012c:	81 2c 40 00 81 2c 40 00 00 00 00 00 81 2c 40 00     .,@..,@......,@.
  40013c:	81 2c 40 00                                         .,@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004068fc 	.word	0x004068fc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004068fc 	.word	0x004068fc
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004068fc 	.word	0x004068fc
  4001a8:	00000000 	.word	0x00000000

004001ac <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4001ac:	f100 0308 	add.w	r3, r0, #8
  4001b0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4001b2:	f04f 32ff 	mov.w	r2, #4294967295
  4001b6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4001b8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4001ba:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4001bc:	2300      	movs	r3, #0
  4001be:	6003      	str	r3, [r0, #0]
  4001c0:	4770      	bx	lr

004001c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4001c2:	2300      	movs	r3, #0
  4001c4:	6103      	str	r3, [r0, #16]
  4001c6:	4770      	bx	lr

004001c8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4001c8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4001ca:	685a      	ldr	r2, [r3, #4]
  4001cc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4001ce:	6842      	ldr	r2, [r0, #4]
  4001d0:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4001d6:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4001d8:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4001da:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4001dc:	6803      	ldr	r3, [r0, #0]
  4001de:	3301      	adds	r3, #1
  4001e0:	6003      	str	r3, [r0, #0]
  4001e2:	4770      	bx	lr

004001e4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4001e4:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4001e6:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4001e8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001ec:	d016      	beq.n	40021c <vListInsert+0x38>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4001ee:	f100 0308 	add.w	r3, r0, #8
  4001f2:	68c2      	ldr	r2, [r0, #12]
  4001f4:	6812      	ldr	r2, [r2, #0]
  4001f6:	4294      	cmp	r4, r2
  4001f8:	d304      	bcc.n	400204 <vListInsert+0x20>
  4001fa:	685b      	ldr	r3, [r3, #4]
  4001fc:	685a      	ldr	r2, [r3, #4]
  4001fe:	6812      	ldr	r2, [r2, #0]
  400200:	4294      	cmp	r4, r2
  400202:	d2fa      	bcs.n	4001fa <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400204:	685a      	ldr	r2, [r3, #4]
  400206:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  400208:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40020a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  40020c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40020e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400210:	6803      	ldr	r3, [r0, #0]
  400212:	3301      	adds	r3, #1
  400214:	6003      	str	r3, [r0, #0]
}
  400216:	f85d 4b04 	ldr.w	r4, [sp], #4
  40021a:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
  40021c:	6903      	ldr	r3, [r0, #16]
  40021e:	e7f1      	b.n	400204 <vListInsert+0x20>

00400220 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400220:	6843      	ldr	r3, [r0, #4]
  400222:	6882      	ldr	r2, [r0, #8]
  400224:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400226:	6883      	ldr	r3, [r0, #8]
  400228:	6842      	ldr	r2, [r0, #4]
  40022a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40022c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40022e:	685a      	ldr	r2, [r3, #4]
  400230:	4290      	cmp	r0, r2
  400232:	d006      	beq.n	400242 <uxListRemove+0x22>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
	}

	pxItemToRemove->pvContainer = NULL;
  400234:	2200      	movs	r2, #0
  400236:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400238:	681a      	ldr	r2, [r3, #0]
  40023a:	3a01      	subs	r2, #1
  40023c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  40023e:	6818      	ldr	r0, [r3, #0]
}
  400240:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400242:	6882      	ldr	r2, [r0, #8]
  400244:	605a      	str	r2, [r3, #4]
  400246:	e7f5      	b.n	400234 <uxListRemove+0x14>

00400248 <prvPortStartFirstTask>:

/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile (
  400248:	4803      	ldr	r0, [pc, #12]	; (400258 <prvPortStartFirstTask+0x10>)
  40024a:	6800      	ldr	r0, [r0, #0]
  40024c:	6800      	ldr	r0, [r0, #0]
  40024e:	f380 8808 	msr	MSP, r0
  400252:	b662      	cpsie	i
  400254:	df00      	svc	0
  400256:	bf00      	nop
  400258:	e000ed08 	.word	0xe000ed08

0040025c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40025c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40026c <vPortEnableVFP+0x10>
  400260:	6801      	ldr	r1, [r0, #0]
  400262:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400266:	6001      	str	r1, [r0, #0]
  400268:	4770      	bx	lr
  40026a:	0000      	.short	0x0000
  40026c:	e000ed88 	.word	0xe000ed88

00400270 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;    /* xPSR */
  400270:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400274:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = (portSTACK_TYPE)pxCode;       /* PC */
  400278:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = 0;    /* LR */
  40027c:	2300      	movs	r3, #0
  40027e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;       /* R0 */
  400282:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400286:	f06f 0302 	mvn.w	r3, #2
  40028a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40028e:	3844      	subs	r0, #68	; 0x44
  400290:	4770      	bx	lr
	...

00400294 <SVC_Handler>:
	__asm volatile (
  400294:	4b05      	ldr	r3, [pc, #20]	; (4002ac <pxCurrentTCBConst2>)
  400296:	6819      	ldr	r1, [r3, #0]
  400298:	6808      	ldr	r0, [r1, #0]
  40029a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40029e:	f380 8809 	msr	PSP, r0
  4002a2:	f04f 0000 	mov.w	r0, #0
  4002a6:	f380 8811 	msr	BASEPRI, r0
  4002aa:	4770      	bx	lr

004002ac <pxCurrentTCBConst2>:
  4002ac:	2040a9f8 	.word	0x2040a9f8

004002b0 <vPortYieldFromISR>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4002b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4002b4:	4b01      	ldr	r3, [pc, #4]	; (4002bc <vPortYieldFromISR+0xc>)
  4002b6:	601a      	str	r2, [r3, #0]
  4002b8:	4770      	bx	lr
  4002ba:	bf00      	nop
  4002bc:	e000ed04 	.word	0xe000ed04

004002c0 <ulPortSetInterruptMask>:
	__asm volatile \
  4002c0:	f3ef 8011 	mrs	r0, BASEPRI
  4002c4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  4002c8:	f381 8811 	msr	BASEPRI, r1
  4002cc:	4770      	bx	lr
}
  4002ce:	2000      	movs	r0, #0

004002d0 <vPortEnterCritical>:
{
  4002d0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  4002d2:	4b03      	ldr	r3, [pc, #12]	; (4002e0 <vPortEnterCritical+0x10>)
  4002d4:	4798      	blx	r3
	uxCriticalNesting++;
  4002d6:	4a03      	ldr	r2, [pc, #12]	; (4002e4 <vPortEnterCritical+0x14>)
  4002d8:	6813      	ldr	r3, [r2, #0]
  4002da:	3301      	adds	r3, #1
  4002dc:	6013      	str	r3, [r2, #0]
  4002de:	bd08      	pop	{r3, pc}
  4002e0:	004002c1 	.word	0x004002c1
  4002e4:	2040000c 	.word	0x2040000c

004002e8 <vPortClearInterruptMask>:
	__asm volatile \
  4002e8:	f380 8811 	msr	BASEPRI, r0
  4002ec:	4770      	bx	lr
	...

004002f0 <vPortExitCritical>:
{
  4002f0:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  4002f2:	4a05      	ldr	r2, [pc, #20]	; (400308 <vPortExitCritical+0x18>)
  4002f4:	6813      	ldr	r3, [r2, #0]
  4002f6:	3b01      	subs	r3, #1
  4002f8:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  4002fa:	b103      	cbz	r3, 4002fe <vPortExitCritical+0xe>
  4002fc:	bd08      	pop	{r3, pc}
		portENABLE_INTERRUPTS();
  4002fe:	2000      	movs	r0, #0
  400300:	4b02      	ldr	r3, [pc, #8]	; (40030c <vPortExitCritical+0x1c>)
  400302:	4798      	blx	r3
}
  400304:	e7fa      	b.n	4002fc <vPortExitCritical+0xc>
  400306:	bf00      	nop
  400308:	2040000c 	.word	0x2040000c
  40030c:	004002e9 	.word	0x004002e9

00400310 <PendSV_Handler>:
	__asm volatile
  400310:	f3ef 8009 	mrs	r0, PSP
  400314:	4b11      	ldr	r3, [pc, #68]	; (40035c <pxCurrentTCBConst>)
  400316:	681a      	ldr	r2, [r3, #0]
  400318:	f01e 0f10 	tst.w	lr, #16
  40031c:	bf08      	it	eq
  40031e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400322:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400326:	6010      	str	r0, [r2, #0]
  400328:	e92d 4008 	stmdb	sp!, {r3, lr}
  40032c:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  400330:	f380 8811 	msr	BASEPRI, r0
  400334:	f000 feb6 	bl	4010a4 <vTaskSwitchContext>
  400338:	f04f 0000 	mov.w	r0, #0
  40033c:	f380 8811 	msr	BASEPRI, r0
  400340:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400344:	6819      	ldr	r1, [r3, #0]
  400346:	6808      	ldr	r0, [r1, #0]
  400348:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40034c:	f01e 0f10 	tst.w	lr, #16
  400350:	bf08      	it	eq
  400352:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400356:	f380 8809 	msr	PSP, r0
  40035a:	4770      	bx	lr

0040035c <pxCurrentTCBConst>:
  40035c:	2040a9f8 	.word	0x2040a9f8

00400360 <SysTick_Handler>:
{
  400360:	b508      	push	{r3, lr}
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400366:	4b05      	ldr	r3, [pc, #20]	; (40037c <SysTick_Handler+0x1c>)
  400368:	601a      	str	r2, [r3, #0]
	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  40036a:	4b05      	ldr	r3, [pc, #20]	; (400380 <SysTick_Handler+0x20>)
  40036c:	4798      	blx	r3
		vTaskIncrementTick();
  40036e:	4b05      	ldr	r3, [pc, #20]	; (400384 <SysTick_Handler+0x24>)
  400370:	4798      	blx	r3
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  400372:	2000      	movs	r0, #0
  400374:	4b04      	ldr	r3, [pc, #16]	; (400388 <SysTick_Handler+0x28>)
  400376:	4798      	blx	r3
  400378:	bd08      	pop	{r3, pc}
  40037a:	bf00      	nop
  40037c:	e000ed04 	.word	0xe000ed04
  400380:	004002c1 	.word	0x004002c1
  400384:	00400dad 	.word	0x00400dad
  400388:	004002e9 	.word	0x004002e9

0040038c <vPortSetupTimerInterrupt>:
		= (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  40038c:	4a03      	ldr	r2, [pc, #12]	; (40039c <vPortSetupTimerInterrupt+0x10>)
  40038e:	4b04      	ldr	r3, [pc, #16]	; (4003a0 <vPortSetupTimerInterrupt+0x14>)
  400390:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT |
  400392:	2207      	movs	r2, #7
  400394:	3b04      	subs	r3, #4
  400396:	601a      	str	r2, [r3, #0]
  400398:	4770      	bx	lr
  40039a:	bf00      	nop
  40039c:	000493df 	.word	0x000493df
  4003a0:	e000e014 	.word	0xe000e014

004003a4 <xPortStartScheduler>:
{
  4003a4:	b510      	push	{r4, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4003a6:	4b0c      	ldr	r3, [pc, #48]	; (4003d8 <xPortStartScheduler+0x34>)
  4003a8:	681a      	ldr	r2, [r3, #0]
  4003aa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4003ae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4003b0:	681a      	ldr	r2, [r3, #0]
  4003b2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4003b6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4003b8:	4b08      	ldr	r3, [pc, #32]	; (4003dc <xPortStartScheduler+0x38>)
  4003ba:	4798      	blx	r3
	uxCriticalNesting = 0;
  4003bc:	2400      	movs	r4, #0
  4003be:	4b08      	ldr	r3, [pc, #32]	; (4003e0 <xPortStartScheduler+0x3c>)
  4003c0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
  4003c2:	4b08      	ldr	r3, [pc, #32]	; (4003e4 <xPortStartScheduler+0x40>)
  4003c4:	4798      	blx	r3
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
  4003c6:	4a08      	ldr	r2, [pc, #32]	; (4003e8 <xPortStartScheduler+0x44>)
  4003c8:	6813      	ldr	r3, [r2, #0]
  4003ca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4003ce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4003d0:	4b06      	ldr	r3, [pc, #24]	; (4003ec <xPortStartScheduler+0x48>)
  4003d2:	4798      	blx	r3
}
  4003d4:	4620      	mov	r0, r4
  4003d6:	bd10      	pop	{r4, pc}
  4003d8:	e000ed20 	.word	0xe000ed20
  4003dc:	0040038d 	.word	0x0040038d
  4003e0:	2040000c 	.word	0x2040000c
  4003e4:	0040025d 	.word	0x0040025d
  4003e8:	e000ef34 	.word	0xe000ef34
  4003ec:	00400249 	.word	0x00400249

004003f0 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4003f0:	b410      	push	{r4}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4003f2:	4a13      	ldr	r2, [pc, #76]	; (400440 <prvInsertBlockIntoFreeList+0x50>)
  4003f4:	e000      	b.n	4003f8 <prvInsertBlockIntoFreeList+0x8>
  4003f6:	461a      	mov	r2, r3
  4003f8:	6813      	ldr	r3, [r2, #0]
  4003fa:	4283      	cmp	r3, r0
  4003fc:	d3fb      	bcc.n	4003f6 <prvInsertBlockIntoFreeList+0x6>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  4003fe:	6851      	ldr	r1, [r2, #4]
  400400:	1854      	adds	r4, r2, r1
  400402:	42a0      	cmp	r0, r4
  400404:	d00a      	beq.n	40041c <prvInsertBlockIntoFreeList+0x2c>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  400406:	6841      	ldr	r1, [r0, #4]
  400408:	1844      	adds	r4, r0, r1
  40040a:	42a3      	cmp	r3, r4
  40040c:	d00b      	beq.n	400426 <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  40040e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  400410:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  400412:	bf18      	it	ne
  400414:	6010      	strne	r0, [r2, #0]
	}
}
  400416:	f85d 4b04 	ldr.w	r4, [sp], #4
  40041a:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  40041c:	6840      	ldr	r0, [r0, #4]
  40041e:	4401      	add	r1, r0
  400420:	6051      	str	r1, [r2, #4]
  400422:	4610      	mov	r0, r2
  400424:	e7ef      	b.n	400406 <prvInsertBlockIntoFreeList+0x16>
		if( pxIterator->pxNextFreeBlock != pxEnd )
  400426:	4c07      	ldr	r4, [pc, #28]	; (400444 <prvInsertBlockIntoFreeList+0x54>)
  400428:	6824      	ldr	r4, [r4, #0]
  40042a:	42a3      	cmp	r3, r4
  40042c:	d006      	beq.n	40043c <prvInsertBlockIntoFreeList+0x4c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  40042e:	685b      	ldr	r3, [r3, #4]
  400430:	4419      	add	r1, r3
  400432:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  400434:	6813      	ldr	r3, [r2, #0]
  400436:	681b      	ldr	r3, [r3, #0]
  400438:	6003      	str	r3, [r0, #0]
  40043a:	e7e9      	b.n	400410 <prvInsertBlockIntoFreeList+0x20>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  40043c:	6003      	str	r3, [r0, #0]
  40043e:	e7e7      	b.n	400410 <prvInsertBlockIntoFreeList+0x20>
  400440:	2040a9f0 	.word	0x2040a9f0
  400444:	204009ec 	.word	0x204009ec

00400448 <pvPortMalloc>:
{
  400448:	b538      	push	{r3, r4, r5, lr}
  40044a:	4604      	mov	r4, r0
	vTaskSuspendAll();
  40044c:	4b2c      	ldr	r3, [pc, #176]	; (400500 <pvPortMalloc+0xb8>)
  40044e:	4798      	blx	r3
		if( pxEnd == NULL )
  400450:	4b2c      	ldr	r3, [pc, #176]	; (400504 <pvPortMalloc+0xbc>)
  400452:	681b      	ldr	r3, [r3, #0]
  400454:	b18b      	cbz	r3, 40047a <pvPortMalloc+0x32>
		if( xWantedSize > 0 )
  400456:	2c00      	cmp	r4, #0
  400458:	d04b      	beq.n	4004f2 <pvPortMalloc+0xaa>
			xWantedSize += heapSTRUCT_SIZE;
  40045a:	f104 0210 	add.w	r2, r4, #16
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40045e:	f012 0f07 	tst.w	r2, #7
  400462:	d002      	beq.n	40046a <pvPortMalloc+0x22>
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400464:	f022 0207 	bic.w	r2, r2, #7
  400468:	3208      	adds	r2, #8
		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  40046a:	1e51      	subs	r1, r2, #1
  40046c:	f649 73fe 	movw	r3, #40958	; 0x9ffe
  400470:	4299      	cmp	r1, r3
  400472:	d83b      	bhi.n	4004ec <pvPortMalloc+0xa4>
			pxBlock = xStart.pxNextFreeBlock;
  400474:	4924      	ldr	r1, [pc, #144]	; (400508 <pvPortMalloc+0xc0>)
  400476:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400478:	e016      	b.n	4004a8 <pvPortMalloc+0x60>
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  40047a:	4a23      	ldr	r2, [pc, #140]	; (400508 <pvPortMalloc+0xc0>)
  40047c:	4b23      	ldr	r3, [pc, #140]	; (40050c <pvPortMalloc+0xc4>)
  40047e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  400480:	2100      	movs	r1, #0
  400482:	6051      	str	r1, [r2, #4]
	pxEnd = ( void * ) pucHeapEnd;
  400484:	f649 72f0 	movw	r2, #40944	; 0x9ff0
  400488:	1898      	adds	r0, r3, r2
  40048a:	4d1e      	ldr	r5, [pc, #120]	; (400504 <pvPortMalloc+0xbc>)
  40048c:	6028      	str	r0, [r5, #0]
	pxEnd->xBlockSize = 0;
  40048e:	f649 75f4 	movw	r5, #40948	; 0x9ff4
  400492:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
  400494:	5099      	str	r1, [r3, r2]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  400496:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  400498:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  40049a:	4a1d      	ldr	r2, [pc, #116]	; (400510 <pvPortMalloc+0xc8>)
  40049c:	6813      	ldr	r3, [r2, #0]
  40049e:	3b10      	subs	r3, #16
  4004a0:	6013      	str	r3, [r2, #0]
  4004a2:	e7d8      	b.n	400456 <pvPortMalloc+0xe>
  4004a4:	4621      	mov	r1, r4
				pxBlock = pxBlock->pxNextFreeBlock;
  4004a6:	461c      	mov	r4, r3
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4004a8:	6863      	ldr	r3, [r4, #4]
  4004aa:	429a      	cmp	r2, r3
  4004ac:	d902      	bls.n	4004b4 <pvPortMalloc+0x6c>
  4004ae:	6823      	ldr	r3, [r4, #0]
  4004b0:	2b00      	cmp	r3, #0
  4004b2:	d1f7      	bne.n	4004a4 <pvPortMalloc+0x5c>
			if( pxBlock != pxEnd )
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <pvPortMalloc+0xbc>)
  4004b6:	681b      	ldr	r3, [r3, #0]
  4004b8:	429c      	cmp	r4, r3
  4004ba:	d017      	beq.n	4004ec <pvPortMalloc+0xa4>
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  4004bc:	680d      	ldr	r5, [r1, #0]
  4004be:	3510      	adds	r5, #16
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  4004c0:	6823      	ldr	r3, [r4, #0]
  4004c2:	600b      	str	r3, [r1, #0]
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  4004c4:	6863      	ldr	r3, [r4, #4]
  4004c6:	1a9b      	subs	r3, r3, r2
  4004c8:	2b20      	cmp	r3, #32
  4004ca:	d809      	bhi.n	4004e0 <pvPortMalloc+0x98>
				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4004cc:	4a10      	ldr	r2, [pc, #64]	; (400510 <pvPortMalloc+0xc8>)
  4004ce:	6813      	ldr	r3, [r2, #0]
  4004d0:	6861      	ldr	r1, [r4, #4]
  4004d2:	1a5b      	subs	r3, r3, r1
  4004d4:	6013      	str	r3, [r2, #0]
	xTaskResumeAll();
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <pvPortMalloc+0xcc>)
  4004d8:	4798      	blx	r3
		if( pvReturn == NULL )
  4004da:	b165      	cbz	r5, 4004f6 <pvPortMalloc+0xae>
}
  4004dc:	4628      	mov	r0, r5
  4004de:	bd38      	pop	{r3, r4, r5, pc}
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4004e0:	18a0      	adds	r0, r4, r2
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4004e2:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  4004e4:	6062      	str	r2, [r4, #4]
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4004e6:	4b0c      	ldr	r3, [pc, #48]	; (400518 <pvPortMalloc+0xd0>)
  4004e8:	4798      	blx	r3
  4004ea:	e7ef      	b.n	4004cc <pvPortMalloc+0x84>
	xTaskResumeAll();
  4004ec:	4b09      	ldr	r3, [pc, #36]	; (400514 <pvPortMalloc+0xcc>)
  4004ee:	4798      	blx	r3
  4004f0:	e001      	b.n	4004f6 <pvPortMalloc+0xae>
  4004f2:	4b08      	ldr	r3, [pc, #32]	; (400514 <pvPortMalloc+0xcc>)
  4004f4:	4798      	blx	r3
			vApplicationMallocFailedHook();
  4004f6:	4b09      	ldr	r3, [pc, #36]	; (40051c <pvPortMalloc+0xd4>)
  4004f8:	4798      	blx	r3
  4004fa:	2500      	movs	r5, #0
	return pvReturn;
  4004fc:	e7ee      	b.n	4004dc <pvPortMalloc+0x94>
  4004fe:	bf00      	nop
  400500:	00400d7d 	.word	0x00400d7d
  400504:	204009ec 	.word	0x204009ec
  400508:	2040a9f0 	.word	0x2040a9f0
  40050c:	204009f0 	.word	0x204009f0
  400510:	20400010 	.word	0x20400010
  400514:	00400ed1 	.word	0x00400ed1
  400518:	004003f1 	.word	0x004003f1
  40051c:	004031a9 	.word	0x004031a9

00400520 <vPortFree>:
	if( pv != NULL )
  400520:	b180      	cbz	r0, 400544 <vPortFree+0x24>
{
  400522:	b510      	push	{r4, lr}
  400524:	4604      	mov	r4, r0
		vTaskSuspendAll();
  400526:	4b08      	ldr	r3, [pc, #32]	; (400548 <vPortFree+0x28>)
  400528:	4798      	blx	r3
			xFreeBytesRemaining += pxLink->xBlockSize;
  40052a:	4a08      	ldr	r2, [pc, #32]	; (40054c <vPortFree+0x2c>)
  40052c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  400530:	6811      	ldr	r1, [r2, #0]
  400532:	440b      	add	r3, r1
  400534:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  400536:	f1a4 0010 	sub.w	r0, r4, #16
  40053a:	4b05      	ldr	r3, [pc, #20]	; (400550 <vPortFree+0x30>)
  40053c:	4798      	blx	r3
		xTaskResumeAll();
  40053e:	4b05      	ldr	r3, [pc, #20]	; (400554 <vPortFree+0x34>)
  400540:	4798      	blx	r3
  400542:	bd10      	pop	{r4, pc}
  400544:	4770      	bx	lr
  400546:	bf00      	nop
  400548:	00400d7d 	.word	0x00400d7d
  40054c:	20400010 	.word	0x20400010
  400550:	004003f1 	.word	0x004003f1
  400554:	00400ed1 	.word	0x00400ed1

00400558 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  400558:	b510      	push	{r4, lr}
  40055a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  40055c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40055e:	b95b      	cbnz	r3, 400578 <prvCopyDataToQueue+0x20>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400560:	6803      	ldr	r3, [r0, #0]
  400562:	b11b      	cbz	r3, 40056c <prvCopyDataToQueue+0x14>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400564:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400566:	3301      	adds	r3, #1
  400568:	63a3      	str	r3, [r4, #56]	; 0x38
  40056a:	bd10      	pop	{r4, pc}
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40056c:	6840      	ldr	r0, [r0, #4]
  40056e:	4b12      	ldr	r3, [pc, #72]	; (4005b8 <prvCopyDataToQueue+0x60>)
  400570:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400572:	2300      	movs	r3, #0
  400574:	6063      	str	r3, [r4, #4]
  400576:	e7f5      	b.n	400564 <prvCopyDataToQueue+0xc>
	else if( xPosition == queueSEND_TO_BACK )
  400578:	b96a      	cbnz	r2, 400596 <prvCopyDataToQueue+0x3e>
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40057a:	461a      	mov	r2, r3
  40057c:	6880      	ldr	r0, [r0, #8]
  40057e:	4b0f      	ldr	r3, [pc, #60]	; (4005bc <prvCopyDataToQueue+0x64>)
  400580:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400582:	68a3      	ldr	r3, [r4, #8]
  400584:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400586:	4413      	add	r3, r2
  400588:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40058a:	6862      	ldr	r2, [r4, #4]
  40058c:	4293      	cmp	r3, r2
  40058e:	d3e9      	bcc.n	400564 <prvCopyDataToQueue+0xc>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400590:	6823      	ldr	r3, [r4, #0]
  400592:	60a3      	str	r3, [r4, #8]
  400594:	e7e6      	b.n	400564 <prvCopyDataToQueue+0xc>
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  400596:	461a      	mov	r2, r3
  400598:	68c0      	ldr	r0, [r0, #12]
  40059a:	4b08      	ldr	r3, [pc, #32]	; (4005bc <prvCopyDataToQueue+0x64>)
  40059c:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  40059e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4005a0:	4252      	negs	r2, r2
  4005a2:	68e3      	ldr	r3, [r4, #12]
  4005a4:	4413      	add	r3, r2
  4005a6:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  4005a8:	6821      	ldr	r1, [r4, #0]
  4005aa:	428b      	cmp	r3, r1
  4005ac:	d2da      	bcs.n	400564 <prvCopyDataToQueue+0xc>
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4005ae:	6863      	ldr	r3, [r4, #4]
  4005b0:	441a      	add	r2, r3
  4005b2:	60e2      	str	r2, [r4, #12]
  4005b4:	e7d6      	b.n	400564 <prvCopyDataToQueue+0xc>
  4005b6:	bf00      	nop
  4005b8:	004013d1 	.word	0x004013d1
  4005bc:	00403361 	.word	0x00403361

004005c0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  4005c0:	b538      	push	{r3, r4, r5, lr}
  4005c2:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  4005c4:	6800      	ldr	r0, [r0, #0]
  4005c6:	b158      	cbz	r0, 4005e0 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  4005c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  4005ca:	68dc      	ldr	r4, [r3, #12]
  4005cc:	4414      	add	r4, r2
  4005ce:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  4005d0:	685d      	ldr	r5, [r3, #4]
  4005d2:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  4005d4:	bf28      	it	cs
  4005d6:	60d8      	strcs	r0, [r3, #12]
  4005d8:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  4005da:	68d9      	ldr	r1, [r3, #12]
  4005dc:	4b01      	ldr	r3, [pc, #4]	; (4005e4 <prvCopyDataFromQueue+0x24>)
  4005de:	4798      	blx	r3
  4005e0:	bd38      	pop	{r3, r4, r5, pc}
  4005e2:	bf00      	nop
  4005e4:	00403361 	.word	0x00403361

004005e8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4005e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4005ea:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4005ec:	4b1f      	ldr	r3, [pc, #124]	; (40066c <prvUnlockQueue+0x84>)
  4005ee:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4005f0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4005f2:	2b00      	cmp	r3, #0
  4005f4:	dd14      	ble.n	400620 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4005f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4005f8:	b193      	cbz	r3, 400620 <prvUnlockQueue+0x38>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4005fa:	f104 0624 	add.w	r6, r4, #36	; 0x24
  4005fe:	4d1c      	ldr	r5, [pc, #112]	; (400670 <prvUnlockQueue+0x88>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  400600:	4f1c      	ldr	r7, [pc, #112]	; (400674 <prvUnlockQueue+0x8c>)
  400602:	e007      	b.n	400614 <prvUnlockQueue+0x2c>
				}

				--( pxQueue->xTxLock );
  400604:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400606:	3b01      	subs	r3, #1
  400608:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40060a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40060c:	2b00      	cmp	r3, #0
  40060e:	dd07      	ble.n	400620 <prvUnlockQueue+0x38>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400610:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400612:	b12b      	cbz	r3, 400620 <prvUnlockQueue+0x38>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400614:	4630      	mov	r0, r6
  400616:	47a8      	blx	r5
  400618:	2800      	cmp	r0, #0
  40061a:	d0f3      	beq.n	400604 <prvUnlockQueue+0x1c>
					vTaskMissedYield();
  40061c:	47b8      	blx	r7
  40061e:	e7f1      	b.n	400604 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  400620:	f04f 33ff 	mov.w	r3, #4294967295
  400624:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  400626:	4b14      	ldr	r3, [pc, #80]	; (400678 <prvUnlockQueue+0x90>)
  400628:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  40062a:	4b10      	ldr	r3, [pc, #64]	; (40066c <prvUnlockQueue+0x84>)
  40062c:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40062e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400630:	2b00      	cmp	r3, #0
  400632:	dd14      	ble.n	40065e <prvUnlockQueue+0x76>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400634:	6923      	ldr	r3, [r4, #16]
  400636:	b193      	cbz	r3, 40065e <prvUnlockQueue+0x76>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400638:	f104 0610 	add.w	r6, r4, #16
  40063c:	4d0c      	ldr	r5, [pc, #48]	; (400670 <prvUnlockQueue+0x88>)
				{
					vTaskMissedYield();
  40063e:	4f0d      	ldr	r7, [pc, #52]	; (400674 <prvUnlockQueue+0x8c>)
  400640:	e007      	b.n	400652 <prvUnlockQueue+0x6a>
				}

				--( pxQueue->xRxLock );
  400642:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400644:	3b01      	subs	r3, #1
  400646:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400648:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40064a:	2b00      	cmp	r3, #0
  40064c:	dd07      	ble.n	40065e <prvUnlockQueue+0x76>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40064e:	6923      	ldr	r3, [r4, #16]
  400650:	b12b      	cbz	r3, 40065e <prvUnlockQueue+0x76>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400652:	4630      	mov	r0, r6
  400654:	47a8      	blx	r5
  400656:	2800      	cmp	r0, #0
  400658:	d0f3      	beq.n	400642 <prvUnlockQueue+0x5a>
					vTaskMissedYield();
  40065a:	47b8      	blx	r7
  40065c:	e7f1      	b.n	400642 <prvUnlockQueue+0x5a>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40065e:	f04f 33ff 	mov.w	r3, #4294967295
  400662:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  400664:	4b04      	ldr	r3, [pc, #16]	; (400678 <prvUnlockQueue+0x90>)
  400666:	4798      	blx	r3
  400668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40066a:	bf00      	nop
  40066c:	004002d1 	.word	0x004002d1
  400670:	004011e9 	.word	0x004011e9
  400674:	00401319 	.word	0x00401319
  400678:	004002f1 	.word	0x004002f1

0040067c <xQueueGenericReset>:
{
  40067c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40067e:	b308      	cbz	r0, 4006c4 <xQueueGenericReset+0x48>
  400680:	460d      	mov	r5, r1
  400682:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  400684:	4b17      	ldr	r3, [pc, #92]	; (4006e4 <xQueueGenericReset+0x68>)
  400686:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  400688:	6822      	ldr	r2, [r4, #0]
  40068a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40068c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40068e:	fb03 f301 	mul.w	r3, r3, r1
  400692:	18d0      	adds	r0, r2, r3
  400694:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  400696:	2000      	movs	r0, #0
  400698:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40069a:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  40069c:	1a5b      	subs	r3, r3, r1
  40069e:	4413      	add	r3, r2
  4006a0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4006a2:	f04f 33ff 	mov.w	r3, #4294967295
  4006a6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4006a8:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  4006aa:	b995      	cbnz	r5, 4006d2 <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4006ac:	6923      	ldr	r3, [r4, #16]
  4006ae:	b12b      	cbz	r3, 4006bc <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4006b0:	f104 0010 	add.w	r0, r4, #16
  4006b4:	4b0c      	ldr	r3, [pc, #48]	; (4006e8 <xQueueGenericReset+0x6c>)
  4006b6:	4798      	blx	r3
  4006b8:	2801      	cmp	r0, #1
  4006ba:	d007      	beq.n	4006cc <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
  4006bc:	4b0b      	ldr	r3, [pc, #44]	; (4006ec <xQueueGenericReset+0x70>)
  4006be:	4798      	blx	r3
}
  4006c0:	2001      	movs	r0, #1
  4006c2:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxQueue );
  4006c4:	4b0a      	ldr	r3, [pc, #40]	; (4006f0 <xQueueGenericReset+0x74>)
  4006c6:	4798      	blx	r3
  4006c8:	bf00      	nop
  4006ca:	e7fd      	b.n	4006c8 <xQueueGenericReset+0x4c>
					portYIELD_WITHIN_API();
  4006cc:	4b09      	ldr	r3, [pc, #36]	; (4006f4 <xQueueGenericReset+0x78>)
  4006ce:	4798      	blx	r3
  4006d0:	e7f4      	b.n	4006bc <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4006d2:	f104 0010 	add.w	r0, r4, #16
  4006d6:	4d08      	ldr	r5, [pc, #32]	; (4006f8 <xQueueGenericReset+0x7c>)
  4006d8:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4006da:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4006de:	47a8      	blx	r5
  4006e0:	e7ec      	b.n	4006bc <xQueueGenericReset+0x40>
  4006e2:	bf00      	nop
  4006e4:	004002d1 	.word	0x004002d1
  4006e8:	004011e9 	.word	0x004011e9
  4006ec:	004002f1 	.word	0x004002f1
  4006f0:	004002c1 	.word	0x004002c1
  4006f4:	004002b1 	.word	0x004002b1
  4006f8:	004001ad 	.word	0x004001ad

004006fc <xQueueGenericCreate>:
{
  4006fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4006fe:	b1d8      	cbz	r0, 400738 <xQueueGenericCreate+0x3c>
  400700:	460d      	mov	r5, r1
  400702:	4617      	mov	r7, r2
  400704:	4606      	mov	r6, r0
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  400706:	2050      	movs	r0, #80	; 0x50
  400708:	4b0d      	ldr	r3, [pc, #52]	; (400740 <xQueueGenericCreate+0x44>)
  40070a:	4798      	blx	r3
		if( pxNewQueue != NULL )
  40070c:	4604      	mov	r4, r0
  40070e:	b198      	cbz	r0, 400738 <xQueueGenericCreate+0x3c>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  400710:	fb05 f006 	mul.w	r0, r5, r6
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  400714:	3001      	adds	r0, #1
  400716:	4b0a      	ldr	r3, [pc, #40]	; (400740 <xQueueGenericCreate+0x44>)
  400718:	4798      	blx	r3
  40071a:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  40071c:	b148      	cbz	r0, 400732 <xQueueGenericCreate+0x36>
				pxNewQueue->uxLength = uxQueueLength;
  40071e:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  400720:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  400722:	2101      	movs	r1, #1
  400724:	4620      	mov	r0, r4
  400726:	4b07      	ldr	r3, [pc, #28]	; (400744 <xQueueGenericCreate+0x48>)
  400728:	4798      	blx	r3
					pxNewQueue->ucQueueType = ucQueueType;
  40072a:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
}
  40072e:	4620      	mov	r0, r4
  400730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vPortFree( pxNewQueue );
  400732:	4620      	mov	r0, r4
  400734:	4b04      	ldr	r3, [pc, #16]	; (400748 <xQueueGenericCreate+0x4c>)
  400736:	4798      	blx	r3
	configASSERT( xReturn );
  400738:	4b04      	ldr	r3, [pc, #16]	; (40074c <xQueueGenericCreate+0x50>)
  40073a:	4798      	blx	r3
  40073c:	bf00      	nop
  40073e:	e7fd      	b.n	40073c <xQueueGenericCreate+0x40>
  400740:	00400449 	.word	0x00400449
  400744:	0040067d 	.word	0x0040067d
  400748:	00400521 	.word	0x00400521
  40074c:	004002c1 	.word	0x004002c1

00400750 <xQueueGenericSend>:
{
  400750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400754:	b085      	sub	sp, #20
  400756:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  400758:	b148      	cbz	r0, 40076e <xQueueGenericSend+0x1e>
  40075a:	4688      	mov	r8, r1
  40075c:	4699      	mov	r9, r3
  40075e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400760:	b149      	cbz	r1, 400776 <xQueueGenericSend+0x26>
  400762:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  400764:	4e39      	ldr	r6, [pc, #228]	; (40084c <xQueueGenericSend+0xfc>)
					vTaskSetTimeOutState( &xTimeOut );
  400766:	f8df a110 	ldr.w	sl, [pc, #272]	; 400878 <xQueueGenericSend+0x128>
		taskEXIT_CRITICAL();
  40076a:	4d39      	ldr	r5, [pc, #228]	; (400850 <xQueueGenericSend+0x100>)
  40076c:	e034      	b.n	4007d8 <xQueueGenericSend+0x88>
	configASSERT( pxQueue );
  40076e:	4b39      	ldr	r3, [pc, #228]	; (400854 <xQueueGenericSend+0x104>)
  400770:	4798      	blx	r3
  400772:	bf00      	nop
  400774:	e7fd      	b.n	400772 <xQueueGenericSend+0x22>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400776:	6c03      	ldr	r3, [r0, #64]	; 0x40
  400778:	b11b      	cbz	r3, 400782 <xQueueGenericSend+0x32>
  40077a:	4b36      	ldr	r3, [pc, #216]	; (400854 <xQueueGenericSend+0x104>)
  40077c:	4798      	blx	r3
  40077e:	bf00      	nop
  400780:	e7fd      	b.n	40077e <xQueueGenericSend+0x2e>
  400782:	2700      	movs	r7, #0
  400784:	e7ee      	b.n	400764 <xQueueGenericSend+0x14>
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400786:	464a      	mov	r2, r9
  400788:	4641      	mov	r1, r8
  40078a:	4620      	mov	r0, r4
  40078c:	4b32      	ldr	r3, [pc, #200]	; (400858 <xQueueGenericSend+0x108>)
  40078e:	4798      	blx	r3
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400790:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400792:	b92b      	cbnz	r3, 4007a0 <xQueueGenericSend+0x50>
				taskEXIT_CRITICAL();
  400794:	4b2e      	ldr	r3, [pc, #184]	; (400850 <xQueueGenericSend+0x100>)
  400796:	4798      	blx	r3
				return pdPASS;
  400798:	2001      	movs	r0, #1
}
  40079a:	b005      	add	sp, #20
  40079c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4007a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4007a4:	4b2d      	ldr	r3, [pc, #180]	; (40085c <xQueueGenericSend+0x10c>)
  4007a6:	4798      	blx	r3
  4007a8:	2801      	cmp	r0, #1
  4007aa:	d1f3      	bne.n	400794 <xQueueGenericSend+0x44>
						portYIELD_WITHIN_API();
  4007ac:	4b2c      	ldr	r3, [pc, #176]	; (400860 <xQueueGenericSend+0x110>)
  4007ae:	4798      	blx	r3
  4007b0:	e7f0      	b.n	400794 <xQueueGenericSend+0x44>
					taskEXIT_CRITICAL();
  4007b2:	4b27      	ldr	r3, [pc, #156]	; (400850 <xQueueGenericSend+0x100>)
  4007b4:	4798      	blx	r3
					return errQUEUE_FULL;
  4007b6:	2000      	movs	r0, #0
  4007b8:	e7ef      	b.n	40079a <xQueueGenericSend+0x4a>
					vTaskSetTimeOutState( &xTimeOut );
  4007ba:	a802      	add	r0, sp, #8
  4007bc:	47d0      	blx	sl
  4007be:	e015      	b.n	4007ec <xQueueGenericSend+0x9c>
		prvLockQueue( pxQueue );
  4007c0:	2300      	movs	r3, #0
  4007c2:	6463      	str	r3, [r4, #68]	; 0x44
  4007c4:	e01a      	b.n	4007fc <xQueueGenericSend+0xac>
  4007c6:	2300      	movs	r3, #0
  4007c8:	64a3      	str	r3, [r4, #72]	; 0x48
  4007ca:	e01b      	b.n	400804 <xQueueGenericSend+0xb4>
				prvUnlockQueue( pxQueue );
  4007cc:	4620      	mov	r0, r4
  4007ce:	4b25      	ldr	r3, [pc, #148]	; (400864 <xQueueGenericSend+0x114>)
  4007d0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4007d2:	4b25      	ldr	r3, [pc, #148]	; (400868 <xQueueGenericSend+0x118>)
  4007d4:	4798      	blx	r3
  4007d6:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4007d8:	47b0      	blx	r6
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4007da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4007dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4007de:	429a      	cmp	r2, r3
  4007e0:	d3d1      	bcc.n	400786 <xQueueGenericSend+0x36>
				if( xTicksToWait == ( portTickType ) 0 )
  4007e2:	9b01      	ldr	r3, [sp, #4]
  4007e4:	2b00      	cmp	r3, #0
  4007e6:	d0e4      	beq.n	4007b2 <xQueueGenericSend+0x62>
				else if( xEntryTimeSet == pdFALSE )
  4007e8:	2f00      	cmp	r7, #0
  4007ea:	d0e6      	beq.n	4007ba <xQueueGenericSend+0x6a>
		taskEXIT_CRITICAL();
  4007ec:	47a8      	blx	r5
		vTaskSuspendAll();
  4007ee:	4b1f      	ldr	r3, [pc, #124]	; (40086c <xQueueGenericSend+0x11c>)
  4007f0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4007f2:	47b0      	blx	r6
  4007f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4007f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4007fa:	d0e1      	beq.n	4007c0 <xQueueGenericSend+0x70>
  4007fc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4007fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  400802:	d0e0      	beq.n	4007c6 <xQueueGenericSend+0x76>
  400804:	47a8      	blx	r5
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400806:	a901      	add	r1, sp, #4
  400808:	a802      	add	r0, sp, #8
  40080a:	4b19      	ldr	r3, [pc, #100]	; (400870 <xQueueGenericSend+0x120>)
  40080c:	4798      	blx	r3
  40080e:	b9a8      	cbnz	r0, 40083c <xQueueGenericSend+0xec>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  400810:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  400812:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400816:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  400818:	47a8      	blx	r5
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40081a:	45bb      	cmp	fp, r7
  40081c:	d1d6      	bne.n	4007cc <xQueueGenericSend+0x7c>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40081e:	9901      	ldr	r1, [sp, #4]
  400820:	f104 0010 	add.w	r0, r4, #16
  400824:	4b13      	ldr	r3, [pc, #76]	; (400874 <xQueueGenericSend+0x124>)
  400826:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400828:	4620      	mov	r0, r4
  40082a:	4b0e      	ldr	r3, [pc, #56]	; (400864 <xQueueGenericSend+0x114>)
  40082c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40082e:	4b0e      	ldr	r3, [pc, #56]	; (400868 <xQueueGenericSend+0x118>)
  400830:	4798      	blx	r3
  400832:	2800      	cmp	r0, #0
  400834:	d1cf      	bne.n	4007d6 <xQueueGenericSend+0x86>
					portYIELD_WITHIN_API();
  400836:	4b0a      	ldr	r3, [pc, #40]	; (400860 <xQueueGenericSend+0x110>)
  400838:	4798      	blx	r3
  40083a:	e7cc      	b.n	4007d6 <xQueueGenericSend+0x86>
			prvUnlockQueue( pxQueue );
  40083c:	4620      	mov	r0, r4
  40083e:	4b09      	ldr	r3, [pc, #36]	; (400864 <xQueueGenericSend+0x114>)
  400840:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400842:	4b09      	ldr	r3, [pc, #36]	; (400868 <xQueueGenericSend+0x118>)
  400844:	4798      	blx	r3
			return errQUEUE_FULL;
  400846:	2000      	movs	r0, #0
  400848:	e7a7      	b.n	40079a <xQueueGenericSend+0x4a>
  40084a:	bf00      	nop
  40084c:	004002d1 	.word	0x004002d1
  400850:	004002f1 	.word	0x004002f1
  400854:	004002c1 	.word	0x004002c1
  400858:	00400559 	.word	0x00400559
  40085c:	004011e9 	.word	0x004011e9
  400860:	004002b1 	.word	0x004002b1
  400864:	004005e9 	.word	0x004005e9
  400868:	00400ed1 	.word	0x00400ed1
  40086c:	00400d7d 	.word	0x00400d7d
  400870:	00401295 	.word	0x00401295
  400874:	00401145 	.word	0x00401145
  400878:	0040126d 	.word	0x0040126d

0040087c <xQueueGenericSendFromISR>:
{
  40087c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( pxQueue );
  400880:	b190      	cbz	r0, 4008a8 <xQueueGenericSendFromISR+0x2c>
  400882:	460e      	mov	r6, r1
  400884:	4615      	mov	r5, r2
  400886:	4698      	mov	r8, r3
  400888:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40088a:	b189      	cbz	r1, 4008b0 <xQueueGenericSendFromISR+0x34>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  40088c:	4b1a      	ldr	r3, [pc, #104]	; (4008f8 <xQueueGenericSendFromISR+0x7c>)
  40088e:	4798      	blx	r3
  400890:	4607      	mov	r7, r0
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400892:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400894:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400896:	429a      	cmp	r2, r3
  400898:	d311      	bcc.n	4008be <xQueueGenericSendFromISR+0x42>
			xReturn = errQUEUE_FULL;
  40089a:	2400      	movs	r4, #0
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40089c:	4638      	mov	r0, r7
  40089e:	4b17      	ldr	r3, [pc, #92]	; (4008fc <xQueueGenericSendFromISR+0x80>)
  4008a0:	4798      	blx	r3
}
  4008a2:	4620      	mov	r0, r4
  4008a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( pxQueue );
  4008a8:	4b13      	ldr	r3, [pc, #76]	; (4008f8 <xQueueGenericSendFromISR+0x7c>)
  4008aa:	4798      	blx	r3
  4008ac:	bf00      	nop
  4008ae:	e7fd      	b.n	4008ac <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4008b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4008b2:	2b00      	cmp	r3, #0
  4008b4:	d0ea      	beq.n	40088c <xQueueGenericSendFromISR+0x10>
  4008b6:	4b10      	ldr	r3, [pc, #64]	; (4008f8 <xQueueGenericSendFromISR+0x7c>)
  4008b8:	4798      	blx	r3
  4008ba:	bf00      	nop
  4008bc:	e7fd      	b.n	4008ba <xQueueGenericSendFromISR+0x3e>
			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4008be:	4642      	mov	r2, r8
  4008c0:	4631      	mov	r1, r6
  4008c2:	4620      	mov	r0, r4
  4008c4:	4b0e      	ldr	r3, [pc, #56]	; (400900 <xQueueGenericSendFromISR+0x84>)
  4008c6:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4008c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4008ca:	f1b3 3fff 	cmp.w	r3, #4294967295
  4008ce:	d10a      	bne.n	4008e6 <xQueueGenericSendFromISR+0x6a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4008d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4008d2:	b16b      	cbz	r3, 4008f0 <xQueueGenericSendFromISR+0x74>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4008d4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4008d8:	4b0a      	ldr	r3, [pc, #40]	; (400904 <xQueueGenericSendFromISR+0x88>)
  4008da:	4798      	blx	r3
						if( pxHigherPriorityTaskWoken != NULL )
  4008dc:	b155      	cbz	r5, 4008f4 <xQueueGenericSendFromISR+0x78>
  4008de:	b148      	cbz	r0, 4008f4 <xQueueGenericSendFromISR+0x78>
							*pxHigherPriorityTaskWoken = pdTRUE;
  4008e0:	2401      	movs	r4, #1
  4008e2:	602c      	str	r4, [r5, #0]
  4008e4:	e7da      	b.n	40089c <xQueueGenericSendFromISR+0x20>
				++( pxQueue->xTxLock );
  4008e6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4008e8:	3301      	adds	r3, #1
  4008ea:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4008ec:	2401      	movs	r4, #1
  4008ee:	e7d5      	b.n	40089c <xQueueGenericSendFromISR+0x20>
  4008f0:	2401      	movs	r4, #1
  4008f2:	e7d3      	b.n	40089c <xQueueGenericSendFromISR+0x20>
  4008f4:	2401      	movs	r4, #1
  4008f6:	e7d1      	b.n	40089c <xQueueGenericSendFromISR+0x20>
  4008f8:	004002c1 	.word	0x004002c1
  4008fc:	004002e9 	.word	0x004002e9
  400900:	00400559 	.word	0x00400559
  400904:	004011e9 	.word	0x004011e9

00400908 <xQueueGenericReceive>:
{
  400908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40090c:	b084      	sub	sp, #16
  40090e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  400910:	b148      	cbz	r0, 400926 <xQueueGenericReceive+0x1e>
  400912:	4688      	mov	r8, r1
  400914:	4699      	mov	r9, r3
  400916:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400918:	b149      	cbz	r1, 40092e <xQueueGenericReceive+0x26>
  40091a:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  40091c:	4e47      	ldr	r6, [pc, #284]	; (400a3c <xQueueGenericReceive+0x134>)
					vTaskSetTimeOutState( &xTimeOut );
  40091e:	f8df a150 	ldr.w	sl, [pc, #336]	; 400a70 <xQueueGenericReceive+0x168>
		taskEXIT_CRITICAL();
  400922:	4d47      	ldr	r5, [pc, #284]	; (400a40 <xQueueGenericReceive+0x138>)
  400924:	e051      	b.n	4009ca <xQueueGenericReceive+0xc2>
	configASSERT( pxQueue );
  400926:	4b47      	ldr	r3, [pc, #284]	; (400a44 <xQueueGenericReceive+0x13c>)
  400928:	4798      	blx	r3
  40092a:	bf00      	nop
  40092c:	e7fd      	b.n	40092a <xQueueGenericReceive+0x22>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40092e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  400930:	b11b      	cbz	r3, 40093a <xQueueGenericReceive+0x32>
  400932:	4b44      	ldr	r3, [pc, #272]	; (400a44 <xQueueGenericReceive+0x13c>)
  400934:	4798      	blx	r3
  400936:	bf00      	nop
  400938:	e7fd      	b.n	400936 <xQueueGenericReceive+0x2e>
  40093a:	2700      	movs	r7, #0
  40093c:	e7ee      	b.n	40091c <xQueueGenericReceive+0x14>
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  40093e:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  400940:	4641      	mov	r1, r8
  400942:	4620      	mov	r0, r4
  400944:	4b40      	ldr	r3, [pc, #256]	; (400a48 <xQueueGenericReceive+0x140>)
  400946:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  400948:	f1b9 0f00 	cmp.w	r9, #0
  40094c:	d117      	bne.n	40097e <xQueueGenericReceive+0x76>
					--( pxQueue->uxMessagesWaiting );
  40094e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400950:	3b01      	subs	r3, #1
  400952:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400954:	6823      	ldr	r3, [r4, #0]
  400956:	b913      	cbnz	r3, 40095e <xQueueGenericReceive+0x56>
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  400958:	4b3c      	ldr	r3, [pc, #240]	; (400a4c <xQueueGenericReceive+0x144>)
  40095a:	4798      	blx	r3
  40095c:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40095e:	6923      	ldr	r3, [r4, #16]
  400960:	b13b      	cbz	r3, 400972 <xQueueGenericReceive+0x6a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400962:	f104 0010 	add.w	r0, r4, #16
  400966:	4b3a      	ldr	r3, [pc, #232]	; (400a50 <xQueueGenericReceive+0x148>)
  400968:	4798      	blx	r3
  40096a:	2801      	cmp	r0, #1
  40096c:	d101      	bne.n	400972 <xQueueGenericReceive+0x6a>
							portYIELD_WITHIN_API();
  40096e:	4b39      	ldr	r3, [pc, #228]	; (400a54 <xQueueGenericReceive+0x14c>)
  400970:	4798      	blx	r3
				taskEXIT_CRITICAL();
  400972:	4b33      	ldr	r3, [pc, #204]	; (400a40 <xQueueGenericReceive+0x138>)
  400974:	4798      	blx	r3
				return pdPASS;
  400976:	2001      	movs	r0, #1
}
  400978:	b004      	add	sp, #16
  40097a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  40097e:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400980:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400982:	2b00      	cmp	r3, #0
  400984:	d0f5      	beq.n	400972 <xQueueGenericReceive+0x6a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400986:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40098a:	4b31      	ldr	r3, [pc, #196]	; (400a50 <xQueueGenericReceive+0x148>)
  40098c:	4798      	blx	r3
  40098e:	2800      	cmp	r0, #0
  400990:	d0ef      	beq.n	400972 <xQueueGenericReceive+0x6a>
							portYIELD_WITHIN_API();
  400992:	4b30      	ldr	r3, [pc, #192]	; (400a54 <xQueueGenericReceive+0x14c>)
  400994:	4798      	blx	r3
  400996:	e7ec      	b.n	400972 <xQueueGenericReceive+0x6a>
					taskEXIT_CRITICAL();
  400998:	4b29      	ldr	r3, [pc, #164]	; (400a40 <xQueueGenericReceive+0x138>)
  40099a:	4798      	blx	r3
					return errQUEUE_EMPTY;
  40099c:	2000      	movs	r0, #0
  40099e:	e7eb      	b.n	400978 <xQueueGenericReceive+0x70>
					vTaskSetTimeOutState( &xTimeOut );
  4009a0:	a802      	add	r0, sp, #8
  4009a2:	47d0      	blx	sl
  4009a4:	e01a      	b.n	4009dc <xQueueGenericReceive+0xd4>
		prvLockQueue( pxQueue );
  4009a6:	2300      	movs	r3, #0
  4009a8:	6463      	str	r3, [r4, #68]	; 0x44
  4009aa:	e01f      	b.n	4009ec <xQueueGenericReceive+0xe4>
  4009ac:	2300      	movs	r3, #0
  4009ae:	64a3      	str	r3, [r4, #72]	; 0x48
  4009b0:	e020      	b.n	4009f4 <xQueueGenericReceive+0xec>
						portENTER_CRITICAL();
  4009b2:	47b0      	blx	r6
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4009b4:	6860      	ldr	r0, [r4, #4]
  4009b6:	4b28      	ldr	r3, [pc, #160]	; (400a58 <xQueueGenericReceive+0x150>)
  4009b8:	4798      	blx	r3
						portEXIT_CRITICAL();
  4009ba:	47a8      	blx	r5
  4009bc:	e028      	b.n	400a10 <xQueueGenericReceive+0x108>
				prvUnlockQueue( pxQueue );
  4009be:	4620      	mov	r0, r4
  4009c0:	4b26      	ldr	r3, [pc, #152]	; (400a5c <xQueueGenericReceive+0x154>)
  4009c2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4009c4:	4b26      	ldr	r3, [pc, #152]	; (400a60 <xQueueGenericReceive+0x158>)
  4009c6:	4798      	blx	r3
  4009c8:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4009ca:	47b0      	blx	r6
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  4009cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009ce:	2b00      	cmp	r3, #0
  4009d0:	d1b5      	bne.n	40093e <xQueueGenericReceive+0x36>
				if( xTicksToWait == ( portTickType ) 0 )
  4009d2:	9b01      	ldr	r3, [sp, #4]
  4009d4:	2b00      	cmp	r3, #0
  4009d6:	d0df      	beq.n	400998 <xQueueGenericReceive+0x90>
				else if( xEntryTimeSet == pdFALSE )
  4009d8:	2f00      	cmp	r7, #0
  4009da:	d0e1      	beq.n	4009a0 <xQueueGenericReceive+0x98>
		taskEXIT_CRITICAL();
  4009dc:	47a8      	blx	r5
		vTaskSuspendAll();
  4009de:	4b21      	ldr	r3, [pc, #132]	; (400a64 <xQueueGenericReceive+0x15c>)
  4009e0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4009e2:	47b0      	blx	r6
  4009e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4009e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4009ea:	d0dc      	beq.n	4009a6 <xQueueGenericReceive+0x9e>
  4009ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4009ee:	f1b3 3fff 	cmp.w	r3, #4294967295
  4009f2:	d0db      	beq.n	4009ac <xQueueGenericReceive+0xa4>
  4009f4:	47a8      	blx	r5
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4009f6:	a901      	add	r1, sp, #4
  4009f8:	a802      	add	r0, sp, #8
  4009fa:	4b1b      	ldr	r3, [pc, #108]	; (400a68 <xQueueGenericReceive+0x160>)
  4009fc:	4798      	blx	r3
  4009fe:	b9b0      	cbnz	r0, 400a2e <xQueueGenericReceive+0x126>
	taskENTER_CRITICAL();
  400a00:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  400a02:	6ba7      	ldr	r7, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  400a04:	47a8      	blx	r5
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  400a06:	2f00      	cmp	r7, #0
  400a08:	d1d9      	bne.n	4009be <xQueueGenericReceive+0xb6>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400a0a:	6823      	ldr	r3, [r4, #0]
  400a0c:	2b00      	cmp	r3, #0
  400a0e:	d0d0      	beq.n	4009b2 <xQueueGenericReceive+0xaa>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400a10:	9901      	ldr	r1, [sp, #4]
  400a12:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a16:	4b15      	ldr	r3, [pc, #84]	; (400a6c <xQueueGenericReceive+0x164>)
  400a18:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400a1a:	4620      	mov	r0, r4
  400a1c:	4b0f      	ldr	r3, [pc, #60]	; (400a5c <xQueueGenericReceive+0x154>)
  400a1e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400a20:	4b0f      	ldr	r3, [pc, #60]	; (400a60 <xQueueGenericReceive+0x158>)
  400a22:	4798      	blx	r3
  400a24:	2800      	cmp	r0, #0
  400a26:	d1cf      	bne.n	4009c8 <xQueueGenericReceive+0xc0>
					portYIELD_WITHIN_API();
  400a28:	4b0a      	ldr	r3, [pc, #40]	; (400a54 <xQueueGenericReceive+0x14c>)
  400a2a:	4798      	blx	r3
  400a2c:	e7cc      	b.n	4009c8 <xQueueGenericReceive+0xc0>
			prvUnlockQueue( pxQueue );
  400a2e:	4620      	mov	r0, r4
  400a30:	4b0a      	ldr	r3, [pc, #40]	; (400a5c <xQueueGenericReceive+0x154>)
  400a32:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400a34:	4b0a      	ldr	r3, [pc, #40]	; (400a60 <xQueueGenericReceive+0x158>)
  400a36:	4798      	blx	r3
			return errQUEUE_EMPTY;
  400a38:	2000      	movs	r0, #0
  400a3a:	e79d      	b.n	400978 <xQueueGenericReceive+0x70>
  400a3c:	004002d1 	.word	0x004002d1
  400a40:	004002f1 	.word	0x004002f1
  400a44:	004002c1 	.word	0x004002c1
  400a48:	004005c1 	.word	0x004005c1
  400a4c:	00401325 	.word	0x00401325
  400a50:	004011e9 	.word	0x004011e9
  400a54:	004002b1 	.word	0x004002b1
  400a58:	00401351 	.word	0x00401351
  400a5c:	004005e9 	.word	0x004005e9
  400a60:	00400ed1 	.word	0x00400ed1
  400a64:	00400d7d 	.word	0x00400d7d
  400a68:	00401295 	.word	0x00401295
  400a6c:	00401145 	.word	0x00401145
  400a70:	0040126d 	.word	0x0040126d

00400a74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  400a74:	b538      	push	{r3, r4, r5, lr}
  400a76:	4604      	mov	r4, r0
  400a78:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  400a7a:	4b0f      	ldr	r3, [pc, #60]	; (400ab8 <vQueueWaitForMessageRestricted+0x44>)
  400a7c:	4798      	blx	r3
  400a7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400a80:	f1b3 3fff 	cmp.w	r3, #4294967295
  400a84:	d00b      	beq.n	400a9e <vQueueWaitForMessageRestricted+0x2a>
  400a86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a88:	f1b3 3fff 	cmp.w	r3, #4294967295
  400a8c:	d00a      	beq.n	400aa4 <vQueueWaitForMessageRestricted+0x30>
  400a8e:	4b0b      	ldr	r3, [pc, #44]	; (400abc <vQueueWaitForMessageRestricted+0x48>)
  400a90:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  400a92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400a94:	b14b      	cbz	r3, 400aaa <vQueueWaitForMessageRestricted+0x36>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
		}
		prvUnlockQueue( pxQueue );
  400a96:	4620      	mov	r0, r4
  400a98:	4b09      	ldr	r3, [pc, #36]	; (400ac0 <vQueueWaitForMessageRestricted+0x4c>)
  400a9a:	4798      	blx	r3
  400a9c:	bd38      	pop	{r3, r4, r5, pc}
		prvLockQueue( pxQueue );
  400a9e:	2300      	movs	r3, #0
  400aa0:	6463      	str	r3, [r4, #68]	; 0x44
  400aa2:	e7f0      	b.n	400a86 <vQueueWaitForMessageRestricted+0x12>
  400aa4:	2300      	movs	r3, #0
  400aa6:	64a3      	str	r3, [r4, #72]	; 0x48
  400aa8:	e7f1      	b.n	400a8e <vQueueWaitForMessageRestricted+0x1a>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400aaa:	4629      	mov	r1, r5
  400aac:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400ab0:	4b04      	ldr	r3, [pc, #16]	; (400ac4 <vQueueWaitForMessageRestricted+0x50>)
  400ab2:	4798      	blx	r3
  400ab4:	e7ef      	b.n	400a96 <vQueueWaitForMessageRestricted+0x22>
  400ab6:	bf00      	nop
  400ab8:	004002d1 	.word	0x004002d1
  400abc:	004002f1 	.word	0x004002f1
  400ac0:	004005e9 	.word	0x004005e9
  400ac4:	004011a5 	.word	0x004011a5

00400ac8 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  400ac8:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  400aca:	4b0f      	ldr	r3, [pc, #60]	; (400b08 <prvAddCurrentTaskToDelayedList+0x40>)
  400acc:	681b      	ldr	r3, [r3, #0]
  400ace:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  400ad0:	4b0e      	ldr	r3, [pc, #56]	; (400b0c <prvAddCurrentTaskToDelayedList+0x44>)
  400ad2:	681b      	ldr	r3, [r3, #0]
  400ad4:	4298      	cmp	r0, r3
  400ad6:	d30e      	bcc.n	400af6 <prvAddCurrentTaskToDelayedList+0x2e>
  400ad8:	4604      	mov	r4, r0
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  400ada:	4b0d      	ldr	r3, [pc, #52]	; (400b10 <prvAddCurrentTaskToDelayedList+0x48>)
  400adc:	6818      	ldr	r0, [r3, #0]
  400ade:	4b0a      	ldr	r3, [pc, #40]	; (400b08 <prvAddCurrentTaskToDelayedList+0x40>)
  400ae0:	6819      	ldr	r1, [r3, #0]
  400ae2:	3104      	adds	r1, #4
  400ae4:	4b0b      	ldr	r3, [pc, #44]	; (400b14 <prvAddCurrentTaskToDelayedList+0x4c>)
  400ae6:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  400ae8:	4b0b      	ldr	r3, [pc, #44]	; (400b18 <prvAddCurrentTaskToDelayedList+0x50>)
  400aea:	681b      	ldr	r3, [r3, #0]
  400aec:	429c      	cmp	r4, r3
  400aee:	d201      	bcs.n	400af4 <prvAddCurrentTaskToDelayedList+0x2c>
		{
			xNextTaskUnblockTime = xTimeToWake;
  400af0:	4b09      	ldr	r3, [pc, #36]	; (400b18 <prvAddCurrentTaskToDelayedList+0x50>)
  400af2:	601c      	str	r4, [r3, #0]
  400af4:	bd10      	pop	{r4, pc}
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  400af6:	4b09      	ldr	r3, [pc, #36]	; (400b1c <prvAddCurrentTaskToDelayedList+0x54>)
  400af8:	6818      	ldr	r0, [r3, #0]
  400afa:	4b03      	ldr	r3, [pc, #12]	; (400b08 <prvAddCurrentTaskToDelayedList+0x40>)
  400afc:	6819      	ldr	r1, [r3, #0]
  400afe:	3104      	adds	r1, #4
  400b00:	4b04      	ldr	r3, [pc, #16]	; (400b14 <prvAddCurrentTaskToDelayedList+0x4c>)
  400b02:	4798      	blx	r3
  400b04:	bd10      	pop	{r4, pc}
  400b06:	bf00      	nop
  400b08:	2040a9f8 	.word	0x2040a9f8
  400b0c:	2040aaf4 	.word	0x2040aaf4
  400b10:	2040a9fc 	.word	0x2040a9fc
  400b14:	004001e5 	.word	0x004001e5
  400b18:	20400014 	.word	0x20400014
  400b1c:	2040aa00 	.word	0x2040aa00

00400b20 <xTaskGenericCreate>:
{
  400b20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b24:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  400b26:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  400b28:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	configASSERT( pxTaskCode );
  400b2a:	b148      	cbz	r0, 400b40 <xTaskGenericCreate+0x20>
  400b2c:	4688      	mov	r8, r1
  400b2e:	4693      	mov	fp, r2
  400b30:	469a      	mov	sl, r3
  400b32:	4681      	mov	r9, r0
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  400b34:	2e04      	cmp	r6, #4
  400b36:	d907      	bls.n	400b48 <xTaskGenericCreate+0x28>
  400b38:	4b5c      	ldr	r3, [pc, #368]	; (400cac <xTaskGenericCreate+0x18c>)
  400b3a:	4798      	blx	r3
  400b3c:	bf00      	nop
  400b3e:	e7fd      	b.n	400b3c <xTaskGenericCreate+0x1c>
	configASSERT( pxTaskCode );
  400b40:	4b5a      	ldr	r3, [pc, #360]	; (400cac <xTaskGenericCreate+0x18c>)
  400b42:	4798      	blx	r3
  400b44:	bf00      	nop
  400b46:	e7fd      	b.n	400b44 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  400b48:	204c      	movs	r0, #76	; 0x4c
  400b4a:	4b59      	ldr	r3, [pc, #356]	; (400cb0 <xTaskGenericCreate+0x190>)
  400b4c:	4798      	blx	r3

	if( pxNewTCB != NULL )
  400b4e:	4604      	mov	r4, r0
  400b50:	2800      	cmp	r0, #0
  400b52:	d051      	beq.n	400bf8 <xTaskGenericCreate+0xd8>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  400b54:	2d00      	cmp	r5, #0
  400b56:	d044      	beq.n	400be2 <xTaskGenericCreate+0xc2>
  400b58:	6305      	str	r5, [r0, #48]	; 0x30
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  400b5a:	ea4f 028b 	mov.w	r2, fp, lsl #2
  400b5e:	21a5      	movs	r1, #165	; 0xa5
  400b60:	4628      	mov	r0, r5
  400b62:	4b54      	ldr	r3, [pc, #336]	; (400cb4 <xTaskGenericCreate+0x194>)
  400b64:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  400b66:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
  400b6a:	445d      	add	r5, fp
  400b6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  400b6e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  400b72:	f023 0507 	bic.w	r5, r3, #7
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  400b76:	220a      	movs	r2, #10
  400b78:	4641      	mov	r1, r8
  400b7a:	f104 0034 	add.w	r0, r4, #52	; 0x34
  400b7e:	4b4e      	ldr	r3, [pc, #312]	; (400cb8 <xTaskGenericCreate+0x198>)
  400b80:	4798      	blx	r3
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  400b82:	2300      	movs	r3, #0
  400b84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  400b88:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  400b8a:	64a6      	str	r6, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  400b8c:	f104 0804 	add.w	r8, r4, #4
  400b90:	4640      	mov	r0, r8
  400b92:	f8df b178 	ldr.w	fp, [pc, #376]	; 400d0c <xTaskGenericCreate+0x1ec>
  400b96:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  400b98:	f104 0018 	add.w	r0, r4, #24
  400b9c:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  400b9e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  400ba0:	f1c6 0305 	rsb	r3, r6, #5
  400ba4:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  400ba6:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  400ba8:	4652      	mov	r2, sl
  400baa:	4649      	mov	r1, r9
  400bac:	4628      	mov	r0, r5
  400bae:	4b43      	ldr	r3, [pc, #268]	; (400cbc <xTaskGenericCreate+0x19c>)
  400bb0:	4798      	blx	r3
  400bb2:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  400bb4:	b107      	cbz	r7, 400bb8 <xTaskGenericCreate+0x98>
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  400bb6:	603c      	str	r4, [r7, #0]
		taskENTER_CRITICAL();
  400bb8:	4b41      	ldr	r3, [pc, #260]	; (400cc0 <xTaskGenericCreate+0x1a0>)
  400bba:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  400bbc:	4a41      	ldr	r2, [pc, #260]	; (400cc4 <xTaskGenericCreate+0x1a4>)
  400bbe:	6813      	ldr	r3, [r2, #0]
  400bc0:	3301      	adds	r3, #1
  400bc2:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  400bc4:	4b40      	ldr	r3, [pc, #256]	; (400cc8 <xTaskGenericCreate+0x1a8>)
  400bc6:	681b      	ldr	r3, [r3, #0]
  400bc8:	b1d3      	cbz	r3, 400c00 <xTaskGenericCreate+0xe0>
				if( xSchedulerRunning == pdFALSE )
  400bca:	4b40      	ldr	r3, [pc, #256]	; (400ccc <xTaskGenericCreate+0x1ac>)
  400bcc:	681b      	ldr	r3, [r3, #0]
  400bce:	2b00      	cmp	r3, #0
  400bd0:	d13d      	bne.n	400c4e <xTaskGenericCreate+0x12e>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  400bd2:	4b3d      	ldr	r3, [pc, #244]	; (400cc8 <xTaskGenericCreate+0x1a8>)
  400bd4:	681b      	ldr	r3, [r3, #0]
  400bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400bd8:	429e      	cmp	r6, r3
  400bda:	d338      	bcc.n	400c4e <xTaskGenericCreate+0x12e>
						pxCurrentTCB = pxNewTCB;
  400bdc:	4b3a      	ldr	r3, [pc, #232]	; (400cc8 <xTaskGenericCreate+0x1a8>)
  400bde:	601c      	str	r4, [r3, #0]
  400be0:	e035      	b.n	400c4e <xTaskGenericCreate+0x12e>
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  400be2:	ea4f 008b 	mov.w	r0, fp, lsl #2
  400be6:	4b32      	ldr	r3, [pc, #200]	; (400cb0 <xTaskGenericCreate+0x190>)
  400be8:	4798      	blx	r3
  400bea:	4605      	mov	r5, r0
  400bec:	6320      	str	r0, [r4, #48]	; 0x30
		if( pxNewTCB->pxStack == NULL )
  400bee:	2800      	cmp	r0, #0
  400bf0:	d1b3      	bne.n	400b5a <xTaskGenericCreate+0x3a>
			vPortFree( pxNewTCB );
  400bf2:	4620      	mov	r0, r4
  400bf4:	4b36      	ldr	r3, [pc, #216]	; (400cd0 <xTaskGenericCreate+0x1b0>)
  400bf6:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  400bf8:	f04f 30ff 	mov.w	r0, #4294967295
}
  400bfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxCurrentTCB =  pxNewTCB;
  400c00:	4b31      	ldr	r3, [pc, #196]	; (400cc8 <xTaskGenericCreate+0x1a8>)
  400c02:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  400c04:	6813      	ldr	r3, [r2, #0]
  400c06:	2b01      	cmp	r3, #1
  400c08:	d121      	bne.n	400c4e <xTaskGenericCreate+0x12e>
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  400c0a:	4f32      	ldr	r7, [pc, #200]	; (400cd4 <xTaskGenericCreate+0x1b4>)
  400c0c:	4638      	mov	r0, r7
  400c0e:	4d32      	ldr	r5, [pc, #200]	; (400cd8 <xTaskGenericCreate+0x1b8>)
  400c10:	47a8      	blx	r5
  400c12:	f107 0014 	add.w	r0, r7, #20
  400c16:	47a8      	blx	r5
  400c18:	f107 0028 	add.w	r0, r7, #40	; 0x28
  400c1c:	47a8      	blx	r5
  400c1e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  400c22:	47a8      	blx	r5
  400c24:	f107 0050 	add.w	r0, r7, #80	; 0x50
  400c28:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  400c2a:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 400d10 <xTaskGenericCreate+0x1f0>
  400c2e:	4648      	mov	r0, r9
  400c30:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  400c32:	4f2a      	ldr	r7, [pc, #168]	; (400cdc <xTaskGenericCreate+0x1bc>)
  400c34:	4638      	mov	r0, r7
  400c36:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  400c38:	4829      	ldr	r0, [pc, #164]	; (400ce0 <xTaskGenericCreate+0x1c0>)
  400c3a:	47a8      	blx	r5
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  400c3c:	4829      	ldr	r0, [pc, #164]	; (400ce4 <xTaskGenericCreate+0x1c4>)
  400c3e:	47a8      	blx	r5
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  400c40:	4829      	ldr	r0, [pc, #164]	; (400ce8 <xTaskGenericCreate+0x1c8>)
  400c42:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  400c44:	4b29      	ldr	r3, [pc, #164]	; (400cec <xTaskGenericCreate+0x1cc>)
  400c46:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  400c4a:	4b29      	ldr	r3, [pc, #164]	; (400cf0 <xTaskGenericCreate+0x1d0>)
  400c4c:	601f      	str	r7, [r3, #0]
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  400c4e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  400c50:	4b28      	ldr	r3, [pc, #160]	; (400cf4 <xTaskGenericCreate+0x1d4>)
  400c52:	681b      	ldr	r3, [r3, #0]
  400c54:	4298      	cmp	r0, r3
  400c56:	d901      	bls.n	400c5c <xTaskGenericCreate+0x13c>
				uxTopUsedPriority = pxNewTCB->uxPriority;
  400c58:	4b26      	ldr	r3, [pc, #152]	; (400cf4 <xTaskGenericCreate+0x1d4>)
  400c5a:	6018      	str	r0, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  400c5c:	4a26      	ldr	r2, [pc, #152]	; (400cf8 <xTaskGenericCreate+0x1d8>)
  400c5e:	6813      	ldr	r3, [r2, #0]
  400c60:	6423      	str	r3, [r4, #64]	; 0x40
			uxTaskNumber++;
  400c62:	3301      	adds	r3, #1
  400c64:	6013      	str	r3, [r2, #0]
			prvAddTaskToReadyQueue( pxNewTCB );
  400c66:	4b25      	ldr	r3, [pc, #148]	; (400cfc <xTaskGenericCreate+0x1dc>)
  400c68:	681b      	ldr	r3, [r3, #0]
  400c6a:	4298      	cmp	r0, r3
  400c6c:	d901      	bls.n	400c72 <xTaskGenericCreate+0x152>
  400c6e:	4b23      	ldr	r3, [pc, #140]	; (400cfc <xTaskGenericCreate+0x1dc>)
  400c70:	6018      	str	r0, [r3, #0]
  400c72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400c76:	4641      	mov	r1, r8
  400c78:	4b16      	ldr	r3, [pc, #88]	; (400cd4 <xTaskGenericCreate+0x1b4>)
  400c7a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  400c7e:	4b20      	ldr	r3, [pc, #128]	; (400d00 <xTaskGenericCreate+0x1e0>)
  400c80:	4798      	blx	r3
		taskEXIT_CRITICAL();
  400c82:	4b20      	ldr	r3, [pc, #128]	; (400d04 <xTaskGenericCreate+0x1e4>)
  400c84:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  400c86:	4b11      	ldr	r3, [pc, #68]	; (400ccc <xTaskGenericCreate+0x1ac>)
  400c88:	681b      	ldr	r3, [r3, #0]
  400c8a:	b14b      	cbz	r3, 400ca0 <xTaskGenericCreate+0x180>
			if( pxCurrentTCB->uxPriority < uxPriority )
  400c8c:	4b0e      	ldr	r3, [pc, #56]	; (400cc8 <xTaskGenericCreate+0x1a8>)
  400c8e:	681b      	ldr	r3, [r3, #0]
  400c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400c92:	429e      	cmp	r6, r3
  400c94:	d907      	bls.n	400ca6 <xTaskGenericCreate+0x186>
				portYIELD_WITHIN_API();
  400c96:	4b1c      	ldr	r3, [pc, #112]	; (400d08 <xTaskGenericCreate+0x1e8>)
  400c98:	4798      	blx	r3
  400c9a:	2001      	movs	r0, #1
  400c9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ca0:	2001      	movs	r0, #1
  400ca2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ca6:	2001      	movs	r0, #1
	return xReturn;
  400ca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400cac:	004002c1 	.word	0x004002c1
  400cb0:	00400449 	.word	0x00400449
  400cb4:	00403495 	.word	0x00403495
  400cb8:	004037dd 	.word	0x004037dd
  400cbc:	00400271 	.word	0x00400271
  400cc0:	004002d1 	.word	0x004002d1
  400cc4:	2040aa68 	.word	0x2040aa68
  400cc8:	2040a9f8 	.word	0x2040a9f8
  400ccc:	2040aac8 	.word	0x2040aac8
  400cd0:	00400521 	.word	0x00400521
  400cd4:	2040aa04 	.word	0x2040aa04
  400cd8:	004001ad 	.word	0x004001ad
  400cdc:	2040aa98 	.word	0x2040aa98
  400ce0:	2040aab4 	.word	0x2040aab4
  400ce4:	2040aae0 	.word	0x2040aae0
  400ce8:	2040aacc 	.word	0x2040aacc
  400cec:	2040a9fc 	.word	0x2040a9fc
  400cf0:	2040aa00 	.word	0x2040aa00
  400cf4:	2040aa80 	.word	0x2040aa80
  400cf8:	2040aa74 	.word	0x2040aa74
  400cfc:	2040aa7c 	.word	0x2040aa7c
  400d00:	004001c9 	.word	0x004001c9
  400d04:	004002f1 	.word	0x004002f1
  400d08:	004002b1 	.word	0x004002b1
  400d0c:	004001c3 	.word	0x004001c3
  400d10:	2040aa84 	.word	0x2040aa84

00400d14 <vTaskStartScheduler>:
{
  400d14:	b510      	push	{r4, lr}
  400d16:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  400d18:	2300      	movs	r3, #0
  400d1a:	9303      	str	r3, [sp, #12]
  400d1c:	9302      	str	r3, [sp, #8]
  400d1e:	9301      	str	r3, [sp, #4]
  400d20:	9300      	str	r3, [sp, #0]
  400d22:	2282      	movs	r2, #130	; 0x82
  400d24:	490d      	ldr	r1, [pc, #52]	; (400d5c <vTaskStartScheduler+0x48>)
  400d26:	480e      	ldr	r0, [pc, #56]	; (400d60 <vTaskStartScheduler+0x4c>)
  400d28:	4c0e      	ldr	r4, [pc, #56]	; (400d64 <vTaskStartScheduler+0x50>)
  400d2a:	47a0      	blx	r4
		if( xReturn == pdPASS )
  400d2c:	2801      	cmp	r0, #1
  400d2e:	d002      	beq.n	400d36 <vTaskStartScheduler+0x22>
	configASSERT( xReturn );
  400d30:	b180      	cbz	r0, 400d54 <vTaskStartScheduler+0x40>
}
  400d32:	b004      	add	sp, #16
  400d34:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  400d36:	4b0c      	ldr	r3, [pc, #48]	; (400d68 <vTaskStartScheduler+0x54>)
  400d38:	4798      	blx	r3
	if( xReturn == pdPASS )
  400d3a:	2801      	cmp	r0, #1
  400d3c:	d1f8      	bne.n	400d30 <vTaskStartScheduler+0x1c>
		portDISABLE_INTERRUPTS();
  400d3e:	4b0b      	ldr	r3, [pc, #44]	; (400d6c <vTaskStartScheduler+0x58>)
  400d40:	4798      	blx	r3
		xSchedulerRunning = pdTRUE;
  400d42:	2201      	movs	r2, #1
  400d44:	4b0a      	ldr	r3, [pc, #40]	; (400d70 <vTaskStartScheduler+0x5c>)
  400d46:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  400d48:	2200      	movs	r2, #0
  400d4a:	4b0a      	ldr	r3, [pc, #40]	; (400d74 <vTaskStartScheduler+0x60>)
  400d4c:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  400d4e:	4b0a      	ldr	r3, [pc, #40]	; (400d78 <vTaskStartScheduler+0x64>)
  400d50:	4798      	blx	r3
  400d52:	e7ee      	b.n	400d32 <vTaskStartScheduler+0x1e>
	configASSERT( xReturn );
  400d54:	4b05      	ldr	r3, [pc, #20]	; (400d6c <vTaskStartScheduler+0x58>)
  400d56:	4798      	blx	r3
  400d58:	bf00      	nop
  400d5a:	e7fd      	b.n	400d58 <vTaskStartScheduler+0x44>
  400d5c:	004062e4 	.word	0x004062e4
  400d60:	0040101d 	.word	0x0040101d
  400d64:	00400b21 	.word	0x00400b21
  400d68:	004014c9 	.word	0x004014c9
  400d6c:	004002c1 	.word	0x004002c1
  400d70:	2040aac8 	.word	0x2040aac8
  400d74:	2040aaf4 	.word	0x2040aaf4
  400d78:	004003a5 	.word	0x004003a5

00400d7c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  400d7c:	4a02      	ldr	r2, [pc, #8]	; (400d88 <vTaskSuspendAll+0xc>)
  400d7e:	6813      	ldr	r3, [r2, #0]
  400d80:	3301      	adds	r3, #1
  400d82:	6013      	str	r3, [r2, #0]
  400d84:	4770      	bx	lr
  400d86:	bf00      	nop
  400d88:	2040aa70 	.word	0x2040aa70

00400d8c <xTaskGetTickCount>:
{
  400d8c:	b510      	push	{r4, lr}
	taskENTER_CRITICAL();
  400d8e:	4b04      	ldr	r3, [pc, #16]	; (400da0 <xTaskGetTickCount+0x14>)
  400d90:	4798      	blx	r3
		xTicks = xTickCount;
  400d92:	4b04      	ldr	r3, [pc, #16]	; (400da4 <xTaskGetTickCount+0x18>)
  400d94:	681c      	ldr	r4, [r3, #0]
	taskEXIT_CRITICAL();
  400d96:	4b04      	ldr	r3, [pc, #16]	; (400da8 <xTaskGetTickCount+0x1c>)
  400d98:	4798      	blx	r3
}
  400d9a:	4620      	mov	r0, r4
  400d9c:	bd10      	pop	{r4, pc}
  400d9e:	bf00      	nop
  400da0:	004002d1 	.word	0x004002d1
  400da4:	2040aaf4 	.word	0x2040aaf4
  400da8:	004002f1 	.word	0x004002f1

00400dac <vTaskIncrementTick>:
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  400dac:	4b3c      	ldr	r3, [pc, #240]	; (400ea0 <vTaskIncrementTick+0xf4>)
  400dae:	681b      	ldr	r3, [r3, #0]
  400db0:	2b00      	cmp	r3, #0
  400db2:	d16e      	bne.n	400e92 <vTaskIncrementTick+0xe6>
{
  400db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		++xTickCount;
  400db8:	4b3a      	ldr	r3, [pc, #232]	; (400ea4 <vTaskIncrementTick+0xf8>)
  400dba:	681a      	ldr	r2, [r3, #0]
  400dbc:	3201      	adds	r2, #1
  400dbe:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  400dc0:	681b      	ldr	r3, [r3, #0]
  400dc2:	b9ab      	cbnz	r3, 400df0 <vTaskIncrementTick+0x44>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  400dc4:	4b38      	ldr	r3, [pc, #224]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400dc6:	681b      	ldr	r3, [r3, #0]
  400dc8:	681b      	ldr	r3, [r3, #0]
  400dca:	2b00      	cmp	r3, #0
  400dcc:	d128      	bne.n	400e20 <vTaskIncrementTick+0x74>
			pxTemp = pxDelayedTaskList;
  400dce:	4b36      	ldr	r3, [pc, #216]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400dd0:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  400dd2:	4a36      	ldr	r2, [pc, #216]	; (400eac <vTaskIncrementTick+0x100>)
  400dd4:	6810      	ldr	r0, [r2, #0]
  400dd6:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  400dd8:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  400dda:	4935      	ldr	r1, [pc, #212]	; (400eb0 <vTaskIncrementTick+0x104>)
  400ddc:	680a      	ldr	r2, [r1, #0]
  400dde:	3201      	adds	r2, #1
  400de0:	600a      	str	r2, [r1, #0]
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  400de2:	681b      	ldr	r3, [r3, #0]
  400de4:	681b      	ldr	r3, [r3, #0]
  400de6:	b9fb      	cbnz	r3, 400e28 <vTaskIncrementTick+0x7c>
				xNextTaskUnblockTime = portMAX_DELAY;
  400de8:	f04f 32ff 	mov.w	r2, #4294967295
  400dec:	4b31      	ldr	r3, [pc, #196]	; (400eb4 <vTaskIncrementTick+0x108>)
  400dee:	601a      	str	r2, [r3, #0]
		prvCheckDelayedTasks();
  400df0:	4b2c      	ldr	r3, [pc, #176]	; (400ea4 <vTaskIncrementTick+0xf8>)
  400df2:	681a      	ldr	r2, [r3, #0]
  400df4:	4b2f      	ldr	r3, [pc, #188]	; (400eb4 <vTaskIncrementTick+0x108>)
  400df6:	681b      	ldr	r3, [r3, #0]
  400df8:	429a      	cmp	r2, r3
  400dfa:	d34f      	bcc.n	400e9c <vTaskIncrementTick+0xf0>
  400dfc:	4b2a      	ldr	r3, [pc, #168]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400dfe:	681b      	ldr	r3, [r3, #0]
  400e00:	681b      	ldr	r3, [r3, #0]
  400e02:	b1cb      	cbz	r3, 400e38 <vTaskIncrementTick+0x8c>
  400e04:	4b28      	ldr	r3, [pc, #160]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400e06:	681b      	ldr	r3, [r3, #0]
  400e08:	68db      	ldr	r3, [r3, #12]
  400e0a:	68dc      	ldr	r4, [r3, #12]
  400e0c:	6863      	ldr	r3, [r4, #4]
  400e0e:	4a25      	ldr	r2, [pc, #148]	; (400ea4 <vTaskIncrementTick+0xf8>)
  400e10:	6812      	ldr	r2, [r2, #0]
  400e12:	4293      	cmp	r3, r2
  400e14:	d816      	bhi.n	400e44 <vTaskIncrementTick+0x98>
  400e16:	4e28      	ldr	r6, [pc, #160]	; (400eb8 <vTaskIncrementTick+0x10c>)
  400e18:	4f28      	ldr	r7, [pc, #160]	; (400ebc <vTaskIncrementTick+0x110>)
  400e1a:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 400ecc <vTaskIncrementTick+0x120>
  400e1e:	e02a      	b.n	400e76 <vTaskIncrementTick+0xca>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  400e20:	4b27      	ldr	r3, [pc, #156]	; (400ec0 <vTaskIncrementTick+0x114>)
  400e22:	4798      	blx	r3
  400e24:	bf00      	nop
  400e26:	e7fd      	b.n	400e24 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  400e28:	4b1f      	ldr	r3, [pc, #124]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400e2a:	681b      	ldr	r3, [r3, #0]
  400e2c:	68db      	ldr	r3, [r3, #12]
  400e2e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  400e30:	685a      	ldr	r2, [r3, #4]
  400e32:	4b20      	ldr	r3, [pc, #128]	; (400eb4 <vTaskIncrementTick+0x108>)
  400e34:	601a      	str	r2, [r3, #0]
  400e36:	e7db      	b.n	400df0 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
  400e38:	f04f 32ff 	mov.w	r2, #4294967295
  400e3c:	4b1d      	ldr	r3, [pc, #116]	; (400eb4 <vTaskIncrementTick+0x108>)
  400e3e:	601a      	str	r2, [r3, #0]
  400e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e44:	4a1b      	ldr	r2, [pc, #108]	; (400eb4 <vTaskIncrementTick+0x108>)
  400e46:	6013      	str	r3, [r2, #0]
  400e48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400e50:	4629      	mov	r1, r5
  400e52:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  400e56:	4b1b      	ldr	r3, [pc, #108]	; (400ec4 <vTaskIncrementTick+0x118>)
  400e58:	4798      	blx	r3
  400e5a:	4b13      	ldr	r3, [pc, #76]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400e5c:	681b      	ldr	r3, [r3, #0]
  400e5e:	681b      	ldr	r3, [r3, #0]
  400e60:	2b00      	cmp	r3, #0
  400e62:	d0e9      	beq.n	400e38 <vTaskIncrementTick+0x8c>
  400e64:	4b10      	ldr	r3, [pc, #64]	; (400ea8 <vTaskIncrementTick+0xfc>)
  400e66:	681b      	ldr	r3, [r3, #0]
  400e68:	68db      	ldr	r3, [r3, #12]
  400e6a:	68dc      	ldr	r4, [r3, #12]
  400e6c:	6863      	ldr	r3, [r4, #4]
  400e6e:	4a0d      	ldr	r2, [pc, #52]	; (400ea4 <vTaskIncrementTick+0xf8>)
  400e70:	6812      	ldr	r2, [r2, #0]
  400e72:	4293      	cmp	r3, r2
  400e74:	d8e6      	bhi.n	400e44 <vTaskIncrementTick+0x98>
  400e76:	1d25      	adds	r5, r4, #4
  400e78:	4628      	mov	r0, r5
  400e7a:	47b0      	blx	r6
  400e7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  400e7e:	b113      	cbz	r3, 400e86 <vTaskIncrementTick+0xda>
  400e80:	f104 0018 	add.w	r0, r4, #24
  400e84:	47b0      	blx	r6
  400e86:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  400e88:	683b      	ldr	r3, [r7, #0]
  400e8a:	4298      	cmp	r0, r3
  400e8c:	d9de      	bls.n	400e4c <vTaskIncrementTick+0xa0>
  400e8e:	6038      	str	r0, [r7, #0]
  400e90:	e7dc      	b.n	400e4c <vTaskIncrementTick+0xa0>
		++uxMissedTicks;
  400e92:	4a0d      	ldr	r2, [pc, #52]	; (400ec8 <vTaskIncrementTick+0x11c>)
  400e94:	6813      	ldr	r3, [r2, #0]
  400e96:	3301      	adds	r3, #1
  400e98:	6013      	str	r3, [r2, #0]
}
  400e9a:	4770      	bx	lr
  400e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ea0:	2040aa70 	.word	0x2040aa70
  400ea4:	2040aaf4 	.word	0x2040aaf4
  400ea8:	2040a9fc 	.word	0x2040a9fc
  400eac:	2040aa00 	.word	0x2040aa00
  400eb0:	2040aab0 	.word	0x2040aab0
  400eb4:	20400014 	.word	0x20400014
  400eb8:	00400221 	.word	0x00400221
  400ebc:	2040aa7c 	.word	0x2040aa7c
  400ec0:	004002c1 	.word	0x004002c1
  400ec4:	004001c9 	.word	0x004001c9
  400ec8:	2040aa6c 	.word	0x2040aa6c
  400ecc:	2040aa04 	.word	0x2040aa04

00400ed0 <xTaskResumeAll>:
{
  400ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  400ed4:	4b2f      	ldr	r3, [pc, #188]	; (400f94 <xTaskResumeAll+0xc4>)
  400ed6:	681b      	ldr	r3, [r3, #0]
  400ed8:	b91b      	cbnz	r3, 400ee2 <xTaskResumeAll+0x12>
  400eda:	4b2f      	ldr	r3, [pc, #188]	; (400f98 <xTaskResumeAll+0xc8>)
  400edc:	4798      	blx	r3
  400ede:	bf00      	nop
  400ee0:	e7fd      	b.n	400ede <xTaskResumeAll+0xe>
	taskENTER_CRITICAL();
  400ee2:	4b2e      	ldr	r3, [pc, #184]	; (400f9c <xTaskResumeAll+0xcc>)
  400ee4:	4798      	blx	r3
		--uxSchedulerSuspended;
  400ee6:	4b2b      	ldr	r3, [pc, #172]	; (400f94 <xTaskResumeAll+0xc4>)
  400ee8:	681a      	ldr	r2, [r3, #0]
  400eea:	3a01      	subs	r2, #1
  400eec:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  400eee:	681b      	ldr	r3, [r3, #0]
  400ef0:	2b00      	cmp	r3, #0
  400ef2:	d14d      	bne.n	400f90 <xTaskResumeAll+0xc0>
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  400ef4:	4b2a      	ldr	r3, [pc, #168]	; (400fa0 <xTaskResumeAll+0xd0>)
  400ef6:	681b      	ldr	r3, [r3, #0]
  400ef8:	b12b      	cbz	r3, 400f06 <xTaskResumeAll+0x36>
  400efa:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  400efc:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 400fcc <xTaskResumeAll+0xfc>
					uxListRemove( &( pxTCB->xEventListItem ) );
  400f00:	4f28      	ldr	r7, [pc, #160]	; (400fa4 <xTaskResumeAll+0xd4>)
					prvAddTaskToReadyQueue( pxTCB );
  400f02:	4e29      	ldr	r6, [pc, #164]	; (400fa8 <xTaskResumeAll+0xd8>)
  400f04:	e014      	b.n	400f30 <xTaskResumeAll+0x60>
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  400f06:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  400f08:	4b28      	ldr	r3, [pc, #160]	; (400fac <xTaskResumeAll+0xdc>)
  400f0a:	4798      	blx	r3
}
  400f0c:	4620      	mov	r0, r4
  400f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					prvAddTaskToReadyQueue( pxTCB );
  400f12:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400f16:	4649      	mov	r1, r9
  400f18:	4b25      	ldr	r3, [pc, #148]	; (400fb0 <xTaskResumeAll+0xe0>)
  400f1a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  400f1e:	4b25      	ldr	r3, [pc, #148]	; (400fb4 <xTaskResumeAll+0xe4>)
  400f20:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  400f22:	4b25      	ldr	r3, [pc, #148]	; (400fb8 <xTaskResumeAll+0xe8>)
  400f24:	681b      	ldr	r3, [r3, #0]
  400f26:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  400f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						xYieldRequired = pdTRUE;
  400f2a:	429a      	cmp	r2, r3
  400f2c:	bf28      	it	cs
  400f2e:	2401      	movcs	r4, #1
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  400f30:	f8d8 3000 	ldr.w	r3, [r8]
  400f34:	b17b      	cbz	r3, 400f56 <xTaskResumeAll+0x86>
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  400f36:	f8d8 300c 	ldr.w	r3, [r8, #12]
  400f3a:	68dd      	ldr	r5, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  400f3c:	f105 0018 	add.w	r0, r5, #24
  400f40:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  400f42:	f105 0904 	add.w	r9, r5, #4
  400f46:	4648      	mov	r0, r9
  400f48:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  400f4a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  400f4c:	6833      	ldr	r3, [r6, #0]
  400f4e:	4298      	cmp	r0, r3
  400f50:	d9df      	bls.n	400f12 <xTaskResumeAll+0x42>
  400f52:	6030      	str	r0, [r6, #0]
  400f54:	e7dd      	b.n	400f12 <xTaskResumeAll+0x42>
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  400f56:	4b19      	ldr	r3, [pc, #100]	; (400fbc <xTaskResumeAll+0xec>)
  400f58:	681b      	ldr	r3, [r3, #0]
  400f5a:	b193      	cbz	r3, 400f82 <xTaskResumeAll+0xb2>
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  400f5c:	4b17      	ldr	r3, [pc, #92]	; (400fbc <xTaskResumeAll+0xec>)
  400f5e:	681b      	ldr	r3, [r3, #0]
  400f60:	b143      	cbz	r3, 400f74 <xTaskResumeAll+0xa4>
						vTaskIncrementTick();
  400f62:	4d17      	ldr	r5, [pc, #92]	; (400fc0 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
  400f64:	4c15      	ldr	r4, [pc, #84]	; (400fbc <xTaskResumeAll+0xec>)
						vTaskIncrementTick();
  400f66:	47a8      	blx	r5
						--uxMissedTicks;
  400f68:	6823      	ldr	r3, [r4, #0]
  400f6a:	3b01      	subs	r3, #1
  400f6c:	6023      	str	r3, [r4, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  400f6e:	6823      	ldr	r3, [r4, #0]
  400f70:	2b00      	cmp	r3, #0
  400f72:	d1f8      	bne.n	400f66 <xTaskResumeAll+0x96>
					xMissedYield = pdFALSE;
  400f74:	2200      	movs	r2, #0
  400f76:	4b13      	ldr	r3, [pc, #76]	; (400fc4 <xTaskResumeAll+0xf4>)
  400f78:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  400f7a:	4b13      	ldr	r3, [pc, #76]	; (400fc8 <xTaskResumeAll+0xf8>)
  400f7c:	4798      	blx	r3
					xAlreadyYielded = pdTRUE;
  400f7e:	2401      	movs	r4, #1
  400f80:	e7c2      	b.n	400f08 <xTaskResumeAll+0x38>
				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  400f82:	2c01      	cmp	r4, #1
  400f84:	d0f6      	beq.n	400f74 <xTaskResumeAll+0xa4>
  400f86:	4b0f      	ldr	r3, [pc, #60]	; (400fc4 <xTaskResumeAll+0xf4>)
  400f88:	681b      	ldr	r3, [r3, #0]
  400f8a:	2b01      	cmp	r3, #1
  400f8c:	d1bc      	bne.n	400f08 <xTaskResumeAll+0x38>
  400f8e:	e7f1      	b.n	400f74 <xTaskResumeAll+0xa4>
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  400f90:	2400      	movs	r4, #0
  400f92:	e7b9      	b.n	400f08 <xTaskResumeAll+0x38>
  400f94:	2040aa70 	.word	0x2040aa70
  400f98:	004002c1 	.word	0x004002c1
  400f9c:	004002d1 	.word	0x004002d1
  400fa0:	2040aa68 	.word	0x2040aa68
  400fa4:	00400221 	.word	0x00400221
  400fa8:	2040aa7c 	.word	0x2040aa7c
  400fac:	004002f1 	.word	0x004002f1
  400fb0:	2040aa04 	.word	0x2040aa04
  400fb4:	004001c9 	.word	0x004001c9
  400fb8:	2040a9f8 	.word	0x2040a9f8
  400fbc:	2040aa6c 	.word	0x2040aa6c
  400fc0:	00400dad 	.word	0x00400dad
  400fc4:	2040aaac 	.word	0x2040aaac
  400fc8:	004002b1 	.word	0x004002b1
  400fcc:	2040aab4 	.word	0x2040aab4

00400fd0 <vTaskDelay>:
	{
  400fd0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( portTickType ) 0U )
  400fd2:	b910      	cbnz	r0, 400fda <vTaskDelay+0xa>
			portYIELD_WITHIN_API();
  400fd4:	4b0a      	ldr	r3, [pc, #40]	; (401000 <vTaskDelay+0x30>)
  400fd6:	4798      	blx	r3
  400fd8:	bd10      	pop	{r4, pc}
  400fda:	4604      	mov	r4, r0
			vTaskSuspendAll();
  400fdc:	4b09      	ldr	r3, [pc, #36]	; (401004 <vTaskDelay+0x34>)
  400fde:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  400fe0:	4b09      	ldr	r3, [pc, #36]	; (401008 <vTaskDelay+0x38>)
  400fe2:	681b      	ldr	r3, [r3, #0]
  400fe4:	441c      	add	r4, r3
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  400fe6:	4b09      	ldr	r3, [pc, #36]	; (40100c <vTaskDelay+0x3c>)
  400fe8:	6818      	ldr	r0, [r3, #0]
  400fea:	3004      	adds	r0, #4
  400fec:	4b08      	ldr	r3, [pc, #32]	; (401010 <vTaskDelay+0x40>)
  400fee:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  400ff0:	4620      	mov	r0, r4
  400ff2:	4b08      	ldr	r3, [pc, #32]	; (401014 <vTaskDelay+0x44>)
  400ff4:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  400ff6:	4b08      	ldr	r3, [pc, #32]	; (401018 <vTaskDelay+0x48>)
  400ff8:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  400ffa:	2800      	cmp	r0, #0
  400ffc:	d1ec      	bne.n	400fd8 <vTaskDelay+0x8>
  400ffe:	e7e9      	b.n	400fd4 <vTaskDelay+0x4>
  401000:	004002b1 	.word	0x004002b1
  401004:	00400d7d 	.word	0x00400d7d
  401008:	2040aaf4 	.word	0x2040aaf4
  40100c:	2040a9f8 	.word	0x2040a9f8
  401010:	00400221 	.word	0x00400221
  401014:	00400ac9 	.word	0x00400ac9
  401018:	00400ed1 	.word	0x00400ed1

0040101c <prvIdleTask>:
{
  40101c:	b580      	push	{r7, lr}
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40101e:	4d16      	ldr	r5, [pc, #88]	; (401078 <prvIdleTask+0x5c>)
			vTaskSuspendAll();
  401020:	f8df 8078 	ldr.w	r8, [pc, #120]	; 40109c <prvIdleTask+0x80>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401024:	4e15      	ldr	r6, [pc, #84]	; (40107c <prvIdleTask+0x60>)
  401026:	e024      	b.n	401072 <prvIdleTask+0x56>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  401028:	4b15      	ldr	r3, [pc, #84]	; (401080 <prvIdleTask+0x64>)
  40102a:	681b      	ldr	r3, [r3, #0]
  40102c:	2b01      	cmp	r3, #1
  40102e:	d81e      	bhi.n	40106e <prvIdleTask+0x52>
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401030:	682b      	ldr	r3, [r5, #0]
  401032:	2b00      	cmp	r3, #0
  401034:	d0f8      	beq.n	401028 <prvIdleTask+0xc>
			vTaskSuspendAll();
  401036:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401038:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  40103a:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  40103c:	2c00      	cmp	r4, #0
  40103e:	d0f7      	beq.n	401030 <prvIdleTask+0x14>
				taskENTER_CRITICAL();
  401040:	4b10      	ldr	r3, [pc, #64]	; (401084 <prvIdleTask+0x68>)
  401042:	4798      	blx	r3
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  401044:	68f3      	ldr	r3, [r6, #12]
  401046:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  401048:	1d20      	adds	r0, r4, #4
  40104a:	4b0f      	ldr	r3, [pc, #60]	; (401088 <prvIdleTask+0x6c>)
  40104c:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40104e:	4a0f      	ldr	r2, [pc, #60]	; (40108c <prvIdleTask+0x70>)
  401050:	6813      	ldr	r3, [r2, #0]
  401052:	3b01      	subs	r3, #1
  401054:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401056:	682b      	ldr	r3, [r5, #0]
  401058:	3b01      	subs	r3, #1
  40105a:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40105c:	4b0c      	ldr	r3, [pc, #48]	; (401090 <prvIdleTask+0x74>)
  40105e:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  401060:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401062:	f8df 903c 	ldr.w	r9, [pc, #60]	; 4010a0 <prvIdleTask+0x84>
  401066:	47c8      	blx	r9
		vPortFree( pxTCB );
  401068:	4620      	mov	r0, r4
  40106a:	47c8      	blx	r9
  40106c:	e7e0      	b.n	401030 <prvIdleTask+0x14>
				taskYIELD();
  40106e:	4b09      	ldr	r3, [pc, #36]	; (401094 <prvIdleTask+0x78>)
  401070:	4798      	blx	r3
			xTaskResumeAll();
  401072:	4f09      	ldr	r7, [pc, #36]	; (401098 <prvIdleTask+0x7c>)
  401074:	e7dc      	b.n	401030 <prvIdleTask+0x14>
  401076:	bf00      	nop
  401078:	2040aa78 	.word	0x2040aa78
  40107c:	2040aae0 	.word	0x2040aae0
  401080:	2040aa04 	.word	0x2040aa04
  401084:	004002d1 	.word	0x004002d1
  401088:	00400221 	.word	0x00400221
  40108c:	2040aa68 	.word	0x2040aa68
  401090:	004002f1 	.word	0x004002f1
  401094:	004002b1 	.word	0x004002b1
  401098:	00400ed1 	.word	0x00400ed1
  40109c:	00400d7d 	.word	0x00400d7d
  4010a0:	00400521 	.word	0x00400521

004010a4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  4010a4:	4b21      	ldr	r3, [pc, #132]	; (40112c <vTaskSwitchContext+0x88>)
  4010a6:	681b      	ldr	r3, [r3, #0]
  4010a8:	b9eb      	cbnz	r3, 4010e6 <vTaskSwitchContext+0x42>
{
  4010aa:	b510      	push	{r4, lr}
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4010ac:	4b20      	ldr	r3, [pc, #128]	; (401130 <vTaskSwitchContext+0x8c>)
  4010ae:	681b      	ldr	r3, [r3, #0]
  4010b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4010b4:	009b      	lsls	r3, r3, #2
  4010b6:	4a1f      	ldr	r2, [pc, #124]	; (401134 <vTaskSwitchContext+0x90>)
  4010b8:	58d3      	ldr	r3, [r2, r3]
  4010ba:	b9c3      	cbnz	r3, 4010ee <vTaskSwitchContext+0x4a>
  4010bc:	4b1c      	ldr	r3, [pc, #112]	; (401130 <vTaskSwitchContext+0x8c>)
  4010be:	681b      	ldr	r3, [r3, #0]
  4010c0:	b16b      	cbz	r3, 4010de <vTaskSwitchContext+0x3a>
  4010c2:	4a1b      	ldr	r2, [pc, #108]	; (401130 <vTaskSwitchContext+0x8c>)
  4010c4:	491b      	ldr	r1, [pc, #108]	; (401134 <vTaskSwitchContext+0x90>)
  4010c6:	6813      	ldr	r3, [r2, #0]
  4010c8:	3b01      	subs	r3, #1
  4010ca:	6013      	str	r3, [r2, #0]
  4010cc:	6813      	ldr	r3, [r2, #0]
  4010ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4010d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4010d6:	b953      	cbnz	r3, 4010ee <vTaskSwitchContext+0x4a>
  4010d8:	6813      	ldr	r3, [r2, #0]
  4010da:	2b00      	cmp	r3, #0
  4010dc:	d1f3      	bne.n	4010c6 <vTaskSwitchContext+0x22>
  4010de:	4b16      	ldr	r3, [pc, #88]	; (401138 <vTaskSwitchContext+0x94>)
  4010e0:	4798      	blx	r3
  4010e2:	bf00      	nop
  4010e4:	e7fd      	b.n	4010e2 <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
  4010e6:	2201      	movs	r2, #1
  4010e8:	4b14      	ldr	r3, [pc, #80]	; (40113c <vTaskSwitchContext+0x98>)
  4010ea:	601a      	str	r2, [r3, #0]
  4010ec:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4010ee:	4b10      	ldr	r3, [pc, #64]	; (401130 <vTaskSwitchContext+0x8c>)
  4010f0:	681b      	ldr	r3, [r3, #0]
  4010f2:	4a10      	ldr	r2, [pc, #64]	; (401134 <vTaskSwitchContext+0x90>)
  4010f4:	0099      	lsls	r1, r3, #2
  4010f6:	18c8      	adds	r0, r1, r3
  4010f8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4010fc:	6844      	ldr	r4, [r0, #4]
  4010fe:	6864      	ldr	r4, [r4, #4]
  401100:	6044      	str	r4, [r0, #4]
  401102:	4419      	add	r1, r3
  401104:	4602      	mov	r2, r0
  401106:	3208      	adds	r2, #8
  401108:	4294      	cmp	r4, r2
  40110a:	d009      	beq.n	401120 <vTaskSwitchContext+0x7c>
  40110c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401110:	4a08      	ldr	r2, [pc, #32]	; (401134 <vTaskSwitchContext+0x90>)
  401112:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401116:	685b      	ldr	r3, [r3, #4]
  401118:	68da      	ldr	r2, [r3, #12]
  40111a:	4b09      	ldr	r3, [pc, #36]	; (401140 <vTaskSwitchContext+0x9c>)
  40111c:	601a      	str	r2, [r3, #0]
  40111e:	bd10      	pop	{r4, pc}
  401120:	6860      	ldr	r0, [r4, #4]
  401122:	4a04      	ldr	r2, [pc, #16]	; (401134 <vTaskSwitchContext+0x90>)
  401124:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  401128:	6050      	str	r0, [r2, #4]
  40112a:	e7ef      	b.n	40110c <vTaskSwitchContext+0x68>
  40112c:	2040aa70 	.word	0x2040aa70
  401130:	2040aa7c 	.word	0x2040aa7c
  401134:	2040aa04 	.word	0x2040aa04
  401138:	004002c1 	.word	0x004002c1
  40113c:	2040aaac 	.word	0x2040aaac
  401140:	2040a9f8 	.word	0x2040a9f8

00401144 <vTaskPlaceOnEventList>:
{
  401144:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  401146:	b190      	cbz	r0, 40116e <vTaskPlaceOnEventList+0x2a>
  401148:	460c      	mov	r4, r1
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  40114a:	4d0e      	ldr	r5, [pc, #56]	; (401184 <vTaskPlaceOnEventList+0x40>)
  40114c:	6829      	ldr	r1, [r5, #0]
  40114e:	3118      	adds	r1, #24
  401150:	4b0d      	ldr	r3, [pc, #52]	; (401188 <vTaskPlaceOnEventList+0x44>)
  401152:	4798      	blx	r3
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401154:	6828      	ldr	r0, [r5, #0]
  401156:	3004      	adds	r0, #4
  401158:	4b0c      	ldr	r3, [pc, #48]	; (40118c <vTaskPlaceOnEventList+0x48>)
  40115a:	4798      	blx	r3
		if( xTicksToWait == portMAX_DELAY )
  40115c:	f1b4 3fff 	cmp.w	r4, #4294967295
  401160:	d009      	beq.n	401176 <vTaskPlaceOnEventList+0x32>
			xTimeToWake = xTickCount + xTicksToWait;
  401162:	4b0b      	ldr	r3, [pc, #44]	; (401190 <vTaskPlaceOnEventList+0x4c>)
  401164:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401166:	4420      	add	r0, r4
  401168:	4b0a      	ldr	r3, [pc, #40]	; (401194 <vTaskPlaceOnEventList+0x50>)
  40116a:	4798      	blx	r3
  40116c:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxEventList );
  40116e:	4b0a      	ldr	r3, [pc, #40]	; (401198 <vTaskPlaceOnEventList+0x54>)
  401170:	4798      	blx	r3
  401172:	bf00      	nop
  401174:	e7fd      	b.n	401172 <vTaskPlaceOnEventList+0x2e>
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401176:	6829      	ldr	r1, [r5, #0]
  401178:	3104      	adds	r1, #4
  40117a:	4808      	ldr	r0, [pc, #32]	; (40119c <vTaskPlaceOnEventList+0x58>)
  40117c:	4b08      	ldr	r3, [pc, #32]	; (4011a0 <vTaskPlaceOnEventList+0x5c>)
  40117e:	4798      	blx	r3
  401180:	bd38      	pop	{r3, r4, r5, pc}
  401182:	bf00      	nop
  401184:	2040a9f8 	.word	0x2040a9f8
  401188:	004001e5 	.word	0x004001e5
  40118c:	00400221 	.word	0x00400221
  401190:	2040aaf4 	.word	0x2040aaf4
  401194:	00400ac9 	.word	0x00400ac9
  401198:	004002c1 	.word	0x004002c1
  40119c:	2040aacc 	.word	0x2040aacc
  4011a0:	004001c9 	.word	0x004001c9

004011a4 <vTaskPlaceOnEventListRestricted>:
	{
  4011a4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
  4011a6:	b178      	cbz	r0, 4011c8 <vTaskPlaceOnEventListRestricted+0x24>
  4011a8:	460d      	mov	r5, r1
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4011aa:	4c09      	ldr	r4, [pc, #36]	; (4011d0 <vTaskPlaceOnEventListRestricted+0x2c>)
  4011ac:	6821      	ldr	r1, [r4, #0]
  4011ae:	3118      	adds	r1, #24
  4011b0:	4b08      	ldr	r3, [pc, #32]	; (4011d4 <vTaskPlaceOnEventListRestricted+0x30>)
  4011b2:	4798      	blx	r3
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4011b4:	6820      	ldr	r0, [r4, #0]
  4011b6:	3004      	adds	r0, #4
  4011b8:	4b07      	ldr	r3, [pc, #28]	; (4011d8 <vTaskPlaceOnEventListRestricted+0x34>)
  4011ba:	4798      	blx	r3
		xTimeToWake = xTickCount + xTicksToWait;
  4011bc:	4b07      	ldr	r3, [pc, #28]	; (4011dc <vTaskPlaceOnEventListRestricted+0x38>)
  4011be:	6818      	ldr	r0, [r3, #0]
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4011c0:	4428      	add	r0, r5
  4011c2:	4b07      	ldr	r3, [pc, #28]	; (4011e0 <vTaskPlaceOnEventListRestricted+0x3c>)
  4011c4:	4798      	blx	r3
  4011c6:	bd38      	pop	{r3, r4, r5, pc}
		configASSERT( pxEventList );
  4011c8:	4b06      	ldr	r3, [pc, #24]	; (4011e4 <vTaskPlaceOnEventListRestricted+0x40>)
  4011ca:	4798      	blx	r3
  4011cc:	bf00      	nop
  4011ce:	e7fd      	b.n	4011cc <vTaskPlaceOnEventListRestricted+0x28>
  4011d0:	2040a9f8 	.word	0x2040a9f8
  4011d4:	004001c9 	.word	0x004001c9
  4011d8:	00400221 	.word	0x00400221
  4011dc:	2040aaf4 	.word	0x2040aaf4
  4011e0:	00400ac9 	.word	0x00400ac9
  4011e4:	004002c1 	.word	0x004002c1

004011e8 <xTaskRemoveFromEventList>:
{
  4011e8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4011ea:	68c3      	ldr	r3, [r0, #12]
  4011ec:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4011ee:	b31c      	cbz	r4, 401238 <xTaskRemoveFromEventList+0x50>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4011f0:	f104 0518 	add.w	r5, r4, #24
  4011f4:	4628      	mov	r0, r5
  4011f6:	4b15      	ldr	r3, [pc, #84]	; (40124c <xTaskRemoveFromEventList+0x64>)
  4011f8:	4798      	blx	r3
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4011fa:	4b15      	ldr	r3, [pc, #84]	; (401250 <xTaskRemoveFromEventList+0x68>)
  4011fc:	681b      	ldr	r3, [r3, #0]
  4011fe:	b9fb      	cbnz	r3, 401240 <xTaskRemoveFromEventList+0x58>
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  401200:	1d25      	adds	r5, r4, #4
  401202:	4628      	mov	r0, r5
  401204:	4b11      	ldr	r3, [pc, #68]	; (40124c <xTaskRemoveFromEventList+0x64>)
  401206:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  401208:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40120a:	4b12      	ldr	r3, [pc, #72]	; (401254 <xTaskRemoveFromEventList+0x6c>)
  40120c:	681b      	ldr	r3, [r3, #0]
  40120e:	4298      	cmp	r0, r3
  401210:	d901      	bls.n	401216 <xTaskRemoveFromEventList+0x2e>
  401212:	4b10      	ldr	r3, [pc, #64]	; (401254 <xTaskRemoveFromEventList+0x6c>)
  401214:	6018      	str	r0, [r3, #0]
  401216:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40121a:	4629      	mov	r1, r5
  40121c:	4b0e      	ldr	r3, [pc, #56]	; (401258 <xTaskRemoveFromEventList+0x70>)
  40121e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401222:	4b0e      	ldr	r3, [pc, #56]	; (40125c <xTaskRemoveFromEventList+0x74>)
  401224:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401226:	4b0e      	ldr	r3, [pc, #56]	; (401260 <xTaskRemoveFromEventList+0x78>)
  401228:	681b      	ldr	r3, [r3, #0]
  40122a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40122c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  40122e:	4298      	cmp	r0, r3
  401230:	bf34      	ite	cc
  401232:	2000      	movcc	r0, #0
  401234:	2001      	movcs	r0, #1
  401236:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxUnblockedTCB );
  401238:	4b0a      	ldr	r3, [pc, #40]	; (401264 <xTaskRemoveFromEventList+0x7c>)
  40123a:	4798      	blx	r3
  40123c:	bf00      	nop
  40123e:	e7fd      	b.n	40123c <xTaskRemoveFromEventList+0x54>
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401240:	4629      	mov	r1, r5
  401242:	4809      	ldr	r0, [pc, #36]	; (401268 <xTaskRemoveFromEventList+0x80>)
  401244:	4b05      	ldr	r3, [pc, #20]	; (40125c <xTaskRemoveFromEventList+0x74>)
  401246:	4798      	blx	r3
  401248:	e7ed      	b.n	401226 <xTaskRemoveFromEventList+0x3e>
  40124a:	bf00      	nop
  40124c:	00400221 	.word	0x00400221
  401250:	2040aa70 	.word	0x2040aa70
  401254:	2040aa7c 	.word	0x2040aa7c
  401258:	2040aa04 	.word	0x2040aa04
  40125c:	004001c9 	.word	0x004001c9
  401260:	2040a9f8 	.word	0x2040a9f8
  401264:	004002c1 	.word	0x004002c1
  401268:	2040aab4 	.word	0x2040aab4

0040126c <vTaskSetTimeOutState>:
{
  40126c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  40126e:	b130      	cbz	r0, 40127e <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401270:	4a05      	ldr	r2, [pc, #20]	; (401288 <vTaskSetTimeOutState+0x1c>)
  401272:	6812      	ldr	r2, [r2, #0]
  401274:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401276:	4a05      	ldr	r2, [pc, #20]	; (40128c <vTaskSetTimeOutState+0x20>)
  401278:	6812      	ldr	r2, [r2, #0]
  40127a:	6042      	str	r2, [r0, #4]
  40127c:	bd08      	pop	{r3, pc}
	configASSERT( pxTimeOut );
  40127e:	4b04      	ldr	r3, [pc, #16]	; (401290 <vTaskSetTimeOutState+0x24>)
  401280:	4798      	blx	r3
  401282:	bf00      	nop
  401284:	e7fd      	b.n	401282 <vTaskSetTimeOutState+0x16>
  401286:	bf00      	nop
  401288:	2040aab0 	.word	0x2040aab0
  40128c:	2040aaf4 	.word	0x2040aaf4
  401290:	004002c1 	.word	0x004002c1

00401294 <xTaskCheckForTimeOut>:
{
  401294:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  401296:	b1e8      	cbz	r0, 4012d4 <xTaskCheckForTimeOut+0x40>
  401298:	460d      	mov	r5, r1
  40129a:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40129c:	b1f1      	cbz	r1, 4012dc <xTaskCheckForTimeOut+0x48>
	taskENTER_CRITICAL();
  40129e:	4b18      	ldr	r3, [pc, #96]	; (401300 <xTaskCheckForTimeOut+0x6c>)
  4012a0:	4798      	blx	r3
			if( *pxTicksToWait == portMAX_DELAY )
  4012a2:	682b      	ldr	r3, [r5, #0]
  4012a4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4012a8:	d026      	beq.n	4012f8 <xTaskCheckForTimeOut+0x64>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  4012aa:	4a16      	ldr	r2, [pc, #88]	; (401304 <xTaskCheckForTimeOut+0x70>)
  4012ac:	6812      	ldr	r2, [r2, #0]
  4012ae:	6821      	ldr	r1, [r4, #0]
  4012b0:	4291      	cmp	r1, r2
  4012b2:	d004      	beq.n	4012be <xTaskCheckForTimeOut+0x2a>
  4012b4:	4a14      	ldr	r2, [pc, #80]	; (401308 <xTaskCheckForTimeOut+0x74>)
  4012b6:	6812      	ldr	r2, [r2, #0]
  4012b8:	6861      	ldr	r1, [r4, #4]
  4012ba:	4291      	cmp	r1, r2
  4012bc:	d91e      	bls.n	4012fc <xTaskCheckForTimeOut+0x68>
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  4012be:	4a12      	ldr	r2, [pc, #72]	; (401308 <xTaskCheckForTimeOut+0x74>)
  4012c0:	6812      	ldr	r2, [r2, #0]
  4012c2:	6861      	ldr	r1, [r4, #4]
  4012c4:	1a52      	subs	r2, r2, r1
  4012c6:	4293      	cmp	r3, r2
  4012c8:	d80c      	bhi.n	4012e4 <xTaskCheckForTimeOut+0x50>
			xReturn = pdTRUE;
  4012ca:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  4012cc:	4b0f      	ldr	r3, [pc, #60]	; (40130c <xTaskCheckForTimeOut+0x78>)
  4012ce:	4798      	blx	r3
}
  4012d0:	4620      	mov	r0, r4
  4012d2:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxTimeOut );
  4012d4:	4b0e      	ldr	r3, [pc, #56]	; (401310 <xTaskCheckForTimeOut+0x7c>)
  4012d6:	4798      	blx	r3
  4012d8:	bf00      	nop
  4012da:	e7fd      	b.n	4012d8 <xTaskCheckForTimeOut+0x44>
	configASSERT( pxTicksToWait );
  4012dc:	4b0c      	ldr	r3, [pc, #48]	; (401310 <xTaskCheckForTimeOut+0x7c>)
  4012de:	4798      	blx	r3
  4012e0:	bf00      	nop
  4012e2:	e7fd      	b.n	4012e0 <xTaskCheckForTimeOut+0x4c>
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4012e4:	4a08      	ldr	r2, [pc, #32]	; (401308 <xTaskCheckForTimeOut+0x74>)
  4012e6:	6812      	ldr	r2, [r2, #0]
  4012e8:	1a52      	subs	r2, r2, r1
  4012ea:	1a9b      	subs	r3, r3, r2
  4012ec:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4012ee:	4620      	mov	r0, r4
  4012f0:	4b08      	ldr	r3, [pc, #32]	; (401314 <xTaskCheckForTimeOut+0x80>)
  4012f2:	4798      	blx	r3
			xReturn = pdFALSE;
  4012f4:	2400      	movs	r4, #0
  4012f6:	e7e9      	b.n	4012cc <xTaskCheckForTimeOut+0x38>
				xReturn = pdFALSE;
  4012f8:	2400      	movs	r4, #0
  4012fa:	e7e7      	b.n	4012cc <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
  4012fc:	2401      	movs	r4, #1
  4012fe:	e7e5      	b.n	4012cc <xTaskCheckForTimeOut+0x38>
  401300:	004002d1 	.word	0x004002d1
  401304:	2040aab0 	.word	0x2040aab0
  401308:	2040aaf4 	.word	0x2040aaf4
  40130c:	004002f1 	.word	0x004002f1
  401310:	004002c1 	.word	0x004002c1
  401314:	0040126d 	.word	0x0040126d

00401318 <vTaskMissedYield>:
	xMissedYield = pdTRUE;
  401318:	2201      	movs	r2, #1
  40131a:	4b01      	ldr	r3, [pc, #4]	; (401320 <vTaskMissedYield+0x8>)
  40131c:	601a      	str	r2, [r3, #0]
  40131e:	4770      	bx	lr
  401320:	2040aaac 	.word	0x2040aaac

00401324 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  401324:	4b01      	ldr	r3, [pc, #4]	; (40132c <xTaskGetCurrentTaskHandle+0x8>)
  401326:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  401328:	4770      	bx	lr
  40132a:	bf00      	nop
  40132c:	2040a9f8 	.word	0x2040a9f8

00401330 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  401330:	4b05      	ldr	r3, [pc, #20]	; (401348 <xTaskGetSchedulerState+0x18>)
  401332:	681b      	ldr	r3, [r3, #0]
  401334:	b133      	cbz	r3, 401344 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401336:	4b05      	ldr	r3, [pc, #20]	; (40134c <xTaskGetSchedulerState+0x1c>)
  401338:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40133a:	2b00      	cmp	r3, #0
  40133c:	bf0c      	ite	eq
  40133e:	2001      	moveq	r0, #1
  401340:	2002      	movne	r0, #2
  401342:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  401344:	2000      	movs	r0, #0
			}
		}

		return xReturn;
	}
  401346:	4770      	bx	lr
  401348:	2040aac8 	.word	0x2040aac8
  40134c:	2040aa70 	.word	0x2040aa70

00401350 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  401350:	2800      	cmp	r0, #0
  401352:	d031      	beq.n	4013b8 <vTaskPriorityInherit+0x68>
	{
  401354:	b538      	push	{r3, r4, r5, lr}
  401356:	4605      	mov	r5, r0
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401358:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  40135a:	4918      	ldr	r1, [pc, #96]	; (4013bc <vTaskPriorityInherit+0x6c>)
  40135c:	6809      	ldr	r1, [r1, #0]
  40135e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401360:	428b      	cmp	r3, r1
  401362:	d211      	bcs.n	401388 <vTaskPriorityInherit+0x38>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  401364:	4915      	ldr	r1, [pc, #84]	; (4013bc <vTaskPriorityInherit+0x6c>)
  401366:	6809      	ldr	r1, [r1, #0]
  401368:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40136a:	f1c1 0105 	rsb	r1, r1, #5
  40136e:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  401370:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401374:	4912      	ldr	r1, [pc, #72]	; (4013c0 <vTaskPriorityInherit+0x70>)
  401376:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  40137a:	6941      	ldr	r1, [r0, #20]
  40137c:	4299      	cmp	r1, r3
  40137e:	d004      	beq.n	40138a <vTaskPriorityInherit+0x3a>
					prvAddTaskToReadyQueue( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401380:	4b0e      	ldr	r3, [pc, #56]	; (4013bc <vTaskPriorityInherit+0x6c>)
  401382:	681b      	ldr	r3, [r3, #0]
  401384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401386:	62c3      	str	r3, [r0, #44]	; 0x2c
  401388:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40138a:	1d04      	adds	r4, r0, #4
  40138c:	4620      	mov	r0, r4
  40138e:	4b0d      	ldr	r3, [pc, #52]	; (4013c4 <vTaskPriorityInherit+0x74>)
  401390:	4798      	blx	r3
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401392:	4b0a      	ldr	r3, [pc, #40]	; (4013bc <vTaskPriorityInherit+0x6c>)
  401394:	681b      	ldr	r3, [r3, #0]
  401396:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401398:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  40139a:	4b0b      	ldr	r3, [pc, #44]	; (4013c8 <vTaskPriorityInherit+0x78>)
  40139c:	681b      	ldr	r3, [r3, #0]
  40139e:	4298      	cmp	r0, r3
  4013a0:	d901      	bls.n	4013a6 <vTaskPriorityInherit+0x56>
  4013a2:	4b09      	ldr	r3, [pc, #36]	; (4013c8 <vTaskPriorityInherit+0x78>)
  4013a4:	6018      	str	r0, [r3, #0]
  4013a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4013aa:	4621      	mov	r1, r4
  4013ac:	4b04      	ldr	r3, [pc, #16]	; (4013c0 <vTaskPriorityInherit+0x70>)
  4013ae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4013b2:	4b06      	ldr	r3, [pc, #24]	; (4013cc <vTaskPriorityInherit+0x7c>)
  4013b4:	4798      	blx	r3
  4013b6:	bd38      	pop	{r3, r4, r5, pc}
  4013b8:	4770      	bx	lr
  4013ba:	bf00      	nop
  4013bc:	2040a9f8 	.word	0x2040a9f8
  4013c0:	2040aa04 	.word	0x2040aa04
  4013c4:	00400221 	.word	0x00400221
  4013c8:	2040aa7c 	.word	0x2040aa7c
  4013cc:	004001c9 	.word	0x004001c9

004013d0 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  4013d0:	b1e8      	cbz	r0, 40140e <vTaskPriorityDisinherit+0x3e>
	{
  4013d2:	b538      	push	{r3, r4, r5, lr}
  4013d4:	4604      	mov	r4, r0
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4013d6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  4013d8:	6c82      	ldr	r2, [r0, #72]	; 0x48
  4013da:	4291      	cmp	r1, r2
  4013dc:	d016      	beq.n	40140c <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4013de:	1d05      	adds	r5, r0, #4
  4013e0:	4628      	mov	r0, r5
  4013e2:	4b0b      	ldr	r3, [pc, #44]	; (401410 <vTaskPriorityDisinherit+0x40>)
  4013e4:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4013e6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4013e8:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4013ea:	f1c0 0305 	rsb	r3, r0, #5
  4013ee:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4013f0:	4b08      	ldr	r3, [pc, #32]	; (401414 <vTaskPriorityDisinherit+0x44>)
  4013f2:	681b      	ldr	r3, [r3, #0]
  4013f4:	4298      	cmp	r0, r3
  4013f6:	d901      	bls.n	4013fc <vTaskPriorityDisinherit+0x2c>
  4013f8:	4b06      	ldr	r3, [pc, #24]	; (401414 <vTaskPriorityDisinherit+0x44>)
  4013fa:	6018      	str	r0, [r3, #0]
  4013fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401400:	4629      	mov	r1, r5
  401402:	4b05      	ldr	r3, [pc, #20]	; (401418 <vTaskPriorityDisinherit+0x48>)
  401404:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401408:	4b04      	ldr	r3, [pc, #16]	; (40141c <vTaskPriorityDisinherit+0x4c>)
  40140a:	4798      	blx	r3
  40140c:	bd38      	pop	{r3, r4, r5, pc}
  40140e:	4770      	bx	lr
  401410:	00400221 	.word	0x00400221
  401414:	2040aa7c 	.word	0x2040aa7c
  401418:	2040aa04 	.word	0x2040aa04
  40141c:	004001c9 	.word	0x004001c9

00401420 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  401420:	b508      	push	{r3, lr}
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  401422:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401424:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  401426:	4291      	cmp	r1, r2
  401428:	d80c      	bhi.n	401444 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  40142a:	1ad2      	subs	r2, r2, r3
  40142c:	6983      	ldr	r3, [r0, #24]
  40142e:	429a      	cmp	r2, r3
  401430:	d301      	bcc.n	401436 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  401432:	2001      	movs	r0, #1
  401434:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  401436:	1d01      	adds	r1, r0, #4
  401438:	4b09      	ldr	r3, [pc, #36]	; (401460 <prvInsertTimerInActiveList+0x40>)
  40143a:	6818      	ldr	r0, [r3, #0]
  40143c:	4b09      	ldr	r3, [pc, #36]	; (401464 <prvInsertTimerInActiveList+0x44>)
  40143e:	4798      	blx	r3
portBASE_TYPE xProcessTimerNow = pdFALSE;
  401440:	2000      	movs	r0, #0
  401442:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  401444:	429a      	cmp	r2, r3
  401446:	d203      	bcs.n	401450 <prvInsertTimerInActiveList+0x30>
  401448:	4299      	cmp	r1, r3
  40144a:	d301      	bcc.n	401450 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40144c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40144e:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401450:	1d01      	adds	r1, r0, #4
  401452:	4b05      	ldr	r3, [pc, #20]	; (401468 <prvInsertTimerInActiveList+0x48>)
  401454:	6818      	ldr	r0, [r3, #0]
  401456:	4b03      	ldr	r3, [pc, #12]	; (401464 <prvInsertTimerInActiveList+0x44>)
  401458:	4798      	blx	r3
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40145a:	2000      	movs	r0, #0
  40145c:	bd08      	pop	{r3, pc}
  40145e:	bf00      	nop
  401460:	2040aafc 	.word	0x2040aafc
  401464:	004001e5 	.word	0x004001e5
  401468:	2040aaf8 	.word	0x2040aaf8

0040146c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40146c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40146e:	4b0d      	ldr	r3, [pc, #52]	; (4014a4 <prvCheckForValidListAndQueue+0x38>)
  401470:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  401472:	4b0d      	ldr	r3, [pc, #52]	; (4014a8 <prvCheckForValidListAndQueue+0x3c>)
  401474:	681b      	ldr	r3, [r3, #0]
  401476:	b113      	cbz	r3, 40147e <prvCheckForValidListAndQueue+0x12>
			pxCurrentTimerList = &xActiveTimerList1;
			pxOverflowTimerList = &xActiveTimerList2;
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
		}
	}
	taskEXIT_CRITICAL();
  401478:	4b0c      	ldr	r3, [pc, #48]	; (4014ac <prvCheckForValidListAndQueue+0x40>)
  40147a:	4798      	blx	r3
  40147c:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  40147e:	4d0c      	ldr	r5, [pc, #48]	; (4014b0 <prvCheckForValidListAndQueue+0x44>)
  401480:	4628      	mov	r0, r5
  401482:	4e0c      	ldr	r6, [pc, #48]	; (4014b4 <prvCheckForValidListAndQueue+0x48>)
  401484:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  401486:	4c0c      	ldr	r4, [pc, #48]	; (4014b8 <prvCheckForValidListAndQueue+0x4c>)
  401488:	4620      	mov	r0, r4
  40148a:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  40148c:	4b0b      	ldr	r3, [pc, #44]	; (4014bc <prvCheckForValidListAndQueue+0x50>)
  40148e:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  401490:	4b0b      	ldr	r3, [pc, #44]	; (4014c0 <prvCheckForValidListAndQueue+0x54>)
  401492:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  401494:	2200      	movs	r2, #0
  401496:	210c      	movs	r1, #12
  401498:	2005      	movs	r0, #5
  40149a:	4b0a      	ldr	r3, [pc, #40]	; (4014c4 <prvCheckForValidListAndQueue+0x58>)
  40149c:	4798      	blx	r3
  40149e:	4b02      	ldr	r3, [pc, #8]	; (4014a8 <prvCheckForValidListAndQueue+0x3c>)
  4014a0:	6018      	str	r0, [r3, #0]
  4014a2:	e7e9      	b.n	401478 <prvCheckForValidListAndQueue+0xc>
  4014a4:	004002d1 	.word	0x004002d1
  4014a8:	2040ab2c 	.word	0x2040ab2c
  4014ac:	004002f1 	.word	0x004002f1
  4014b0:	2040ab00 	.word	0x2040ab00
  4014b4:	004001ad 	.word	0x004001ad
  4014b8:	2040ab14 	.word	0x2040ab14
  4014bc:	2040aaf8 	.word	0x2040aaf8
  4014c0:	2040aafc 	.word	0x2040aafc
  4014c4:	004006fd 	.word	0x004006fd

004014c8 <xTimerCreateTimerTask>:
{
  4014c8:	b510      	push	{r4, lr}
  4014ca:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4014cc:	4b0b      	ldr	r3, [pc, #44]	; (4014fc <xTimerCreateTimerTask+0x34>)
  4014ce:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4014d0:	4b0b      	ldr	r3, [pc, #44]	; (401500 <xTimerCreateTimerTask+0x38>)
  4014d2:	681b      	ldr	r3, [r3, #0]
  4014d4:	b173      	cbz	r3, 4014f4 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4014d6:	2300      	movs	r3, #0
  4014d8:	9303      	str	r3, [sp, #12]
  4014da:	9302      	str	r3, [sp, #8]
  4014dc:	9301      	str	r3, [sp, #4]
  4014de:	2204      	movs	r2, #4
  4014e0:	9200      	str	r2, [sp, #0]
  4014e2:	f44f 7282 	mov.w	r2, #260	; 0x104
  4014e6:	4907      	ldr	r1, [pc, #28]	; (401504 <xTimerCreateTimerTask+0x3c>)
  4014e8:	4807      	ldr	r0, [pc, #28]	; (401508 <xTimerCreateTimerTask+0x40>)
  4014ea:	4c08      	ldr	r4, [pc, #32]	; (40150c <xTimerCreateTimerTask+0x44>)
  4014ec:	47a0      	blx	r4
	configASSERT( xReturn );
  4014ee:	b108      	cbz	r0, 4014f4 <xTimerCreateTimerTask+0x2c>
}
  4014f0:	b004      	add	sp, #16
  4014f2:	bd10      	pop	{r4, pc}
	configASSERT( xReturn );
  4014f4:	4b06      	ldr	r3, [pc, #24]	; (401510 <xTimerCreateTimerTask+0x48>)
  4014f6:	4798      	blx	r3
  4014f8:	bf00      	nop
  4014fa:	e7fd      	b.n	4014f8 <xTimerCreateTimerTask+0x30>
  4014fc:	0040146d 	.word	0x0040146d
  401500:	2040ab2c 	.word	0x2040ab2c
  401504:	004062ec 	.word	0x004062ec
  401508:	00401619 	.word	0x00401619
  40150c:	00400b21 	.word	0x00400b21
  401510:	004002c1 	.word	0x004002c1

00401514 <xTimerGenericCommand>:
{
  401514:	b530      	push	{r4, r5, lr}
  401516:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
  401518:	4c0f      	ldr	r4, [pc, #60]	; (401558 <xTimerGenericCommand+0x44>)
  40151a:	6825      	ldr	r5, [r4, #0]
  40151c:	b1d5      	cbz	r5, 401554 <xTimerGenericCommand+0x40>
  40151e:	461c      	mov	r4, r3
		xMessage.xMessageID = xCommandID;
  401520:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  401522:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  401524:	9003      	str	r0, [sp, #12]
		if( pxHigherPriorityTaskWoken == NULL )
  401526:	b13b      	cbz	r3, 401538 <xTimerGenericCommand+0x24>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  401528:	2300      	movs	r3, #0
  40152a:	4622      	mov	r2, r4
  40152c:	a901      	add	r1, sp, #4
  40152e:	4628      	mov	r0, r5
  401530:	4c0a      	ldr	r4, [pc, #40]	; (40155c <xTimerGenericCommand+0x48>)
  401532:	47a0      	blx	r4
}
  401534:	b005      	add	sp, #20
  401536:	bd30      	pop	{r4, r5, pc}
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  401538:	4b09      	ldr	r3, [pc, #36]	; (401560 <xTimerGenericCommand+0x4c>)
  40153a:	4798      	blx	r3
  40153c:	2801      	cmp	r0, #1
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  40153e:	f04f 0300 	mov.w	r3, #0
  401542:	bf0c      	ite	eq
  401544:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  401546:	461a      	movne	r2, r3
  401548:	a901      	add	r1, sp, #4
  40154a:	4803      	ldr	r0, [pc, #12]	; (401558 <xTimerGenericCommand+0x44>)
  40154c:	6800      	ldr	r0, [r0, #0]
  40154e:	4c05      	ldr	r4, [pc, #20]	; (401564 <xTimerGenericCommand+0x50>)
  401550:	47a0      	blx	r4
  401552:	e7ef      	b.n	401534 <xTimerGenericCommand+0x20>
portBASE_TYPE xReturn = pdFAIL;
  401554:	2000      	movs	r0, #0
	return xReturn;
  401556:	e7ed      	b.n	401534 <xTimerGenericCommand+0x20>
  401558:	2040ab2c 	.word	0x2040ab2c
  40155c:	0040087d 	.word	0x0040087d
  401560:	00401331 	.word	0x00401331
  401564:	00400751 	.word	0x00400751

00401568 <prvSampleTimeNow>:
{
  401568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40156c:	b082      	sub	sp, #8
  40156e:	4681      	mov	r9, r0
	xTimeNow = xTaskGetTickCount();
  401570:	4b21      	ldr	r3, [pc, #132]	; (4015f8 <prvSampleTimeNow+0x90>)
  401572:	4798      	blx	r3
  401574:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
  401576:	4b21      	ldr	r3, [pc, #132]	; (4015fc <prvSampleTimeNow+0x94>)
  401578:	681b      	ldr	r3, [r3, #0]
  40157a:	4298      	cmp	r0, r3
  40157c:	d315      	bcc.n	4015aa <prvSampleTimeNow+0x42>
		*pxTimerListsWereSwitched = pdFALSE;
  40157e:	2300      	movs	r3, #0
  401580:	f8c9 3000 	str.w	r3, [r9]
	xLastTime = xTimeNow;
  401584:	4b1d      	ldr	r3, [pc, #116]	; (4015fc <prvSampleTimeNow+0x94>)
  401586:	f8c3 8000 	str.w	r8, [r3]
}
  40158a:	4640      	mov	r0, r8
  40158c:	b002      	add	sp, #8
  40158e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  401592:	2100      	movs	r1, #0
  401594:	9100      	str	r1, [sp, #0]
  401596:	460b      	mov	r3, r1
  401598:	4652      	mov	r2, sl
  40159a:	4620      	mov	r0, r4
  40159c:	4c18      	ldr	r4, [pc, #96]	; (401600 <prvSampleTimeNow+0x98>)
  40159e:	47a0      	blx	r4
				configASSERT( xResult );
  4015a0:	b928      	cbnz	r0, 4015ae <prvSampleTimeNow+0x46>
  4015a2:	4b18      	ldr	r3, [pc, #96]	; (401604 <prvSampleTimeNow+0x9c>)
  4015a4:	4798      	blx	r3
  4015a6:	bf00      	nop
  4015a8:	e7fd      	b.n	4015a6 <prvSampleTimeNow+0x3e>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4015aa:	4e17      	ldr	r6, [pc, #92]	; (401608 <prvSampleTimeNow+0xa0>)
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4015ac:	4f17      	ldr	r7, [pc, #92]	; (40160c <prvSampleTimeNow+0xa4>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4015ae:	6833      	ldr	r3, [r6, #0]
  4015b0:	681a      	ldr	r2, [r3, #0]
  4015b2:	b1c2      	cbz	r2, 4015e6 <prvSampleTimeNow+0x7e>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4015b4:	68da      	ldr	r2, [r3, #12]
  4015b6:	f8d2 a000 	ldr.w	sl, [r2]
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4015ba:	68db      	ldr	r3, [r3, #12]
  4015bc:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4015be:	1d25      	adds	r5, r4, #4
  4015c0:	4628      	mov	r0, r5
  4015c2:	47b8      	blx	r7
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4015c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4015c6:	4620      	mov	r0, r4
  4015c8:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4015ca:	69e3      	ldr	r3, [r4, #28]
  4015cc:	2b01      	cmp	r3, #1
  4015ce:	d1ee      	bne.n	4015ae <prvSampleTimeNow+0x46>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4015d0:	69a3      	ldr	r3, [r4, #24]
  4015d2:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4015d4:	459a      	cmp	sl, r3
  4015d6:	d2dc      	bcs.n	401592 <prvSampleTimeNow+0x2a>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4015d8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4015da:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4015dc:	4629      	mov	r1, r5
  4015de:	6830      	ldr	r0, [r6, #0]
  4015e0:	4b0b      	ldr	r3, [pc, #44]	; (401610 <prvSampleTimeNow+0xa8>)
  4015e2:	4798      	blx	r3
  4015e4:	e7e3      	b.n	4015ae <prvSampleTimeNow+0x46>
	pxCurrentTimerList = pxOverflowTimerList;
  4015e6:	4a0b      	ldr	r2, [pc, #44]	; (401614 <prvSampleTimeNow+0xac>)
  4015e8:	6810      	ldr	r0, [r2, #0]
  4015ea:	4907      	ldr	r1, [pc, #28]	; (401608 <prvSampleTimeNow+0xa0>)
  4015ec:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4015ee:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  4015f0:	2301      	movs	r3, #1
  4015f2:	f8c9 3000 	str.w	r3, [r9]
  4015f6:	e7c5      	b.n	401584 <prvSampleTimeNow+0x1c>
  4015f8:	00400d8d 	.word	0x00400d8d
  4015fc:	2040ab28 	.word	0x2040ab28
  401600:	00401515 	.word	0x00401515
  401604:	004002c1 	.word	0x004002c1
  401608:	2040aaf8 	.word	0x2040aaf8
  40160c:	00400221 	.word	0x00400221
  401610:	004001e5 	.word	0x004001e5
  401614:	2040aafc 	.word	0x2040aafc

00401618 <prvTimerTask>:
{
  401618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40161c:	b086      	sub	sp, #24
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40161e:	f8df 816c 	ldr.w	r8, [pc, #364]	; 40178c <prvTimerTask+0x174>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401622:	4b4e      	ldr	r3, [pc, #312]	; (40175c <prvTimerTask+0x144>)
  401624:	681b      	ldr	r3, [r3, #0]
  401626:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  401628:	2a00      	cmp	r2, #0
  40162a:	f000 808a 	beq.w	401742 <prvTimerTask+0x12a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40162e:	68db      	ldr	r3, [r3, #12]
  401630:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
  401632:	4b4b      	ldr	r3, [pc, #300]	; (401760 <prvTimerTask+0x148>)
  401634:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401636:	a803      	add	r0, sp, #12
  401638:	4b4a      	ldr	r3, [pc, #296]	; (401764 <prvTimerTask+0x14c>)
  40163a:	4798      	blx	r3
  40163c:	4606      	mov	r6, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40163e:	9b03      	ldr	r3, [sp, #12]
  401640:	2b00      	cmp	r3, #0
  401642:	f040 8087 	bne.w	401754 <prvTimerTask+0x13c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  401646:	42a8      	cmp	r0, r5
  401648:	d32a      	bcc.n	4016a0 <prvTimerTask+0x88>
				xTaskResumeAll();
  40164a:	4b47      	ldr	r3, [pc, #284]	; (401768 <prvTimerTask+0x150>)
  40164c:	4798      	blx	r3
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40164e:	4b43      	ldr	r3, [pc, #268]	; (40175c <prvTimerTask+0x144>)
  401650:	681b      	ldr	r3, [r3, #0]
  401652:	68db      	ldr	r3, [r3, #12]
  401654:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  401656:	1d20      	adds	r0, r4, #4
  401658:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40165a:	69e3      	ldr	r3, [r4, #28]
  40165c:	2b01      	cmp	r3, #1
  40165e:	d008      	beq.n	401672 <prvTimerTask+0x5a>
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  401660:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401662:	4620      	mov	r0, r4
  401664:	4798      	blx	r3
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401666:	a802      	add	r0, sp, #8
  401668:	4b3e      	ldr	r3, [pc, #248]	; (401764 <prvTimerTask+0x14c>)
  40166a:	4798      	blx	r3
  40166c:	4607      	mov	r7, r0
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40166e:	4e3f      	ldr	r6, [pc, #252]	; (40176c <prvTimerTask+0x154>)
  401670:	e033      	b.n	4016da <prvTimerTask+0xc2>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  401672:	69a1      	ldr	r1, [r4, #24]
  401674:	462b      	mov	r3, r5
  401676:	4632      	mov	r2, r6
  401678:	4429      	add	r1, r5
  40167a:	4620      	mov	r0, r4
  40167c:	4e3c      	ldr	r6, [pc, #240]	; (401770 <prvTimerTask+0x158>)
  40167e:	47b0      	blx	r6
  401680:	2801      	cmp	r0, #1
  401682:	d1ed      	bne.n	401660 <prvTimerTask+0x48>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  401684:	2100      	movs	r1, #0
  401686:	9100      	str	r1, [sp, #0]
  401688:	460b      	mov	r3, r1
  40168a:	462a      	mov	r2, r5
  40168c:	4620      	mov	r0, r4
  40168e:	4d39      	ldr	r5, [pc, #228]	; (401774 <prvTimerTask+0x15c>)
  401690:	47a8      	blx	r5
			configASSERT( xResult );
  401692:	2800      	cmp	r0, #0
  401694:	d1e4      	bne.n	401660 <prvTimerTask+0x48>
  401696:	4b38      	ldr	r3, [pc, #224]	; (401778 <prvTimerTask+0x160>)
  401698:	4798      	blx	r3
  40169a:	bf00      	nop
  40169c:	e7fd      	b.n	40169a <prvTimerTask+0x82>
		xNextExpireTime = ( portTickType ) 0U;
  40169e:	2500      	movs	r5, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4016a0:	1ba9      	subs	r1, r5, r6
  4016a2:	4b32      	ldr	r3, [pc, #200]	; (40176c <prvTimerTask+0x154>)
  4016a4:	6818      	ldr	r0, [r3, #0]
  4016a6:	4b35      	ldr	r3, [pc, #212]	; (40177c <prvTimerTask+0x164>)
  4016a8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4016aa:	4b2f      	ldr	r3, [pc, #188]	; (401768 <prvTimerTask+0x150>)
  4016ac:	4798      	blx	r3
  4016ae:	2800      	cmp	r0, #0
  4016b0:	d1d9      	bne.n	401666 <prvTimerTask+0x4e>
					portYIELD_WITHIN_API();
  4016b2:	4b33      	ldr	r3, [pc, #204]	; (401780 <prvTimerTask+0x168>)
  4016b4:	4798      	blx	r3
  4016b6:	e7d6      	b.n	401666 <prvTimerTask+0x4e>
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  4016b8:	9904      	ldr	r1, [sp, #16]
  4016ba:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4016bc:	b131      	cbz	r1, 4016cc <prvTimerTask+0xb4>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4016be:	463b      	mov	r3, r7
  4016c0:	463a      	mov	r2, r7
  4016c2:	4439      	add	r1, r7
  4016c4:	4620      	mov	r0, r4
  4016c6:	4c2a      	ldr	r4, [pc, #168]	; (401770 <prvTimerTask+0x158>)
  4016c8:	47a0      	blx	r4
  4016ca:	e006      	b.n	4016da <prvTimerTask+0xc2>
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4016cc:	4b2a      	ldr	r3, [pc, #168]	; (401778 <prvTimerTask+0x160>)
  4016ce:	4798      	blx	r3
  4016d0:	bf00      	nop
  4016d2:	e7fd      	b.n	4016d0 <prvTimerTask+0xb8>
				vPortFree( pxTimer );
  4016d4:	4620      	mov	r0, r4
  4016d6:	4b2b      	ldr	r3, [pc, #172]	; (401784 <prvTimerTask+0x16c>)
  4016d8:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4016da:	4d2b      	ldr	r5, [pc, #172]	; (401788 <prvTimerTask+0x170>)
  4016dc:	2300      	movs	r3, #0
  4016de:	461a      	mov	r2, r3
  4016e0:	a903      	add	r1, sp, #12
  4016e2:	6830      	ldr	r0, [r6, #0]
  4016e4:	47a8      	blx	r5
  4016e6:	2800      	cmp	r0, #0
  4016e8:	d09b      	beq.n	401622 <prvTimerTask+0xa>
		pxTimer = xMessage.pxTimer;
  4016ea:	9c05      	ldr	r4, [sp, #20]
		if( pxTimer != NULL )
  4016ec:	b11c      	cbz	r4, 4016f6 <prvTimerTask+0xde>
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4016ee:	6963      	ldr	r3, [r4, #20]
  4016f0:	b10b      	cbz	r3, 4016f6 <prvTimerTask+0xde>
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4016f2:	1d20      	adds	r0, r4, #4
  4016f4:	47c0      	blx	r8
		switch( xMessage.xMessageID )
  4016f6:	9b03      	ldr	r3, [sp, #12]
  4016f8:	2b02      	cmp	r3, #2
  4016fa:	d0dd      	beq.n	4016b8 <prvTimerTask+0xa0>
  4016fc:	2b03      	cmp	r3, #3
  4016fe:	d0e9      	beq.n	4016d4 <prvTimerTask+0xbc>
  401700:	2b00      	cmp	r3, #0
  401702:	d1eb      	bne.n	4016dc <prvTimerTask+0xc4>
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  401704:	9904      	ldr	r1, [sp, #16]
  401706:	69a0      	ldr	r0, [r4, #24]
  401708:	460b      	mov	r3, r1
  40170a:	463a      	mov	r2, r7
  40170c:	4401      	add	r1, r0
  40170e:	4620      	mov	r0, r4
  401710:	4d17      	ldr	r5, [pc, #92]	; (401770 <prvTimerTask+0x158>)
  401712:	47a8      	blx	r5
  401714:	2801      	cmp	r0, #1
  401716:	d1e0      	bne.n	4016da <prvTimerTask+0xc2>
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  401718:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40171a:	4620      	mov	r0, r4
  40171c:	4798      	blx	r3
					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40171e:	69e3      	ldr	r3, [r4, #28]
  401720:	2b01      	cmp	r3, #1
  401722:	d1da      	bne.n	4016da <prvTimerTask+0xc2>
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  401724:	69a2      	ldr	r2, [r4, #24]
  401726:	2100      	movs	r1, #0
  401728:	9100      	str	r1, [sp, #0]
  40172a:	460b      	mov	r3, r1
  40172c:	9804      	ldr	r0, [sp, #16]
  40172e:	4402      	add	r2, r0
  401730:	4620      	mov	r0, r4
  401732:	4c10      	ldr	r4, [pc, #64]	; (401774 <prvTimerTask+0x15c>)
  401734:	47a0      	blx	r4
						configASSERT( xResult );
  401736:	2800      	cmp	r0, #0
  401738:	d1cf      	bne.n	4016da <prvTimerTask+0xc2>
  40173a:	4b0f      	ldr	r3, [pc, #60]	; (401778 <prvTimerTask+0x160>)
  40173c:	4798      	blx	r3
  40173e:	bf00      	nop
  401740:	e7fd      	b.n	40173e <prvTimerTask+0x126>
	vTaskSuspendAll();
  401742:	4b07      	ldr	r3, [pc, #28]	; (401760 <prvTimerTask+0x148>)
  401744:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401746:	a803      	add	r0, sp, #12
  401748:	4b06      	ldr	r3, [pc, #24]	; (401764 <prvTimerTask+0x14c>)
  40174a:	4798      	blx	r3
  40174c:	4606      	mov	r6, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40174e:	9b03      	ldr	r3, [sp, #12]
  401750:	2b00      	cmp	r3, #0
  401752:	d0a4      	beq.n	40169e <prvTimerTask+0x86>
			xTaskResumeAll();
  401754:	4b04      	ldr	r3, [pc, #16]	; (401768 <prvTimerTask+0x150>)
  401756:	4798      	blx	r3
  401758:	e785      	b.n	401666 <prvTimerTask+0x4e>
  40175a:	bf00      	nop
  40175c:	2040aaf8 	.word	0x2040aaf8
  401760:	00400d7d 	.word	0x00400d7d
  401764:	00401569 	.word	0x00401569
  401768:	00400ed1 	.word	0x00400ed1
  40176c:	2040ab2c 	.word	0x2040ab2c
  401770:	00401421 	.word	0x00401421
  401774:	00401515 	.word	0x00401515
  401778:	004002c1 	.word	0x004002c1
  40177c:	00400a75 	.word	0x00400a75
  401780:	004002b1 	.word	0x004002b1
  401784:	00400521 	.word	0x00400521
  401788:	00400909 	.word	0x00400909
  40178c:	00400221 	.word	0x00400221

00401790 <llcp_init>:
inline uint8_t getDSAP(const uint8_t *buf)
{
    return buf[0] >> 2;
}

void llcp_init() {
  401790:	b508      	push	{r3, lr}
//int16_t read(uint8_t *buf, uint8_t len);

int8_t link_activateAsTarget(uint16_t timeout);

static uint8_t *link_getHeaderBuffer(uint8_t *len) {
	printf("Maclink getHeaderBuffer\n");
  401792:	4807      	ldr	r0, [pc, #28]	; (4017b0 <llcp_init+0x20>)
  401794:	4b07      	ldr	r3, [pc, #28]	; (4017b4 <llcp_init+0x24>)
  401796:	4798      	blx	r3
void pn532_wakeup();
void pn532_config(int enableIterrupt);
uint8_t serial_write(Usart *pUsart, uint8_t byte);

static uint8_t *pn532_getBuffer(uint8_t *len) {
	 *len = sizeof(pn532_packetbuffer) - 4;
  401798:	223c      	movs	r2, #60	; 0x3c
  40179a:	4b07      	ldr	r3, [pc, #28]	; (4017b8 <llcp_init+0x28>)
  40179c:	701a      	strb	r2, [r3, #0]
	headerBuf = link_getHeaderBuffer(&headerBufLen);
  40179e:	4a07      	ldr	r2, [pc, #28]	; (4017bc <llcp_init+0x2c>)
  4017a0:	4b07      	ldr	r3, [pc, #28]	; (4017c0 <llcp_init+0x30>)
  4017a2:	601a      	str	r2, [r3, #0]
	ns = 0;
  4017a4:	2300      	movs	r3, #0
  4017a6:	4a07      	ldr	r2, [pc, #28]	; (4017c4 <llcp_init+0x34>)
  4017a8:	7013      	strb	r3, [r2, #0]
	nr = 0;
  4017aa:	4a07      	ldr	r2, [pc, #28]	; (4017c8 <llcp_init+0x38>)
  4017ac:	7013      	strb	r3, [r2, #0]
  4017ae:	bd08      	pop	{r3, pc}
  4017b0:	004062f4 	.word	0x004062f4
  4017b4:	004032d9 	.word	0x004032d9
  4017b8:	2040abee 	.word	0x2040abee
  4017bc:	2040ac18 	.word	0x2040ac18
  4017c0:	2040ac08 	.word	0x2040ac08
  4017c4:	2040abf0 	.word	0x2040abf0
  4017c8:	2040abe4 	.word	0x2040abe4

004017cc <llcp_activate>:
};

int8_t llcp_activate(uint16_t timeout) {
  4017cc:	b508      	push	{r3, lr}
    return link_activateAsTarget(timeout);
  4017ce:	4b01      	ldr	r3, [pc, #4]	; (4017d4 <llcp_activate+0x8>)
  4017d0:	4798      	blx	r3
}
  4017d2:	bd08      	pop	{r3, pc}
  4017d4:	00401a9d 	.word	0x00401a9d

004017d8 <llcp_waitForConnection>:

int8_t llcp_waitForConnection(uint16_t timeout) {
  4017d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t type;
    mode = 1;
  4017da:	2201      	movs	r2, #1
  4017dc:	4b27      	ldr	r3, [pc, #156]	; (40187c <llcp_waitForConnection+0xa4>)
  4017de:	701a      	strb	r2, [r3, #0]
    ns = 0;
  4017e0:	2300      	movs	r3, #0
  4017e2:	4a27      	ldr	r2, [pc, #156]	; (401880 <llcp_waitForConnection+0xa8>)
  4017e4:	7013      	strb	r3, [r2, #0]
    nr = 0;
  4017e6:	4a27      	ldr	r2, [pc, #156]	; (401884 <llcp_waitForConnection+0xac>)
  4017e8:	7013      	strb	r3, [r2, #0]

    // Get CONNECT PDU
    DMSG("wait for a CONNECT PDU\n");
  4017ea:	4827      	ldr	r0, [pc, #156]	; (401888 <llcp_waitForConnection+0xb0>)
  4017ec:	4b27      	ldr	r3, [pc, #156]	; (40188c <llcp_waitForConnection+0xb4>)
  4017ee:	4798      	blx	r3
    do {
        if (2 > link_read(headerBuf, headerBufLen)) {
  4017f0:	4e27      	ldr	r6, [pc, #156]	; (401890 <llcp_waitForConnection+0xb8>)
  4017f2:	4c28      	ldr	r4, [pc, #160]	; (401894 <llcp_waitForConnection+0xbc>)
  4017f4:	4d28      	ldr	r5, [pc, #160]	; (401898 <llcp_waitForConnection+0xc0>)
  4017f6:	7831      	ldrb	r1, [r6, #0]
  4017f8:	6820      	ldr	r0, [r4, #0]
  4017fa:	47a8      	blx	r5
  4017fc:	2801      	cmp	r0, #1
  4017fe:	dd36      	ble.n	40186e <llcp_waitForConnection+0x96>
            return -1;
        }

        type = getPType(headerBuf);
  401800:	6822      	ldr	r2, [r4, #0]
    return ((buf[0] & 0x3) << 2) + (buf[1] >> 6);
  401802:	7813      	ldrb	r3, [r2, #0]
  401804:	009b      	lsls	r3, r3, #2
  401806:	f003 030c 	and.w	r3, r3, #12
  40180a:	7852      	ldrb	r2, [r2, #1]
  40180c:	eb03 1392 	add.w	r3, r3, r2, lsr #6
        if (PDU_CONNECT == type) {
  401810:	2b04      	cmp	r3, #4
  401812:	d00b      	beq.n	40182c <llcp_waitForConnection+0x54>
            break;
        } else if (PDU_SYMM == type) {
  401814:	2b00      	cmp	r3, #0
  401816:	d12d      	bne.n	401874 <llcp_waitForConnection+0x9c>
            if (!link_write(SYMM_PDU, sizeof(SYMM_PDU), 0, 0)) {
  401818:	461a      	mov	r2, r3
  40181a:	2102      	movs	r1, #2
  40181c:	481f      	ldr	r0, [pc, #124]	; (40189c <llcp_waitForConnection+0xc4>)
  40181e:	4f20      	ldr	r7, [pc, #128]	; (4018a0 <llcp_waitForConnection+0xc8>)
  401820:	47b8      	blx	r7
  401822:	2800      	cmp	r0, #0
  401824:	d1e7      	bne.n	4017f6 <llcp_waitForConnection+0x1e>
                return -2;
  401826:	f06f 0001 	mvn.w	r0, #1
  40182a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }

    } while (1);

    // Put CC PDU
    DMSG("put a CC(Connection Complete) PDU to response the CONNECT PDU\n");
  40182c:	481d      	ldr	r0, [pc, #116]	; (4018a4 <llcp_waitForConnection+0xcc>)
  40182e:	4b17      	ldr	r3, [pc, #92]	; (40188c <llcp_waitForConnection+0xb4>)
  401830:	4798      	blx	r3
    ssap = getDSAP(headerBuf);
  401832:	4818      	ldr	r0, [pc, #96]	; (401894 <llcp_waitForConnection+0xbc>)
  401834:	6802      	ldr	r2, [r0, #0]
  401836:	491c      	ldr	r1, [pc, #112]	; (4018a8 <llcp_waitForConnection+0xd0>)
    return buf[0] >> 2;
  401838:	7813      	ldrb	r3, [r2, #0]
  40183a:	089b      	lsrs	r3, r3, #2
    ssap = getDSAP(headerBuf);
  40183c:	700b      	strb	r3, [r1, #0]
    return  buf[1] & 0x3f;
  40183e:	7853      	ldrb	r3, [r2, #1]
  401840:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    dsap = getSSAP(headerBuf);
  401844:	4c19      	ldr	r4, [pc, #100]	; (4018ac <llcp_waitForConnection+0xd4>)
  401846:	7023      	strb	r3, [r4, #0]
    headerBuf[0] = (dsap << 2) + ((PDU_CC >> 2) & 0x3);
  401848:	009b      	lsls	r3, r3, #2
  40184a:	3301      	adds	r3, #1
  40184c:	7013      	strb	r3, [r2, #0]
    headerBuf[1] = ((PDU_CC & 0x3) << 6) + ssap;
  40184e:	6802      	ldr	r2, [r0, #0]
  401850:	780b      	ldrb	r3, [r1, #0]
  401852:	3b80      	subs	r3, #128	; 0x80
  401854:	7053      	strb	r3, [r2, #1]
    if (!link_write(headerBuf, 2, 0, 0)) {
  401856:	2300      	movs	r3, #0
  401858:	461a      	mov	r2, r3
  40185a:	2102      	movs	r1, #2
  40185c:	6800      	ldr	r0, [r0, #0]
  40185e:	4c10      	ldr	r4, [pc, #64]	; (4018a0 <llcp_waitForConnection+0xc8>)
  401860:	47a0      	blx	r4
  401862:	2800      	cmp	r0, #0
        return -2;
    }

    return 1;
  401864:	bf0c      	ite	eq
  401866:	f06f 0001 	mvneq.w	r0, #1
  40186a:	2001      	movne	r0, #1
  40186c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            return -1;
  40186e:	f04f 30ff 	mov.w	r0, #4294967295
  401872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            return -3;
  401874:	f06f 0002 	mvn.w	r0, #2
}
  401878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40187a:	bf00      	nop
  40187c:	2040abf2 	.word	0x2040abf2
  401880:	2040abf0 	.word	0x2040abf0
  401884:	2040abe4 	.word	0x2040abe4
  401888:	00406310 	.word	0x00406310
  40188c:	00401c19 	.word	0x00401c19
  401890:	2040abee 	.word	0x2040abee
  401894:	2040ac08 	.word	0x2040ac08
  401898:	00401ad9 	.word	0x00401ad9
  40189c:	2040ab30 	.word	0x2040ab30
  4018a0:	00401acd 	.word	0x00401acd
  4018a4:	00406328 	.word	0x00406328
  4018a8:	2040abef 	.word	0x2040abef
  4018ac:	2040ac58 	.word	0x2040ac58

004018b0 <llcp_write>:

bool llcp_write(const uint8_t *header, uint8_t hlen, const uint8_t *body, uint8_t blen) {
  4018b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018b2:	b083      	sub	sp, #12
  4018b4:	4604      	mov	r4, r0
  4018b6:	460d      	mov	r5, r1
  4018b8:	4616      	mov	r6, r2
  4018ba:	461f      	mov	r7, r3
    uint8_t type;
    uint8_t buf[3];

    if (mode) {
  4018bc:	4b35      	ldr	r3, [pc, #212]	; (401994 <llcp_write+0xe4>)
  4018be:	781b      	ldrb	r3, [r3, #0]
  4018c0:	2b00      	cmp	r3, #0
  4018c2:	d14e      	bne.n	401962 <llcp_write+0xb2>
        if (2 != link_read(buf, sizeof(buf))) {
            return false;
        }
    }

    if (headerBufLen < (hlen + 3)) {
  4018c4:	4b34      	ldr	r3, [pc, #208]	; (401998 <llcp_write+0xe8>)
  4018c6:	781a      	ldrb	r2, [r3, #0]
  4018c8:	1ceb      	adds	r3, r5, #3
  4018ca:	429a      	cmp	r2, r3
  4018cc:	db59      	blt.n	401982 <llcp_write+0xd2>
        return false;
    }

    for (int8_t i = hlen - 1; i >= 0; i--) {
  4018ce:	1e6b      	subs	r3, r5, #1
  4018d0:	b25b      	sxtb	r3, r3
  4018d2:	2b00      	cmp	r3, #0
  4018d4:	db08      	blt.n	4018e8 <llcp_write+0x38>
        headerBuf[i + 3] = header[i];
  4018d6:	4831      	ldr	r0, [pc, #196]	; (40199c <llcp_write+0xec>)
  4018d8:	5ce1      	ldrb	r1, [r4, r3]
  4018da:	6802      	ldr	r2, [r0, #0]
  4018dc:	441a      	add	r2, r3
  4018de:	70d1      	strb	r1, [r2, #3]
  4018e0:	3b01      	subs	r3, #1
  4018e2:	b25b      	sxtb	r3, r3
    for (int8_t i = hlen - 1; i >= 0; i--) {
  4018e4:	2b00      	cmp	r3, #0
  4018e6:	daf7      	bge.n	4018d8 <llcp_write+0x28>
    }

    headerBuf[0] = (dsap << 2) + (PDU_I >> 2);
  4018e8:	482c      	ldr	r0, [pc, #176]	; (40199c <llcp_write+0xec>)
  4018ea:	6802      	ldr	r2, [r0, #0]
  4018ec:	4b2c      	ldr	r3, [pc, #176]	; (4019a0 <llcp_write+0xf0>)
  4018ee:	781b      	ldrb	r3, [r3, #0]
  4018f0:	009b      	lsls	r3, r3, #2
  4018f2:	3303      	adds	r3, #3
  4018f4:	7013      	strb	r3, [r2, #0]
    headerBuf[1] = ((PDU_I & 0x3) << 6) + ssap;
  4018f6:	6803      	ldr	r3, [r0, #0]
  4018f8:	4a2a      	ldr	r2, [pc, #168]	; (4019a4 <llcp_write+0xf4>)
  4018fa:	7812      	ldrb	r2, [r2, #0]
  4018fc:	705a      	strb	r2, [r3, #1]
    headerBuf[2] = (ns << 4) + nr;
  4018fe:	6802      	ldr	r2, [r0, #0]
  401900:	4b29      	ldr	r3, [pc, #164]	; (4019a8 <llcp_write+0xf8>)
  401902:	7819      	ldrb	r1, [r3, #0]
  401904:	4b29      	ldr	r3, [pc, #164]	; (4019ac <llcp_write+0xfc>)
  401906:	781b      	ldrb	r3, [r3, #0]
  401908:	eb03 1301 	add.w	r3, r3, r1, lsl #4
  40190c:	7093      	strb	r3, [r2, #2]
    if (!link_write(headerBuf, 3 + hlen, body, blen)) {
  40190e:	1ce9      	adds	r1, r5, #3
  401910:	463b      	mov	r3, r7
  401912:	4632      	mov	r2, r6
  401914:	b2c9      	uxtb	r1, r1
  401916:	6800      	ldr	r0, [r0, #0]
  401918:	4c25      	ldr	r4, [pc, #148]	; (4019b0 <llcp_write+0x100>)
  40191a:	47a0      	blx	r4
  40191c:	4603      	mov	r3, r0
  40191e:	2800      	cmp	r0, #0
  401920:	d030      	beq.n	401984 <llcp_write+0xd4>
        return false;
    }

    ns++;
  401922:	4a21      	ldr	r2, [pc, #132]	; (4019a8 <llcp_write+0xf8>)
  401924:	7813      	ldrb	r3, [r2, #0]
  401926:	3301      	adds	r3, #1
  401928:	7013      	strb	r3, [r2, #0]

    // Get a RR PDU
    int16_t status;
    do {
        status = link_read(headerBuf, headerBufLen);
  40192a:	4e1b      	ldr	r6, [pc, #108]	; (401998 <llcp_write+0xe8>)
  40192c:	4c1b      	ldr	r4, [pc, #108]	; (40199c <llcp_write+0xec>)
  40192e:	4d21      	ldr	r5, [pc, #132]	; (4019b4 <llcp_write+0x104>)
  401930:	7831      	ldrb	r1, [r6, #0]
  401932:	6820      	ldr	r0, [r4, #0]
  401934:	47a8      	blx	r5
        if (2 > status) {
  401936:	2801      	cmp	r0, #1
  401938:	dd27      	ble.n	40198a <llcp_write+0xda>
            return false;
        }

        type = getPType(headerBuf);
  40193a:	6822      	ldr	r2, [r4, #0]
    return ((buf[0] & 0x3) << 2) + (buf[1] >> 6);
  40193c:	7813      	ldrb	r3, [r2, #0]
  40193e:	009b      	lsls	r3, r3, #2
  401940:	f003 030c 	and.w	r3, r3, #12
  401944:	7852      	ldrb	r2, [r2, #1]
  401946:	eb03 1392 	add.w	r3, r3, r2, lsr #6
        if (PDU_RR == type) {
  40194a:	2b0d      	cmp	r3, #13
  40194c:	d011      	beq.n	401972 <llcp_write+0xc2>
            break;
        } else if (PDU_SYMM == type) {
  40194e:	b9f3      	cbnz	r3, 40198e <llcp_write+0xde>
            if (!link_write(SYMM_PDU, sizeof(SYMM_PDU), 0, 0)) {
  401950:	461a      	mov	r2, r3
  401952:	2102      	movs	r1, #2
  401954:	4818      	ldr	r0, [pc, #96]	; (4019b8 <llcp_write+0x108>)
  401956:	4f16      	ldr	r7, [pc, #88]	; (4019b0 <llcp_write+0x100>)
  401958:	47b8      	blx	r7
  40195a:	4603      	mov	r3, r0
  40195c:	2800      	cmp	r0, #0
  40195e:	d1e7      	bne.n	401930 <llcp_write+0x80>
  401960:	e010      	b.n	401984 <llcp_write+0xd4>
        if (2 != link_read(buf, sizeof(buf))) {
  401962:	2103      	movs	r1, #3
  401964:	a801      	add	r0, sp, #4
  401966:	4b13      	ldr	r3, [pc, #76]	; (4019b4 <llcp_write+0x104>)
  401968:	4798      	blx	r3
  40196a:	2802      	cmp	r0, #2
  40196c:	d0aa      	beq.n	4018c4 <llcp_write+0x14>
            return false;
  40196e:	2300      	movs	r3, #0
  401970:	e008      	b.n	401984 <llcp_write+0xd4>
        } else {
            return false;
        }
    } while (1);

    if (!link_write(SYMM_PDU, sizeof(SYMM_PDU), 0, 0)) {
  401972:	2300      	movs	r3, #0
  401974:	461a      	mov	r2, r3
  401976:	2102      	movs	r1, #2
  401978:	480f      	ldr	r0, [pc, #60]	; (4019b8 <llcp_write+0x108>)
  40197a:	4c0d      	ldr	r4, [pc, #52]	; (4019b0 <llcp_write+0x100>)
  40197c:	47a0      	blx	r4
  40197e:	4603      	mov	r3, r0
  401980:	e000      	b.n	401984 <llcp_write+0xd4>
        return false;
  401982:	2300      	movs	r3, #0
        return false;
    }

    return true;
}
  401984:	4618      	mov	r0, r3
  401986:	b003      	add	sp, #12
  401988:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return false;
  40198a:	2300      	movs	r3, #0
  40198c:	e7fa      	b.n	401984 <llcp_write+0xd4>
            return false;
  40198e:	2300      	movs	r3, #0
  401990:	e7f8      	b.n	401984 <llcp_write+0xd4>
  401992:	bf00      	nop
  401994:	2040abf2 	.word	0x2040abf2
  401998:	2040abee 	.word	0x2040abee
  40199c:	2040ac08 	.word	0x2040ac08
  4019a0:	2040ac58 	.word	0x2040ac58
  4019a4:	2040abef 	.word	0x2040abef
  4019a8:	2040abf0 	.word	0x2040abf0
  4019ac:	2040abe4 	.word	0x2040abe4
  4019b0:	00401acd 	.word	0x00401acd
  4019b4:	00401ad9 	.word	0x00401ad9
  4019b8:	2040ab30 	.word	0x2040ab30

004019bc <llcp_read>:

int16_t llcp_read(uint8_t *buf, uint8_t length) {
  4019bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4019c0:	4604      	mov	r4, r0
  4019c2:	460e      	mov	r6, r1
    uint8_t type;
    uint16_t status;

    // Get INFO PDU
    do {
        status = link_read(buf, length);
  4019c4:	4d2e      	ldr	r5, [pc, #184]	; (401a80 <llcp_read+0xc4>)

        type = getPType(buf);
        if (PDU_I == type) {
            break;
        } else if (PDU_SYMM == type) {
            if (!link_write(SYMM_PDU, sizeof(SYMM_PDU), 0, 0)) {
  4019c6:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 401a98 <llcp_read+0xdc>
  4019ca:	4f2e      	ldr	r7, [pc, #184]	; (401a84 <llcp_read+0xc8>)
        status = link_read(buf, length);
  4019cc:	4631      	mov	r1, r6
  4019ce:	4620      	mov	r0, r4
  4019d0:	47a8      	blx	r5
        if (2 > status) {
  4019d2:	b283      	uxth	r3, r0
  4019d4:	2b01      	cmp	r3, #1
  4019d6:	d946      	bls.n	401a66 <llcp_read+0xaa>
    return ((buf[0] & 0x3) << 2) + (buf[1] >> 6);
  4019d8:	7821      	ldrb	r1, [r4, #0]
  4019da:	7862      	ldrb	r2, [r4, #1]
  4019dc:	008b      	lsls	r3, r1, #2
  4019de:	f003 030c 	and.w	r3, r3, #12
  4019e2:	eb03 1392 	add.w	r3, r3, r2, lsr #6
        if (PDU_I == type) {
  4019e6:	2b0c      	cmp	r3, #12
  4019e8:	d00b      	beq.n	401a02 <llcp_read+0x46>
        } else if (PDU_SYMM == type) {
  4019ea:	2b00      	cmp	r3, #0
  4019ec:	d13f      	bne.n	401a6e <llcp_read+0xb2>
            if (!link_write(SYMM_PDU, sizeof(SYMM_PDU), 0, 0)) {
  4019ee:	461a      	mov	r2, r3
  4019f0:	2102      	movs	r1, #2
  4019f2:	4640      	mov	r0, r8
  4019f4:	47b8      	blx	r7
  4019f6:	2800      	cmp	r0, #0
  4019f8:	d1e8      	bne.n	4019cc <llcp_read+0x10>
                return -2;
  4019fa:	f06f 0001 	mvn.w	r0, #1
  4019fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -3;
        }

    } while (1);

    uint8_t len = status - 3;
  401a02:	b2c5      	uxtb	r5, r0
  401a04:	1eee      	subs	r6, r5, #3
  401a06:	b2f6      	uxtb	r6, r6
    ssap = getDSAP(buf);
  401a08:	4f1f      	ldr	r7, [pc, #124]	; (401a88 <llcp_read+0xcc>)
    return buf[0] >> 2;
  401a0a:	0889      	lsrs	r1, r1, #2
    ssap = getDSAP(buf);
  401a0c:	7039      	strb	r1, [r7, #0]
    return  buf[1] & 0x3f;
  401a0e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    dsap = getSSAP(buf);
  401a12:	4b1e      	ldr	r3, [pc, #120]	; (401a8c <llcp_read+0xd0>)
  401a14:	701a      	strb	r2, [r3, #0]

    headerBuf[0] = (dsap << 2) + (PDU_RR >> 2);
  401a16:	481e      	ldr	r0, [pc, #120]	; (401a90 <llcp_read+0xd4>)
  401a18:	6803      	ldr	r3, [r0, #0]
  401a1a:	0092      	lsls	r2, r2, #2
  401a1c:	3203      	adds	r2, #3
  401a1e:	701a      	strb	r2, [r3, #0]
    headerBuf[1] = ((PDU_RR & 0x3) << 6) + ssap;
  401a20:	6802      	ldr	r2, [r0, #0]
  401a22:	783b      	ldrb	r3, [r7, #0]
  401a24:	3340      	adds	r3, #64	; 0x40
  401a26:	7053      	strb	r3, [r2, #1]
    headerBuf[2] = (buf[2] >> 4) + 1;
  401a28:	6802      	ldr	r2, [r0, #0]
  401a2a:	78a3      	ldrb	r3, [r4, #2]
  401a2c:	091b      	lsrs	r3, r3, #4
  401a2e:	3301      	adds	r3, #1
  401a30:	7093      	strb	r3, [r2, #2]
    if (!link_write(headerBuf, 3, 0, 0)) {
  401a32:	2300      	movs	r3, #0
  401a34:	461a      	mov	r2, r3
  401a36:	2103      	movs	r1, #3
  401a38:	6800      	ldr	r0, [r0, #0]
  401a3a:	4f12      	ldr	r7, [pc, #72]	; (401a84 <llcp_read+0xc8>)
  401a3c:	47b8      	blx	r7
  401a3e:	b1d0      	cbz	r0, 401a76 <llcp_read+0xba>
        return -2;
    }

    for (uint8_t i = 0; i < len; i++) {
  401a40:	b156      	cbz	r6, 401a58 <llcp_read+0x9c>
  401a42:	1e63      	subs	r3, r4, #1
  401a44:	1ca2      	adds	r2, r4, #2
  401a46:	1f28      	subs	r0, r5, #4
  401a48:	fa54 f480 	uxtab	r4, r4, r0
        buf[i] = buf[i + 3];
  401a4c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401a50:	f803 1f01 	strb.w	r1, [r3, #1]!
    for (uint8_t i = 0; i < len; i++) {
  401a54:	42a3      	cmp	r3, r4
  401a56:	d1f9      	bne.n	401a4c <llcp_read+0x90>
    }

    nr++;
  401a58:	4a0e      	ldr	r2, [pc, #56]	; (401a94 <llcp_read+0xd8>)
  401a5a:	7813      	ldrb	r3, [r2, #0]
  401a5c:	3301      	adds	r3, #1
  401a5e:	7013      	strb	r3, [r2, #0]

    return len;
  401a60:	b230      	sxth	r0, r6
  401a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -1;
  401a66:	f04f 30ff 	mov.w	r0, #4294967295
  401a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -3;
  401a6e:	f06f 0002 	mvn.w	r0, #2
  401a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return -2;
  401a76:	f06f 0001 	mvn.w	r0, #1
}
  401a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a7e:	bf00      	nop
  401a80:	00401ad9 	.word	0x00401ad9
  401a84:	00401acd 	.word	0x00401acd
  401a88:	2040abef 	.word	0x2040abef
  401a8c:	2040ac58 	.word	0x2040ac58
  401a90:	2040ac08 	.word	0x2040ac08
  401a94:	2040abe4 	.word	0x2040abe4
  401a98:	2040ab30 	.word	0x2040ab30

00401a9c <link_activateAsTarget>:
#include "mac_link.h"

int8_t link_activateAsTarget(uint16_t timeout) {
  401a9c:	b510      	push	{r4, lr}
  401a9e:	4604      	mov	r4, r0
	pn532_wakeup();
  401aa0:	4b05      	ldr	r3, [pc, #20]	; (401ab8 <link_activateAsTarget+0x1c>)
  401aa2:	4798      	blx	r3
	pn532_SAMConfig();
  401aa4:	4b05      	ldr	r3, [pc, #20]	; (401abc <link_activateAsTarget+0x20>)
  401aa6:	4798      	blx	r3
	printf("[pn532] SAMConfig written\n");
  401aa8:	4805      	ldr	r0, [pc, #20]	; (401ac0 <link_activateAsTarget+0x24>)
  401aaa:	4b06      	ldr	r3, [pc, #24]	; (401ac4 <link_activateAsTarget+0x28>)
  401aac:	4798      	blx	r3
	return pn532_tgInitAsTarget(timeout);
  401aae:	4620      	mov	r0, r4
  401ab0:	4b05      	ldr	r3, [pc, #20]	; (401ac8 <link_activateAsTarget+0x2c>)
  401ab2:	4798      	blx	r3
}
  401ab4:	bd10      	pop	{r4, pc}
  401ab6:	bf00      	nop
  401ab8:	00401dfd 	.word	0x00401dfd
  401abc:	00402309 	.word	0x00402309
  401ac0:	00406368 	.word	0x00406368
  401ac4:	004032d9 	.word	0x004032d9
  401ac8:	004021a1 	.word	0x004021a1

00401acc <link_write>:

bool link_write(const uint8_t *header, uint8_t hlen, const uint8_t *body, uint8_t blen) {
  401acc:	b510      	push	{r4, lr}
    return pn532_tgSetData(header, hlen, body, blen);
  401ace:	4c01      	ldr	r4, [pc, #4]	; (401ad4 <link_write+0x8>)
  401ad0:	47a0      	blx	r4
}
  401ad2:	bd10      	pop	{r4, pc}
  401ad4:	0040226d 	.word	0x0040226d

00401ad8 <link_read>:

int16_t link_read(uint8_t *buf, uint8_t len) {
  401ad8:	b508      	push	{r3, lr}
    return pn532_tgGetData(buf, len);
  401ada:	4b01      	ldr	r3, [pc, #4]	; (401ae0 <link_read+0x8>)
  401adc:	4798      	blx	r3
}
  401ade:	bd08      	pop	{r3, pc}
  401ae0:	00402205 	.word	0x00402205

00401ae4 <USART0_Handler>:
#include "snep.h"

volatile xQueueHandle xQueueNFCSend;
volatile xQueueHandle xQueueNFCReceive;

void USART0_Handler(void){
  401ae4:	b570      	push	{r4, r5, r6, lr}
  401ae6:	b082      	sub	sp, #8
	uint32_t ret = usart_get_status(USART0);
  401ae8:	480e      	ldr	r0, [pc, #56]	; (401b24 <USART0_Handler+0x40>)
  401aea:	4b0f      	ldr	r3, [pc, #60]	; (401b28 <USART0_Handler+0x44>)
  401aec:	4798      	blx	r3
	char c;

	// Verifica por qual motivo entrou na interrup?cao
	//  - Dado dispon?vel para leitura
	if(ret & US_IER_RXRDY){
  401aee:	f010 0f01 	tst.w	r0, #1
  401af2:	d101      	bne.n	401af8 <USART0_Handler+0x14>
		xQueueSendFromISR(xQueueNFCReceive, &c, NULL);
		// -  Transmissoa finalizada
		} else if(ret & US_IER_TXRDY){

	}
}
  401af4:	b002      	add	sp, #8
  401af6:	bd70      	pop	{r4, r5, r6, pc}
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
  401af8:	ac02      	add	r4, sp, #8
  401afa:	2300      	movs	r3, #0
  401afc:	f844 3d08 	str.w	r3, [r4, #-8]!
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_read(p_usart, &val));
  401b00:	4e08      	ldr	r6, [pc, #32]	; (401b24 <USART0_Handler+0x40>)
  401b02:	4d0a      	ldr	r5, [pc, #40]	; (401b2c <USART0_Handler+0x48>)
  401b04:	4621      	mov	r1, r4
  401b06:	4630      	mov	r0, r6
  401b08:	47a8      	blx	r5
  401b0a:	2800      	cmp	r0, #0
  401b0c:	d1fa      	bne.n	401b04 <USART0_Handler+0x20>
		*data = (uint8_t)(val & 0xFF);
  401b0e:	a902      	add	r1, sp, #8
  401b10:	9b00      	ldr	r3, [sp, #0]
  401b12:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(xQueueNFCReceive, &c, NULL);
  401b16:	4b06      	ldr	r3, [pc, #24]	; (401b30 <USART0_Handler+0x4c>)
  401b18:	6818      	ldr	r0, [r3, #0]
  401b1a:	2300      	movs	r3, #0
  401b1c:	461a      	mov	r2, r3
  401b1e:	4c05      	ldr	r4, [pc, #20]	; (401b34 <USART0_Handler+0x50>)
  401b20:	47a0      	blx	r4
}
  401b22:	e7e7      	b.n	401af4 <USART0_Handler+0x10>
  401b24:	40024000 	.word	0x40024000
  401b28:	00402c19 	.word	0x00402c19
  401b2c:	00402c55 	.word	0x00402c55
  401b30:	2040ac5c 	.word	0x2040ac5c
  401b34:	0040087d 	.word	0x0040087d

00401b38 <taskNfc>:
	//usart_enable_rx(USART1);
//}
//


int taskNfc(void) {
  401b38:	b570      	push	{r4, r5, r6, lr}
  401b3a:	b0a0      	sub	sp, #128	; 0x80
	uint8_t c;
	int msgSize;
	uint8_t b;
	int counter = 0;
	
	xQueueNFCReceive = xQueueCreate(256, sizeof(uint8_t));
  401b3c:	2200      	movs	r2, #0
  401b3e:	2101      	movs	r1, #1
  401b40:	f44f 7080 	mov.w	r0, #256	; 0x100
  401b44:	4b1b      	ldr	r3, [pc, #108]	; (401bb4 <taskNfc+0x7c>)
  401b46:	4798      	blx	r3
  401b48:	4b1b      	ldr	r3, [pc, #108]	; (401bb8 <taskNfc+0x80>)
  401b4a:	6018      	str	r0, [r3, #0]
	if (xQueueNFCReceive == NULL) {
  401b4c:	681b      	ldr	r3, [r3, #0]
  401b4e:	b18b      	cbz	r3, 401b74 <taskNfc+0x3c>
		printf("Falha em criar a fila\n");
	}
	
	pn532_config(1);
  401b50:	2001      	movs	r0, #1
  401b52:	4b1a      	ldr	r3, [pc, #104]	; (401bbc <taskNfc+0x84>)
  401b54:	4798      	blx	r3

//int16_t snep_read(uint8_t *buf, uint8_t len, uint16_t timeout = 0);
int16_t snep_read(uint8_t *buf, uint8_t len, uint16_t timeout);

static void snep_init() {
	llcp_init();
  401b56:	4b1a      	ldr	r3, [pc, #104]	; (401bc0 <taskNfc+0x88>)
  401b58:	4798      	blx	r3
  401b5a:	481a      	ldr	r0, [pc, #104]	; (401bc4 <taskNfc+0x8c>)
  401b5c:	4b1a      	ldr	r3, [pc, #104]	; (401bc8 <taskNfc+0x90>)
  401b5e:	4798      	blx	r3
  401b60:	223c      	movs	r2, #60	; 0x3c
  401b62:	4b1a      	ldr	r3, [pc, #104]	; (401bcc <taskNfc+0x94>)
  401b64:	701a      	strb	r2, [r3, #0]
	headerBuf = llcp_getHeaderBuffer(&headerBufLen);
  401b66:	4a1a      	ldr	r2, [pc, #104]	; (401bd0 <taskNfc+0x98>)
  401b68:	4b1a      	ldr	r3, [pc, #104]	; (401bd4 <taskNfc+0x9c>)
  401b6a:	601a      	str	r2, [r3, #0]
	snep_init();

	for(;;) {
		printf("[NFC] Reading...\n");
  401b6c:	4e1a      	ldr	r6, [pc, #104]	; (401bd8 <taskNfc+0xa0>)
  401b6e:	4c16      	ldr	r4, [pc, #88]	; (401bc8 <taskNfc+0x90>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401b70:	4d1a      	ldr	r5, [pc, #104]	; (401bdc <taskNfc+0xa4>)
  401b72:	e008      	b.n	401b86 <taskNfc+0x4e>
		printf("Falha em criar a fila\n");
  401b74:	481a      	ldr	r0, [pc, #104]	; (401be0 <taskNfc+0xa8>)
  401b76:	4b14      	ldr	r3, [pc, #80]	; (401bc8 <taskNfc+0x90>)
  401b78:	4798      	blx	r3
  401b7a:	e7e9      	b.n	401b50 <taskNfc+0x18>
		port->PIO_CODR = mask;
	} else {
		port->PIO_SODR = mask;
  401b7c:	f44f 7380 	mov.w	r3, #256	; 0x100
  401b80:	632b      	str	r3, [r5, #48]	; 0x30
			//LED_Toggle(LED0);
			//usart_serial_getchar(USART0, &b);
			//printf("%x\n", b);
		//}
		LED_Toggle(LED0);
		printf("2222\n");
  401b82:	4818      	ldr	r0, [pc, #96]	; (401be4 <taskNfc+0xac>)
  401b84:	47a0      	blx	r4
		printf("[NFC] Reading...\n");
  401b86:	4630      	mov	r0, r6
  401b88:	47a0      	blx	r4
		msgSize = snep_read(ndefBuf, sizeof(ndefBuf), 0);
  401b8a:	2200      	movs	r2, #0
  401b8c:	2180      	movs	r1, #128	; 0x80
  401b8e:	4668      	mov	r0, sp
  401b90:	4b15      	ldr	r3, [pc, #84]	; (401be8 <taskNfc+0xb0>)
  401b92:	4798      	blx	r3
		if (msgSize > 0) {
  401b94:	2800      	cmp	r0, #0
			printf("SUCESSO\n");
  401b96:	bfcc      	ite	gt
  401b98:	4814      	ldrgt	r0, [pc, #80]	; (401bec <taskNfc+0xb4>)
			printf("FALHOU\n");
  401b9a:	4815      	ldrle	r0, [pc, #84]	; (401bf0 <taskNfc+0xb8>)
  401b9c:	47a0      	blx	r4
		printf("asjdasjid\n");
  401b9e:	4815      	ldr	r0, [pc, #84]	; (401bf4 <taskNfc+0xbc>)
  401ba0:	47a0      	blx	r4
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401ba2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401ba4:	f413 7f80 	tst.w	r3, #256	; 0x100
  401ba8:	d0e8      	beq.n	401b7c <taskNfc+0x44>
		port->PIO_CODR = mask;
  401baa:	f44f 7380 	mov.w	r3, #256	; 0x100
  401bae:	636b      	str	r3, [r5, #52]	; 0x34
  401bb0:	e7e7      	b.n	401b82 <taskNfc+0x4a>
  401bb2:	bf00      	nop
  401bb4:	004006fd 	.word	0x004006fd
  401bb8:	2040ac5c 	.word	0x2040ac5c
  401bbc:	00401d45 	.word	0x00401d45
  401bc0:	00401791 	.word	0x00401791
  401bc4:	004062f4 	.word	0x004062f4
  401bc8:	004032d9 	.word	0x004032d9
  401bcc:	2040abee 	.word	0x2040abee
  401bd0:	2040ac18 	.word	0x2040ac18
  401bd4:	2040ac08 	.word	0x2040ac08
  401bd8:	0040639c 	.word	0x0040639c
  401bdc:	400e1200 	.word	0x400e1200
  401be0:	00406384 	.word	0x00406384
  401be4:	004063d0 	.word	0x004063d0
  401be8:	0040235d 	.word	0x0040235d
  401bec:	004063b0 	.word	0x004063b0
  401bf0:	004063bc 	.word	0x004063bc
  401bf4:	004063c4 	.word	0x004063c4

00401bf8 <usart_put_string>:
#include "pn532.h"
#include "systick.h"
#include "nfc.h"
#include <string.h>

void usart_put_string(Usart *usart, char str[]) {
  401bf8:	b538      	push	{r3, r4, r5, lr}
  401bfa:	4605      	mov	r5, r0
  401bfc:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  401bfe:	4608      	mov	r0, r1
  401c00:	4b03      	ldr	r3, [pc, #12]	; (401c10 <usart_put_string+0x18>)
  401c02:	4798      	blx	r3
  401c04:	4602      	mov	r2, r0
  401c06:	4621      	mov	r1, r4
  401c08:	4628      	mov	r0, r5
  401c0a:	4b02      	ldr	r3, [pc, #8]	; (401c14 <usart_put_string+0x1c>)
  401c0c:	4798      	blx	r3
  401c0e:	bd38      	pop	{r3, r4, r5, pc}
  401c10:	00403701 	.word	0x00403701
  401c14:	00402511 	.word	0x00402511

00401c18 <DMSG>:
}

void DMSG(char* log) {
  401c18:	b570      	push	{r4, r5, r6, lr}
  401c1a:	4606      	mov	r6, r0
	usart_put_string(USART1, "[pn532] ");
  401c1c:	4d05      	ldr	r5, [pc, #20]	; (401c34 <DMSG+0x1c>)
  401c1e:	4906      	ldr	r1, [pc, #24]	; (401c38 <DMSG+0x20>)
  401c20:	4628      	mov	r0, r5
  401c22:	4c06      	ldr	r4, [pc, #24]	; (401c3c <DMSG+0x24>)
  401c24:	47a0      	blx	r4
	usart_put_string(USART1, log);
  401c26:	4631      	mov	r1, r6
  401c28:	4628      	mov	r0, r5
  401c2a:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  401c2c:	4904      	ldr	r1, [pc, #16]	; (401c40 <DMSG+0x28>)
  401c2e:	4628      	mov	r0, r5
  401c30:	47a0      	blx	r4
  401c32:	bd70      	pop	{r4, r5, r6, pc}
  401c34:	40028000 	.word	0x40028000
  401c38:	0040640c 	.word	0x0040640c
  401c3c:	00401bf9 	.word	0x00401bf9
  401c40:	00406418 	.word	0x00406418

00401c44 <DMSG_HEX>:
}

void DMSG_HEX(uint32_t val) {
  401c44:	b508      	push	{r3, lr}
	printf("%x ",  (uint8_t) val);
  401c46:	b2c1      	uxtb	r1, r0
  401c48:	4801      	ldr	r0, [pc, #4]	; (401c50 <DMSG_HEX+0xc>)
  401c4a:	4b02      	ldr	r3, [pc, #8]	; (401c54 <DMSG_HEX+0x10>)
  401c4c:	4798      	blx	r3
  401c4e:	bd08      	pop	{r3, pc}
  401c50:	0040641c 	.word	0x0040641c
  401c54:	004032d9 	.word	0x004032d9

00401c58 <DMSG_INT>:
}

void DMSG_INT(uint32_t val) {
  401c58:	b508      	push	{r3, lr}
	printf("%d\n", val);
  401c5a:	4601      	mov	r1, r0
  401c5c:	4801      	ldr	r0, [pc, #4]	; (401c64 <DMSG_INT+0xc>)
  401c5e:	4b02      	ldr	r3, [pc, #8]	; (401c68 <DMSG_INT+0x10>)
  401c60:	4798      	blx	r3
  401c62:	bd08      	pop	{r3, pc}
  401c64:	00406420 	.word	0x00406420
  401c68:	004032d9 	.word	0x004032d9

00401c6c <receive>:
timeout --> time of reveiving
@retval number of received bytes, 0 means no data received.
*/


int8_t receive(uint8_t *buf, int len, uint16_t timeout) {
  401c6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401c70:	b083      	sub	sp, #12
  401c72:	4607      	mov	r7, r0
  401c74:	4688      	mov	r8, r1
	int read_bytes = 0;
	uint8_t ret;
	uint8_t b;
	unsigned long start_millis;
	
	start_millis = millis();
  401c76:	4b10      	ldr	r3, [pc, #64]	; (401cb8 <receive+0x4c>)
  401c78:	4798      	blx	r3
  401c7a:	3f01      	subs	r7, #1
	int read_bytes = 0;
  401c7c:	2600      	movs	r6, #0
	while (read_bytes < len) {
		if (xQueueReceive(xQueueNFCReceive, &b, 0) == pdTRUE) {
  401c7e:	4d0f      	ldr	r5, [pc, #60]	; (401cbc <receive+0x50>)
  401c80:	4c0f      	ldr	r4, [pc, #60]	; (401cc0 <receive+0x54>)
			start_millis = millis();
  401c82:	f8df 9034 	ldr.w	r9, [pc, #52]	; 401cb8 <receive+0x4c>
	while (read_bytes < len) {
  401c86:	4546      	cmp	r6, r8
  401c88:	da11      	bge.n	401cae <receive+0x42>
		if (xQueueReceive(xQueueNFCReceive, &b, 0) == pdTRUE) {
  401c8a:	2300      	movs	r3, #0
  401c8c:	461a      	mov	r2, r3
  401c8e:	f10d 0107 	add.w	r1, sp, #7
  401c92:	6828      	ldr	r0, [r5, #0]
  401c94:	47a0      	blx	r4
  401c96:	2801      	cmp	r0, #1
  401c98:	d1f7      	bne.n	401c8a <receive+0x1e>
			start_millis = millis();
  401c9a:	47c8      	blx	r9
			buf[read_bytes] = b;
  401c9c:	f89d 1007 	ldrb.w	r1, [sp, #7]
  401ca0:	f807 1f01 	strb.w	r1, [r7, #1]!
			read_bytes++;
  401ca4:	3601      	adds	r6, #1
			printf("%x ", b);		
  401ca6:	4807      	ldr	r0, [pc, #28]	; (401cc4 <receive+0x58>)
  401ca8:	4b07      	ldr	r3, [pc, #28]	; (401cc8 <receive+0x5c>)
  401caa:	4798      	blx	r3
  401cac:	e7eb      	b.n	401c86 <receive+0x1a>
		//DMSG_HEX(ret);
		//read_bytes++;
	//}

	return read_bytes;
}
  401cae:	b270      	sxtb	r0, r6
  401cb0:	b003      	add	sp, #12
  401cb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401cb6:	bf00      	nop
  401cb8:	00402495 	.word	0x00402495
  401cbc:	2040ac5c 	.word	0x2040ac5c
  401cc0:	00400909 	.word	0x00400909
  401cc4:	0040641c 	.word	0x0040641c
  401cc8:	004032d9 	.word	0x004032d9

00401ccc <pn532_read_ack_frame>:

int8_t pn532_read_ack_frame() {
  401ccc:	b500      	push	{lr}
  401cce:	b085      	sub	sp, #20
	const uint8_t PN532_ACK[] = {0, 0, 0xFF, 0, 0xFF, 0};
  401cd0:	4b14      	ldr	r3, [pc, #80]	; (401d24 <pn532_read_ack_frame+0x58>)
  401cd2:	e893 0003 	ldmia.w	r3, {r0, r1}
  401cd6:	9002      	str	r0, [sp, #8]
  401cd8:	f8ad 100c 	strh.w	r1, [sp, #12]
	uint8_t ackBuf[sizeof(PN532_ACK)];
	
	printf("\nAck: ");
  401cdc:	4812      	ldr	r0, [pc, #72]	; (401d28 <pn532_read_ack_frame+0x5c>)
  401cde:	4b13      	ldr	r3, [pc, #76]	; (401d2c <pn532_read_ack_frame+0x60>)
  401ce0:	4798      	blx	r3
	if( receive(ackBuf, sizeof(PN532_ACK), PN532_ACK_WAIT_TIME) <= 0 ){
  401ce2:	220a      	movs	r2, #10
  401ce4:	2106      	movs	r1, #6
  401ce6:	4668      	mov	r0, sp
  401ce8:	4b11      	ldr	r3, [pc, #68]	; (401d30 <pn532_read_ack_frame+0x64>)
  401cea:	4798      	blx	r3
  401cec:	2800      	cmp	r0, #0
  401cee:	dd0c      	ble.n	401d0a <pn532_read_ack_frame+0x3e>
		printf("[readAckFrame] Timeout\n");
		return PN532_TIMEOUT;
	}
	
	if( memcmp(ackBuf, PN532_ACK, sizeof(PN532_ACK)) ){
  401cf0:	2206      	movs	r2, #6
  401cf2:	a902      	add	r1, sp, #8
  401cf4:	4668      	mov	r0, sp
  401cf6:	4b0f      	ldr	r3, [pc, #60]	; (401d34 <pn532_read_ack_frame+0x68>)
  401cf8:	4798      	blx	r3
  401cfa:	b960      	cbnz	r0, 401d16 <pn532_read_ack_frame+0x4a>
		printf("[readAckFrame] Invalid\n");
		return PN532_INVALID_ACK;
	}
	
	printf("[readAckFrame] Valid ack!\n");
  401cfc:	480e      	ldr	r0, [pc, #56]	; (401d38 <pn532_read_ack_frame+0x6c>)
  401cfe:	4b0b      	ldr	r3, [pc, #44]	; (401d2c <pn532_read_ack_frame+0x60>)
  401d00:	4798      	blx	r3
	
	return 0;
  401d02:	2000      	movs	r0, #0
}
  401d04:	b005      	add	sp, #20
  401d06:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("[readAckFrame] Timeout\n");
  401d0a:	480c      	ldr	r0, [pc, #48]	; (401d3c <pn532_read_ack_frame+0x70>)
  401d0c:	4b07      	ldr	r3, [pc, #28]	; (401d2c <pn532_read_ack_frame+0x60>)
  401d0e:	4798      	blx	r3
		return PN532_TIMEOUT;
  401d10:	f06f 0001 	mvn.w	r0, #1
  401d14:	e7f6      	b.n	401d04 <pn532_read_ack_frame+0x38>
		printf("[readAckFrame] Invalid\n");
  401d16:	480a      	ldr	r0, [pc, #40]	; (401d40 <pn532_read_ack_frame+0x74>)
  401d18:	4b04      	ldr	r3, [pc, #16]	; (401d2c <pn532_read_ack_frame+0x60>)
  401d1a:	4798      	blx	r3
		return PN532_INVALID_ACK;
  401d1c:	f04f 30ff 	mov.w	r0, #4294967295
  401d20:	e7f0      	b.n	401d04 <pn532_read_ack_frame+0x38>
  401d22:	bf00      	nop
  401d24:	004063d8 	.word	0x004063d8
  401d28:	00406440 	.word	0x00406440
  401d2c:	004032d9 	.word	0x004032d9
  401d30:	00401c6d 	.word	0x00401c6d
  401d34:	00403301 	.word	0x00403301
  401d38:	00406478 	.word	0x00406478
  401d3c:	00406448 	.word	0x00406448
  401d40:	00406460 	.word	0x00406460

00401d44 <pn532_config>:

void pn532_config(int enableIterrupt) {
  401d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401d48:	b086      	sub	sp, #24
  401d4a:	4682      	mov	sl, r0
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401d4c:	200d      	movs	r0, #13
  401d4e:	4c21      	ldr	r4, [pc, #132]	; (401dd4 <pn532_config+0x90>)
  401d50:	47a0      	blx	r4
  401d52:	200b      	movs	r0, #11
  401d54:	47a0      	blx	r4
	usart_settings.baudrate = opt->baudrate;
  401d56:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401d5a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  401d5c:	23c0      	movs	r3, #192	; 0xc0
  401d5e:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  401d60:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d64:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  401d66:	2500      	movs	r5, #0
  401d68:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401d6a:	9504      	str	r5, [sp, #16]
  401d6c:	200d      	movs	r0, #13
  401d6e:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  401d70:	4c19      	ldr	r4, [pc, #100]	; (401dd8 <pn532_config+0x94>)
  401d72:	4a1a      	ldr	r2, [pc, #104]	; (401ddc <pn532_config+0x98>)
  401d74:	4669      	mov	r1, sp
  401d76:	4620      	mov	r0, r4
  401d78:	4b19      	ldr	r3, [pc, #100]	; (401de0 <pn532_config+0x9c>)
  401d7a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401d7c:	4620      	mov	r0, r4
  401d7e:	4f19      	ldr	r7, [pc, #100]	; (401de4 <pn532_config+0xa0>)
  401d80:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  401d82:	4620      	mov	r0, r4
  401d84:	4e18      	ldr	r6, [pc, #96]	; (401de8 <pn532_config+0xa4>)
  401d86:	47b0      	blx	r6
	sysclk_enable_peripheral_clock(ID_PIOB);
	
	usart_serial_init(USART0, &config);

	// RX - PB0  TX - PB1
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  401d88:	f8df 9068 	ldr.w	r9, [pc, #104]	; 401df4 <pn532_config+0xb0>
  401d8c:	462b      	mov	r3, r5
  401d8e:	2201      	movs	r2, #1
  401d90:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401d94:	4648      	mov	r0, r9
  401d96:	f8df 8060 	ldr.w	r8, [pc, #96]	; 401df8 <pn532_config+0xb4>
  401d9a:	47c0      	blx	r8
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  401d9c:	462b      	mov	r3, r5
  401d9e:	2202      	movs	r2, #2
  401da0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401da4:	4648      	mov	r0, r9
  401da6:	47c0      	blx	r8
	
	usart_enable_tx(USART0);
  401da8:	4620      	mov	r0, r4
  401daa:	47b8      	blx	r7
	usart_enable_rx(USART0);
  401dac:	4620      	mov	r0, r4
  401dae:	47b0      	blx	r6
	
	if (enableIterrupt) {
  401db0:	f1ba 0f00 	cmp.w	sl, #0
  401db4:	d102      	bne.n	401dbc <pn532_config+0x78>
		usart_enable_interrupt(USART0, US_IER_RXRDY);
		NVIC_SetPriority(ID_USART0, 4);
		NVIC_EnableIRQ(ID_USART0);		
	}

}
  401db6:	b006      	add	sp, #24
  401db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		usart_enable_interrupt(USART0, US_IER_RXRDY);
  401dbc:	2101      	movs	r1, #1
  401dbe:	4620      	mov	r0, r4
  401dc0:	4b0a      	ldr	r3, [pc, #40]	; (401dec <pn532_config+0xa8>)
  401dc2:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401dc4:	4b0a      	ldr	r3, [pc, #40]	; (401df0 <pn532_config+0xac>)
  401dc6:	2280      	movs	r2, #128	; 0x80
  401dc8:	f883 230d 	strb.w	r2, [r3, #781]	; 0x30d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401dcc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401dd0:	601a      	str	r2, [r3, #0]
}
  401dd2:	e7f0      	b.n	401db6 <pn532_config+0x72>
  401dd4:	00402ab9 	.word	0x00402ab9
  401dd8:	40024000 	.word	0x40024000
  401ddc:	08f0d180 	.word	0x08f0d180
  401de0:	00402bb5 	.word	0x00402bb5
  401de4:	00402c09 	.word	0x00402c09
  401de8:	00402c0f 	.word	0x00402c0f
  401dec:	00402c15 	.word	0x00402c15
  401df0:	e000e100 	.word	0xe000e100
  401df4:	400e1000 	.word	0x400e1000
  401df8:	0040284d 	.word	0x0040284d

00401dfc <pn532_wakeup>:
void pn532_begin() {
	printf("[pn532] begin\n");
}


void pn532_wakeup() {
  401dfc:	b570      	push	{r4, r5, r6, lr}
  401dfe:	b082      	sub	sp, #8
	if(usart_is_tx_ready(USART0)){
  401e00:	481c      	ldr	r0, [pc, #112]	; (401e74 <pn532_wakeup+0x78>)
  401e02:	4b1d      	ldr	r3, [pc, #116]	; (401e78 <pn532_wakeup+0x7c>)
  401e04:	4798      	blx	r3
  401e06:	b9d8      	cbnz	r0, 401e40 <pn532_wakeup+0x44>
		printf("[pn532] sending wakeup!\n");
	}
	
	usart_putchar(USART0, 0x55);
  401e08:	4c1a      	ldr	r4, [pc, #104]	; (401e74 <pn532_wakeup+0x78>)
  401e0a:	2155      	movs	r1, #85	; 0x55
  401e0c:	4620      	mov	r0, r4
  401e0e:	4d1b      	ldr	r5, [pc, #108]	; (401e7c <pn532_wakeup+0x80>)
  401e10:	47a8      	blx	r5
	usart_putchar(USART0, 0x55);
  401e12:	2155      	movs	r1, #85	; 0x55
  401e14:	4620      	mov	r0, r4
  401e16:	47a8      	blx	r5
	usart_putchar(USART0, 0x0);
  401e18:	2100      	movs	r1, #0
  401e1a:	4620      	mov	r0, r4
  401e1c:	47a8      	blx	r5
	usart_putchar(USART0, 0x0);
  401e1e:	2100      	movs	r1, #0
  401e20:	4620      	mov	r0, r4
  401e22:	47a8      	blx	r5
	usart_putchar(USART0, 0x0);
  401e24:	2100      	movs	r1, #0
  401e26:	4620      	mov	r0, r4
  401e28:	47a8      	blx	r5
	
	delay_s(2);
  401e2a:	4815      	ldr	r0, [pc, #84]	; (401e80 <pn532_wakeup+0x84>)
  401e2c:	4b15      	ldr	r3, [pc, #84]	; (401e84 <pn532_wakeup+0x88>)
  401e2e:	4798      	blx	r3

	/** dump serial buffer */
	if(usart_is_rx_ready(USART0)){
  401e30:	4620      	mov	r0, r4
  401e32:	4b15      	ldr	r3, [pc, #84]	; (401e88 <pn532_wakeup+0x8c>)
  401e34:	4798      	blx	r3
  401e36:	b938      	cbnz	r0, 401e48 <pn532_wakeup+0x4c>
		DMSG("Dump serial buffer: ");
	}
	
	while(usart_is_rx_ready(USART0)){
  401e38:	4c0e      	ldr	r4, [pc, #56]	; (401e74 <pn532_wakeup+0x78>)
  401e3a:	4d13      	ldr	r5, [pc, #76]	; (401e88 <pn532_wakeup+0x8c>)
		uint8_t ret;
		usart_getchar(USART0, &ret);
  401e3c:	4e13      	ldr	r6, [pc, #76]	; (401e8c <pn532_wakeup+0x90>)
  401e3e:	e00f      	b.n	401e60 <pn532_wakeup+0x64>
		printf("[pn532] sending wakeup!\n");
  401e40:	4813      	ldr	r0, [pc, #76]	; (401e90 <pn532_wakeup+0x94>)
  401e42:	4b14      	ldr	r3, [pc, #80]	; (401e94 <pn532_wakeup+0x98>)
  401e44:	4798      	blx	r3
  401e46:	e7df      	b.n	401e08 <pn532_wakeup+0xc>
		DMSG("Dump serial buffer: ");
  401e48:	4813      	ldr	r0, [pc, #76]	; (401e98 <pn532_wakeup+0x9c>)
  401e4a:	4b14      	ldr	r3, [pc, #80]	; (401e9c <pn532_wakeup+0xa0>)
  401e4c:	4798      	blx	r3
  401e4e:	e7f3      	b.n	401e38 <pn532_wakeup+0x3c>
		usart_getchar(USART0, &ret);
  401e50:	f10d 0107 	add.w	r1, sp, #7
  401e54:	4620      	mov	r0, r4
  401e56:	47b0      	blx	r6
		DMSG_HEX(ret);
  401e58:	f89d 0007 	ldrb.w	r0, [sp, #7]
  401e5c:	4b10      	ldr	r3, [pc, #64]	; (401ea0 <pn532_wakeup+0xa4>)
  401e5e:	4798      	blx	r3
	while(usart_is_rx_ready(USART0)){
  401e60:	4620      	mov	r0, r4
  401e62:	47a8      	blx	r5
  401e64:	2800      	cmp	r0, #0
  401e66:	d1f3      	bne.n	401e50 <pn532_wakeup+0x54>
	}
	
	printf("[pn532] Wakeup command sent!\n");
  401e68:	480e      	ldr	r0, [pc, #56]	; (401ea4 <pn532_wakeup+0xa8>)
  401e6a:	4b0a      	ldr	r3, [pc, #40]	; (401e94 <pn532_wakeup+0x98>)
  401e6c:	4798      	blx	r3
	return;
}
  401e6e:	b002      	add	sp, #8
  401e70:	bd70      	pop	{r4, r5, r6, pc}
  401e72:	bf00      	nop
  401e74:	40024000 	.word	0x40024000
  401e78:	00402c1d 	.word	0x00402c1d
  401e7c:	00402c43 	.word	0x00402c43
  401e80:	06075ed6 	.word	0x06075ed6
  401e84:	20400001 	.word	0x20400001
  401e88:	00402c25 	.word	0x00402c25
  401e8c:	00402c6d 	.word	0x00402c6d
  401e90:	00406518 	.word	0x00406518
  401e94:	004032d9 	.word	0x004032d9
  401e98:	00406534 	.word	0x00406534
  401e9c:	00401c19 	.word	0x00401c19
  401ea0:	00401c45 	.word	0x00401c45
  401ea4:	0040654c 	.word	0x0040654c

00401ea8 <pn532_write_command>:


int8_t pn532_write_command(uint8_t *header, uint8_t hlen, uint8_t *body, uint8_t blen) {
  401ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401eac:	b083      	sub	sp, #12
  401eae:	4680      	mov	r8, r0
  401eb0:	460f      	mov	r7, r1
  401eb2:	4692      	mov	sl, r2
  401eb4:	4699      	mov	r9, r3
	/** dump serial buffer */
	if(usart_is_rx_ready(USART0)){
  401eb6:	4854      	ldr	r0, [pc, #336]	; (402008 <pn532_write_command+0x160>)
  401eb8:	4b54      	ldr	r3, [pc, #336]	; (40200c <pn532_write_command+0x164>)
  401eba:	4798      	blx	r3
  401ebc:	b920      	cbnz	r0, 401ec8 <pn532_write_command+0x20>
		DMSG("Dump serial buffer: ");
	}
	
	while(usart_is_rx_ready(USART0)){
  401ebe:	4d52      	ldr	r5, [pc, #328]	; (402008 <pn532_write_command+0x160>)
  401ec0:	f8df b148 	ldr.w	fp, [pc, #328]	; 40200c <pn532_write_command+0x164>
		while (usart_read(p_usart, &val));
  401ec4:	4e52      	ldr	r6, [pc, #328]	; (402010 <pn532_write_command+0x168>)
  401ec6:	e012      	b.n	401eee <pn532_write_command+0x46>
		DMSG("Dump serial buffer: ");
  401ec8:	4852      	ldr	r0, [pc, #328]	; (402014 <pn532_write_command+0x16c>)
  401eca:	4b53      	ldr	r3, [pc, #332]	; (402018 <pn532_write_command+0x170>)
  401ecc:	4798      	blx	r3
  401ece:	e7f6      	b.n	401ebe <pn532_write_command+0x16>
	uint32_t val = 0;
  401ed0:	ac02      	add	r4, sp, #8
  401ed2:	2300      	movs	r3, #0
  401ed4:	f844 3d04 	str.w	r3, [r4, #-4]!
		while (usart_read(p_usart, &val));
  401ed8:	4621      	mov	r1, r4
  401eda:	4628      	mov	r0, r5
  401edc:	47b0      	blx	r6
  401ede:	2800      	cmp	r0, #0
  401ee0:	d1fa      	bne.n	401ed8 <pn532_write_command+0x30>
		*data = (uint8_t)(val & 0xFF);
  401ee2:	9b01      	ldr	r3, [sp, #4]
  401ee4:	f88d 3000 	strb.w	r3, [sp]
		uint32_t ret;
		usart_serial_getchar(USART0, &ret);
		DMSG_HEX(ret);
  401ee8:	9800      	ldr	r0, [sp, #0]
  401eea:	4b4c      	ldr	r3, [pc, #304]	; (40201c <pn532_write_command+0x174>)
  401eec:	4798      	blx	r3
	while(usart_is_rx_ready(USART0)){
  401eee:	4628      	mov	r0, r5
  401ef0:	47d8      	blx	fp
  401ef2:	2800      	cmp	r0, #0
  401ef4:	d1ec      	bne.n	401ed0 <pn532_write_command+0x28>
	}
	
	xQueueReset(xQueueNFCReceive);
  401ef6:	2100      	movs	r1, #0
  401ef8:	4b49      	ldr	r3, [pc, #292]	; (402020 <pn532_write_command+0x178>)
  401efa:	6818      	ldr	r0, [r3, #0]
  401efc:	4b49      	ldr	r3, [pc, #292]	; (402024 <pn532_write_command+0x17c>)
  401efe:	4798      	blx	r3
	command = header[0];
  401f00:	f898 2000 	ldrb.w	r2, [r8]
  401f04:	4b48      	ldr	r3, [pc, #288]	; (402028 <pn532_write_command+0x180>)
  401f06:	701a      	strb	r2, [r3, #0]
	
	usart_putchar(USART0, (uint8_t) PN532_PREAMBLE);
  401f08:	4d3f      	ldr	r5, [pc, #252]	; (402008 <pn532_write_command+0x160>)
  401f0a:	2100      	movs	r1, #0
  401f0c:	4628      	mov	r0, r5
  401f0e:	4e47      	ldr	r6, [pc, #284]	; (40202c <pn532_write_command+0x184>)
  401f10:	47b0      	blx	r6
	usart_putchar(USART0, (uint8_t) PN532_STARTCODE1);
  401f12:	2100      	movs	r1, #0
  401f14:	4628      	mov	r0, r5
  401f16:	47b0      	blx	r6
	usart_putchar(USART0, (uint8_t) PN532_STARTCODE2);
  401f18:	21ff      	movs	r1, #255	; 0xff
  401f1a:	4628      	mov	r0, r5
  401f1c:	47b0      	blx	r6
	
	uint8_t length = hlen + blen + 1;   // length of data field: TFI + DATA
  401f1e:	f109 0401 	add.w	r4, r9, #1
  401f22:	443c      	add	r4, r7
  401f24:	b2e4      	uxtb	r4, r4
	usart_putchar(USART0, (uint8_t) length);
  401f26:	4621      	mov	r1, r4
  401f28:	4628      	mov	r0, r5
  401f2a:	47b0      	blx	r6
	usart_putchar(USART0, (uint8_t) ~length + 1);         // checksum of length
  401f2c:	43e1      	mvns	r1, r4
  401f2e:	b2c9      	uxtb	r1, r1
  401f30:	3101      	adds	r1, #1
  401f32:	4628      	mov	r0, r5
  401f34:	47b0      	blx	r6
	
	usart_putchar(USART0, (uint8_t) PN532_HOSTTOPN532);
  401f36:	21d4      	movs	r1, #212	; 0xd4
  401f38:	4628      	mov	r0, r5
  401f3a:	47b0      	blx	r6
	uint8_t sum = PN532_HOSTTOPN532;    // sum of TFI + DATA

	usart_serial_write_packet(USART0, header, hlen);
  401f3c:	463a      	mov	r2, r7
  401f3e:	4641      	mov	r1, r8
  401f40:	4628      	mov	r0, r5
  401f42:	4b3b      	ldr	r3, [pc, #236]	; (402030 <pn532_write_command+0x188>)
  401f44:	4798      	blx	r3
	
	for (uint8_t i = 0; i < hlen; i++) {
  401f46:	2f00      	cmp	r7, #0
  401f48:	d04a      	beq.n	401fe0 <pn532_write_command+0x138>
  401f4a:	f108 32ff 	add.w	r2, r8, #4294967295
  401f4e:	1e79      	subs	r1, r7, #1
  401f50:	fa58 f181 	uxtab	r1, r8, r1
  401f54:	24d4      	movs	r4, #212	; 0xd4
		sum += header[i];
  401f56:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401f5a:	441c      	add	r4, r3
  401f5c:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < hlen; i++) {
  401f5e:	428a      	cmp	r2, r1
  401f60:	d1f9      	bne.n	401f56 <pn532_write_command+0xae>
		//DMSG_HEX(header[i]);
	}

	usart_serial_write_packet(USART0, body, blen);
  401f62:	464a      	mov	r2, r9
  401f64:	4651      	mov	r1, sl
  401f66:	4828      	ldr	r0, [pc, #160]	; (402008 <pn532_write_command+0x160>)
  401f68:	4b31      	ldr	r3, [pc, #196]	; (402030 <pn532_write_command+0x188>)
  401f6a:	4798      	blx	r3
	for (uint8_t i = 0; i < blen; i++) {
  401f6c:	f1b9 0f00 	cmp.w	r9, #0
  401f70:	d029      	beq.n	401fc6 <pn532_write_command+0x11e>
  401f72:	f10a 3aff 	add.w	sl, sl, #4294967295
	uint8_t sum = PN532_HOSTTOPN532;    // sum of TFI + DATA
  401f76:	2300      	movs	r3, #0
		sum += body[i];
  401f78:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
  401f7c:	4414      	add	r4, r2
  401f7e:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < blen; i++) {
  401f80:	3301      	adds	r3, #1
  401f82:	b2db      	uxtb	r3, r3
  401f84:	4599      	cmp	r9, r3
  401f86:	d8f7      	bhi.n	401f78 <pn532_write_command+0xd0>
		//DMSG_HEX(body[i]);
	}

	uint8_t checksum = ~sum + 1;            // checksum of TFI + DATA
  401f88:	4261      	negs	r1, r4
	usart_putchar(USART0, checksum);
  401f8a:	4d1f      	ldr	r5, [pc, #124]	; (402008 <pn532_write_command+0x160>)
  401f8c:	b2c9      	uxtb	r1, r1
  401f8e:	4628      	mov	r0, r5
  401f90:	4c26      	ldr	r4, [pc, #152]	; (40202c <pn532_write_command+0x184>)
  401f92:	47a0      	blx	r4
	usart_putchar(USART0, (uint8_t) PN532_POSTAMBLE);
  401f94:	2100      	movs	r1, #0
  401f96:	4628      	mov	r0, r5
  401f98:	47a0      	blx	r4

	printf("\nWrite: ");
  401f9a:	4826      	ldr	r0, [pc, #152]	; (402034 <pn532_write_command+0x18c>)
  401f9c:	4b26      	ldr	r3, [pc, #152]	; (402038 <pn532_write_command+0x190>)
  401f9e:	4798      	blx	r3
	for (uint8_t i = 0; i < hlen; i++) {
  401fa0:	b157      	cbz	r7, 401fb8 <pn532_write_command+0x110>
  401fa2:	f108 38ff 	add.w	r8, r8, #4294967295
	uint8_t sum = PN532_HOSTTOPN532;    // sum of TFI + DATA
  401fa6:	2400      	movs	r4, #0
		DMSG_HEX(header[i]);
  401fa8:	4d1c      	ldr	r5, [pc, #112]	; (40201c <pn532_write_command+0x174>)
  401faa:	f818 0f01 	ldrb.w	r0, [r8, #1]!
  401fae:	47a8      	blx	r5
	for (uint8_t i = 0; i < hlen; i++) {
  401fb0:	3401      	adds	r4, #1
  401fb2:	b2e4      	uxtb	r4, r4
  401fb4:	42a7      	cmp	r7, r4
  401fb6:	d8f8      	bhi.n	401faa <pn532_write_command+0x102>
	}
	
	return pn532_read_ack_frame();
  401fb8:	4b20      	ldr	r3, [pc, #128]	; (40203c <pn532_write_command+0x194>)
  401fba:	4798      	blx	r3
}
  401fbc:	b003      	add	sp, #12
  401fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t sum = PN532_HOSTTOPN532;    // sum of TFI + DATA
  401fc2:	24d4      	movs	r4, #212	; 0xd4
  401fc4:	e7d5      	b.n	401f72 <pn532_write_command+0xca>
	uint8_t checksum = ~sum + 1;            // checksum of TFI + DATA
  401fc6:	4261      	negs	r1, r4
	usart_putchar(USART0, checksum);
  401fc8:	4d0f      	ldr	r5, [pc, #60]	; (402008 <pn532_write_command+0x160>)
  401fca:	b2c9      	uxtb	r1, r1
  401fcc:	4628      	mov	r0, r5
  401fce:	4c17      	ldr	r4, [pc, #92]	; (40202c <pn532_write_command+0x184>)
  401fd0:	47a0      	blx	r4
	usart_putchar(USART0, (uint8_t) PN532_POSTAMBLE);
  401fd2:	2100      	movs	r1, #0
  401fd4:	4628      	mov	r0, r5
  401fd6:	47a0      	blx	r4
	printf("\nWrite: ");
  401fd8:	4816      	ldr	r0, [pc, #88]	; (402034 <pn532_write_command+0x18c>)
  401fda:	4b17      	ldr	r3, [pc, #92]	; (402038 <pn532_write_command+0x190>)
  401fdc:	4798      	blx	r3
  401fde:	e7e0      	b.n	401fa2 <pn532_write_command+0xfa>
	usart_serial_write_packet(USART0, body, blen);
  401fe0:	464a      	mov	r2, r9
  401fe2:	4651      	mov	r1, sl
  401fe4:	4808      	ldr	r0, [pc, #32]	; (402008 <pn532_write_command+0x160>)
  401fe6:	4b12      	ldr	r3, [pc, #72]	; (402030 <pn532_write_command+0x188>)
  401fe8:	4798      	blx	r3
	for (uint8_t i = 0; i < blen; i++) {
  401fea:	f1b9 0f00 	cmp.w	r9, #0
  401fee:	d1e8      	bne.n	401fc2 <pn532_write_command+0x11a>
	usart_putchar(USART0, checksum);
  401ff0:	4d05      	ldr	r5, [pc, #20]	; (402008 <pn532_write_command+0x160>)
  401ff2:	212c      	movs	r1, #44	; 0x2c
  401ff4:	4628      	mov	r0, r5
  401ff6:	4c0d      	ldr	r4, [pc, #52]	; (40202c <pn532_write_command+0x184>)
  401ff8:	47a0      	blx	r4
	usart_putchar(USART0, (uint8_t) PN532_POSTAMBLE);
  401ffa:	2100      	movs	r1, #0
  401ffc:	4628      	mov	r0, r5
  401ffe:	47a0      	blx	r4
	printf("\nWrite: ");
  402000:	480c      	ldr	r0, [pc, #48]	; (402034 <pn532_write_command+0x18c>)
  402002:	4b0d      	ldr	r3, [pc, #52]	; (402038 <pn532_write_command+0x190>)
  402004:	4798      	blx	r3
  402006:	e7d7      	b.n	401fb8 <pn532_write_command+0x110>
  402008:	40024000 	.word	0x40024000
  40200c:	00402c25 	.word	0x00402c25
  402010:	00402c55 	.word	0x00402c55
  402014:	00406534 	.word	0x00406534
  402018:	00401c19 	.word	0x00401c19
  40201c:	00401c45 	.word	0x00401c45
  402020:	2040ac5c 	.word	0x2040ac5c
  402024:	0040067d 	.word	0x0040067d
  402028:	2040abf1 	.word	0x2040abf1
  40202c:	00402c43 	.word	0x00402c43
  402030:	00402511 	.word	0x00402511
  402034:	0040656c 	.word	0x0040656c
  402038:	004032d9 	.word	0x004032d9
  40203c:	00401ccd 	.word	0x00401ccd

00402040 <pn532_read_response>:

int16_t pn532_read_response(uint8_t buf[], uint8_t len, uint16_t timeout)
{
  402040:	b5f0      	push	{r4, r5, r6, r7, lr}
  402042:	b083      	sub	sp, #12
  402044:	4606      	mov	r6, r0
  402046:	460c      	mov	r4, r1
  402048:	4615      	mov	r5, r2
	uint8_t tmp[3];
	
	//delay_ms(100);
	printf("\nRead: ");
  40204a:	484b      	ldr	r0, [pc, #300]	; (402178 <pn532_read_response+0x138>)
  40204c:	4b4b      	ldr	r3, [pc, #300]	; (40217c <pn532_read_response+0x13c>)
  40204e:	4798      	blx	r3
	
	/** Frame Preamble and Start Code */
	if(receive(tmp, 3, timeout)<=0) {
  402050:	462a      	mov	r2, r5
  402052:	2103      	movs	r1, #3
  402054:	a801      	add	r0, sp, #4
  402056:	4b4a      	ldr	r3, [pc, #296]	; (402180 <pn532_read_response+0x140>)
  402058:	4798      	blx	r3
  40205a:	2800      	cmp	r0, #0
  40205c:	dd5e      	ble.n	40211c <pn532_read_response+0xdc>
		printf("timeout!\n");
		return PN532_TIMEOUT;
	}
	
	if(0 != tmp[0] || 0!= tmp[1] || 0xFF != tmp[2]){
  40205e:	f89d 3004 	ldrb.w	r3, [sp, #4]
  402062:	2b00      	cmp	r3, #0
  402064:	d160      	bne.n	402128 <pn532_read_response+0xe8>
  402066:	f89d 3005 	ldrb.w	r3, [sp, #5]
  40206a:	2b00      	cmp	r3, #0
  40206c:	d15c      	bne.n	402128 <pn532_read_response+0xe8>
  40206e:	f89d 3006 	ldrb.w	r3, [sp, #6]
  402072:	2bff      	cmp	r3, #255	; 0xff
  402074:	d158      	bne.n	402128 <pn532_read_response+0xe8>
		return PN532_INVALID_FRAME;
	}
	
	/** receive length and check */
	uint8_t length[2];
	if(receive(length, 2, timeout) <= 0){
  402076:	462a      	mov	r2, r5
  402078:	2102      	movs	r1, #2
  40207a:	4668      	mov	r0, sp
  40207c:	4b40      	ldr	r3, [pc, #256]	; (402180 <pn532_read_response+0x140>)
  40207e:	4798      	blx	r3
  402080:	2800      	cmp	r0, #0
  402082:	dd69      	ble.n	402158 <pn532_read_response+0x118>
		return PN532_TIMEOUT;
	}
	if( 0 != (uint8_t)(length[0] + length[1]) ){
  402084:	f89d 3000 	ldrb.w	r3, [sp]
  402088:	f89d 2001 	ldrb.w	r2, [sp, #1]
  40208c:	441a      	add	r2, r3
  40208e:	f012 0fff 	tst.w	r2, #255	; 0xff
  402092:	d14f      	bne.n	402134 <pn532_read_response+0xf4>
		DMSG("Length error");
		return PN532_INVALID_FRAME;
	}
	length[0] -= 2;
  402094:	3b02      	subs	r3, #2
  402096:	b2db      	uxtb	r3, r3
  402098:	f88d 3000 	strb.w	r3, [sp]
	if( length[0] > len){
  40209c:	42a3      	cmp	r3, r4
  40209e:	d85e      	bhi.n	40215e <pn532_read_response+0x11e>
		return PN532_NO_SPACE;
	}
	
	/** receive command byte */
	uint8_t cmd = command + 1;               // response command
  4020a0:	4b38      	ldr	r3, [pc, #224]	; (402184 <pn532_read_response+0x144>)
  4020a2:	781c      	ldrb	r4, [r3, #0]
  4020a4:	1c63      	adds	r3, r4, #1
  4020a6:	b2df      	uxtb	r7, r3
	if(receive(tmp, 2, timeout) <= 0){
  4020a8:	462a      	mov	r2, r5
  4020aa:	2102      	movs	r1, #2
  4020ac:	a801      	add	r0, sp, #4
  4020ae:	4b34      	ldr	r3, [pc, #208]	; (402180 <pn532_read_response+0x140>)
  4020b0:	4798      	blx	r3
  4020b2:	2800      	cmp	r0, #0
  4020b4:	dd56      	ble.n	402164 <pn532_read_response+0x124>
		return PN532_TIMEOUT;
	}
	if( PN532_PN532TOHOST != tmp[0] || cmd != tmp[1]){
  4020b6:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4020ba:	2bd5      	cmp	r3, #213	; 0xd5
  4020bc:	d140      	bne.n	402140 <pn532_read_response+0x100>
  4020be:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4020c2:	42bb      	cmp	r3, r7
  4020c4:	d13c      	bne.n	402140 <pn532_read_response+0x100>
		DMSG("Command error");
		return PN532_INVALID_FRAME;
	}
	
	if(receive(buf, length[0], timeout) != length[0]){
  4020c6:	462a      	mov	r2, r5
  4020c8:	f89d 1000 	ldrb.w	r1, [sp]
  4020cc:	4630      	mov	r0, r6
  4020ce:	4b2c      	ldr	r3, [pc, #176]	; (402180 <pn532_read_response+0x140>)
  4020d0:	4798      	blx	r3
  4020d2:	f89d 1000 	ldrb.w	r1, [sp]
  4020d6:	4288      	cmp	r0, r1
  4020d8:	d147      	bne.n	40216a <pn532_read_response+0x12a>
		return PN532_TIMEOUT;
	}
	uint8_t sum = PN532_PN532TOHOST + cmd;
  4020da:	3c2a      	subs	r4, #42	; 0x2a
  4020dc:	b2e4      	uxtb	r4, r4
	for(uint8_t i=0; i<length[0]; i++){
  4020de:	b149      	cbz	r1, 4020f4 <pn532_read_response+0xb4>
  4020e0:	1e72      	subs	r2, r6, #1
  4020e2:	1e48      	subs	r0, r1, #1
  4020e4:	fa56 f080 	uxtab	r0, r6, r0
		sum += buf[i];
  4020e8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4020ec:	4423      	add	r3, r4
  4020ee:	b2dc      	uxtb	r4, r3
	for(uint8_t i=0; i<length[0]; i++){
  4020f0:	4282      	cmp	r2, r0
  4020f2:	d1f9      	bne.n	4020e8 <pn532_read_response+0xa8>
	}
	
	/** checksum and postamble */
	if(receive(tmp, 2, timeout) <= 0){
  4020f4:	462a      	mov	r2, r5
  4020f6:	2102      	movs	r1, #2
  4020f8:	a801      	add	r0, sp, #4
  4020fa:	4b21      	ldr	r3, [pc, #132]	; (402180 <pn532_read_response+0x140>)
  4020fc:	4798      	blx	r3
  4020fe:	2800      	cmp	r0, #0
  402100:	dd36      	ble.n	402170 <pn532_read_response+0x130>
		return PN532_TIMEOUT;
	}
	if( 0 != (uint8_t)(sum + tmp[0]) || 0 != tmp[1] ){
  402102:	f89d 3004 	ldrb.w	r3, [sp, #4]
  402106:	4423      	add	r3, r4
  402108:	f013 0fff 	tst.w	r3, #255	; 0xff
  40210c:	d11e      	bne.n	40214c <pn532_read_response+0x10c>
  40210e:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402112:	b9db      	cbnz	r3, 40214c <pn532_read_response+0x10c>
		DMSG("Checksum error");
		return PN532_INVALID_FRAME;
	}
	return length[0];
  402114:	f89d 0000 	ldrb.w	r0, [sp]
}
  402118:	b003      	add	sp, #12
  40211a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("timeout!\n");
  40211c:	481a      	ldr	r0, [pc, #104]	; (402188 <pn532_read_response+0x148>)
  40211e:	4b17      	ldr	r3, [pc, #92]	; (40217c <pn532_read_response+0x13c>)
  402120:	4798      	blx	r3
		return PN532_TIMEOUT;
  402122:	f06f 0001 	mvn.w	r0, #1
  402126:	e7f7      	b.n	402118 <pn532_read_response+0xd8>
		DMSG("Preamble error");
  402128:	4818      	ldr	r0, [pc, #96]	; (40218c <pn532_read_response+0x14c>)
  40212a:	4b19      	ldr	r3, [pc, #100]	; (402190 <pn532_read_response+0x150>)
  40212c:	4798      	blx	r3
		return PN532_INVALID_FRAME;
  40212e:	f06f 0002 	mvn.w	r0, #2
  402132:	e7f1      	b.n	402118 <pn532_read_response+0xd8>
		DMSG("Length error");
  402134:	4817      	ldr	r0, [pc, #92]	; (402194 <pn532_read_response+0x154>)
  402136:	4b16      	ldr	r3, [pc, #88]	; (402190 <pn532_read_response+0x150>)
  402138:	4798      	blx	r3
		return PN532_INVALID_FRAME;
  40213a:	f06f 0002 	mvn.w	r0, #2
  40213e:	e7eb      	b.n	402118 <pn532_read_response+0xd8>
		DMSG("Command error");
  402140:	4815      	ldr	r0, [pc, #84]	; (402198 <pn532_read_response+0x158>)
  402142:	4b13      	ldr	r3, [pc, #76]	; (402190 <pn532_read_response+0x150>)
  402144:	4798      	blx	r3
		return PN532_INVALID_FRAME;
  402146:	f06f 0002 	mvn.w	r0, #2
  40214a:	e7e5      	b.n	402118 <pn532_read_response+0xd8>
		DMSG("Checksum error");
  40214c:	4813      	ldr	r0, [pc, #76]	; (40219c <pn532_read_response+0x15c>)
  40214e:	4b10      	ldr	r3, [pc, #64]	; (402190 <pn532_read_response+0x150>)
  402150:	4798      	blx	r3
		return PN532_INVALID_FRAME;
  402152:	f06f 0002 	mvn.w	r0, #2
  402156:	e7df      	b.n	402118 <pn532_read_response+0xd8>
		return PN532_TIMEOUT;
  402158:	f06f 0001 	mvn.w	r0, #1
  40215c:	e7dc      	b.n	402118 <pn532_read_response+0xd8>
		return PN532_NO_SPACE;
  40215e:	f06f 0003 	mvn.w	r0, #3
  402162:	e7d9      	b.n	402118 <pn532_read_response+0xd8>
		return PN532_TIMEOUT;
  402164:	f06f 0001 	mvn.w	r0, #1
  402168:	e7d6      	b.n	402118 <pn532_read_response+0xd8>
		return PN532_TIMEOUT;
  40216a:	f06f 0001 	mvn.w	r0, #1
  40216e:	e7d3      	b.n	402118 <pn532_read_response+0xd8>
		return PN532_TIMEOUT;
  402170:	f06f 0001 	mvn.w	r0, #1
  402174:	e7d0      	b.n	402118 <pn532_read_response+0xd8>
  402176:	bf00      	nop
  402178:	00406494 	.word	0x00406494
  40217c:	004032d9 	.word	0x004032d9
  402180:	00401c6d 	.word	0x00401c6d
  402184:	2040abf1 	.word	0x2040abf1
  402188:	0040649c 	.word	0x0040649c
  40218c:	004064a8 	.word	0x004064a8
  402190:	00401c19 	.word	0x00401c19
  402194:	004064b8 	.word	0x004064b8
  402198:	004064c8 	.word	0x004064c8
  40219c:	004064d8 	.word	0x004064d8

004021a0 <pn532_tgInitAsTarget>:

int8_t pn532_tgInitAsTarget(uint16_t timeout){
  4021a0:	b570      	push	{r4, r5, r6, lr}
  4021a2:	b08c      	sub	sp, #48	; 0x30
  4021a4:	4606      	mov	r6, r0
	const uint8_t command[] = {
  4021a6:	ac01      	add	r4, sp, #4
  4021a8:	4d12      	ldr	r5, [pc, #72]	; (4021f4 <pn532_tgInitAsTarget+0x54>)
  4021aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4021ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4021ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4021b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4021b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4021b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		0x06, 0x46,  0x66, 0x6D, 0x01, 0x01, 0x10, 0x00// LLCP magic number and version parameter
	};
	
	uint8_t len = sizeof(command);
	int8_t status = pn532_write_command(command, len, NULL, 0);
  4021ba:	2300      	movs	r3, #0
  4021bc:	461a      	mov	r2, r3
  4021be:	212c      	movs	r1, #44	; 0x2c
  4021c0:	a801      	add	r0, sp, #4
  4021c2:	4c0d      	ldr	r4, [pc, #52]	; (4021f8 <pn532_tgInitAsTarget+0x58>)
  4021c4:	47a0      	blx	r4
	if (status < 0) {
  4021c6:	2800      	cmp	r0, #0
  4021c8:	db11      	blt.n	4021ee <pn532_tgInitAsTarget+0x4e>
		return -1;
	}

	status = pn532_read_response(pn532_packetbuffer, sizeof(pn532_packetbuffer), timeout);
  4021ca:	4632      	mov	r2, r6
  4021cc:	2140      	movs	r1, #64	; 0x40
  4021ce:	480b      	ldr	r0, [pc, #44]	; (4021fc <pn532_tgInitAsTarget+0x5c>)
  4021d0:	4b0b      	ldr	r3, [pc, #44]	; (402200 <pn532_tgInitAsTarget+0x60>)
  4021d2:	4798      	blx	r3
  4021d4:	b240      	sxtb	r0, r0
	if (status > 0) {
  4021d6:	2800      	cmp	r0, #0
  4021d8:	dd02      	ble.n	4021e0 <pn532_tgInitAsTarget+0x40>
		return 1;
  4021da:	2001      	movs	r0, #1
		} else if (PN532_TIMEOUT == status) {
		return 0;
		} else {
		return -2;
	}
}
  4021dc:	b00c      	add	sp, #48	; 0x30
  4021de:	bd70      	pop	{r4, r5, r6, pc}
		return -2;
  4021e0:	f110 0f02 	cmn.w	r0, #2
  4021e4:	bf0c      	ite	eq
  4021e6:	2000      	moveq	r0, #0
  4021e8:	f06f 0001 	mvnne.w	r0, #1
  4021ec:	e7f6      	b.n	4021dc <pn532_tgInitAsTarget+0x3c>
		return -1;
  4021ee:	f04f 30ff 	mov.w	r0, #4294967295
  4021f2:	e7f3      	b.n	4021dc <pn532_tgInitAsTarget+0x3c>
  4021f4:	004063e0 	.word	0x004063e0
  4021f8:	00401ea9 	.word	0x00401ea9
  4021fc:	2040ac18 	.word	0x2040ac18
  402200:	00402041 	.word	0x00402041

00402204 <pn532_tgGetData>:

int16_t pn532_tgGetData(uint8_t *buf, uint8_t len)
{
  402204:	b570      	push	{r4, r5, r6, lr}
  402206:	4604      	mov	r4, r0
  402208:	460e      	mov	r6, r1
	buf[0] = PN532_COMMAND_TGGETDATA;
  40220a:	2386      	movs	r3, #134	; 0x86
  40220c:	7003      	strb	r3, [r0, #0]

	if (pn532_write_command(buf, 1, NULL, 0)) {
  40220e:	2300      	movs	r3, #0
  402210:	461a      	mov	r2, r3
  402212:	2101      	movs	r1, #1
  402214:	4d11      	ldr	r5, [pc, #68]	; (40225c <pn532_tgGetData+0x58>)
  402216:	47a8      	blx	r5
  402218:	b9e0      	cbnz	r0, 402254 <pn532_tgGetData+0x50>
		return -1;
	}

	int16_t status = pn532_read_response(buf, len, 3000);
  40221a:	f640 32b8 	movw	r2, #3000	; 0xbb8
  40221e:	4631      	mov	r1, r6
  402220:	4620      	mov	r0, r4
  402222:	4b0f      	ldr	r3, [pc, #60]	; (402260 <pn532_tgGetData+0x5c>)
  402224:	4798      	blx	r3
	if (0 >= status) {
  402226:	2800      	cmp	r0, #0
  402228:	dd16      	ble.n	402258 <pn532_tgGetData+0x54>
		return status;
	}

	uint16_t length = status - 1;
  40222a:	3801      	subs	r0, #1
  40222c:	b280      	uxth	r0, r0

	if (buf[0] != 0) {
  40222e:	7823      	ldrb	r3, [r4, #0]
  402230:	b953      	cbnz	r3, 402248 <pn532_tgGetData+0x44>
		DMSG("status is not ok\n");
		return -5;
	}

	for (uint8_t i = 0; i < length; i++) {
  402232:	b138      	cbz	r0, 402244 <pn532_tgGetData+0x40>
		buf[i] = buf[i + 1];
  402234:	18e2      	adds	r2, r4, r3
  402236:	7852      	ldrb	r2, [r2, #1]
  402238:	54e2      	strb	r2, [r4, r3]
	for (uint8_t i = 0; i < length; i++) {
  40223a:	3301      	adds	r3, #1
  40223c:	b2db      	uxtb	r3, r3
  40223e:	b29a      	uxth	r2, r3
  402240:	4290      	cmp	r0, r2
  402242:	d8f7      	bhi.n	402234 <pn532_tgGetData+0x30>
	}

	return length;
  402244:	b200      	sxth	r0, r0
  402246:	bd70      	pop	{r4, r5, r6, pc}
		DMSG("status is not ok\n");
  402248:	4806      	ldr	r0, [pc, #24]	; (402264 <pn532_tgGetData+0x60>)
  40224a:	4b07      	ldr	r3, [pc, #28]	; (402268 <pn532_tgGetData+0x64>)
  40224c:	4798      	blx	r3
		return -5;
  40224e:	f06f 0004 	mvn.w	r0, #4
  402252:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
  402254:	f04f 30ff 	mov.w	r0, #4294967295
}
  402258:	bd70      	pop	{r4, r5, r6, pc}
  40225a:	bf00      	nop
  40225c:	00401ea9 	.word	0x00401ea9
  402260:	00402041 	.word	0x00402041
  402264:	004064e8 	.word	0x004064e8
  402268:	00401c19 	.word	0x00401c19

0040226c <pn532_tgSetData>:

bool pn532_tgSetData(const uint8_t *header, uint8_t hlen, const uint8_t *body, uint8_t blen) {
  40226c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (hlen > (sizeof(pn532_packetbuffer) - 1)) {
  40226e:	293f      	cmp	r1, #63	; 0x3f
  402270:	d91a      	bls.n	4022a8 <pn532_tgSetData+0x3c>
		if ((body != 0) || (header == pn532_packetbuffer)) {
  402272:	3200      	adds	r2, #0
  402274:	bf18      	it	ne
  402276:	2201      	movne	r2, #1
  402278:	4c1e      	ldr	r4, [pc, #120]	; (4022f4 <pn532_tgSetData+0x88>)
  40227a:	42a0      	cmp	r0, r4
  40227c:	bf14      	ite	ne
  40227e:	4614      	movne	r4, r2
  402280:	f042 0401 	orreq.w	r4, r2, #1
  402284:	b954      	cbnz	r4, 40229c <pn532_tgSetData+0x30>
			DMSG("tgSetData:buffer too small\n");
			return false;
		}

		pn532_packetbuffer[0] = PN532_COMMAND_TGSETDATA;
  402286:	4d1b      	ldr	r5, [pc, #108]	; (4022f4 <pn532_tgSetData+0x88>)
  402288:	238e      	movs	r3, #142	; 0x8e
  40228a:	702b      	strb	r3, [r5, #0]
		if (pn532_write_command(pn532_packetbuffer, 1, header, hlen)) {
  40228c:	460b      	mov	r3, r1
  40228e:	4602      	mov	r2, r0
  402290:	2101      	movs	r1, #1
  402292:	4628      	mov	r0, r5
  402294:	4d18      	ldr	r5, [pc, #96]	; (4022f8 <pn532_tgSetData+0x8c>)
  402296:	47a8      	blx	r5
  402298:	b1d0      	cbz	r0, 4022d0 <pn532_tgSetData+0x64>
  40229a:	e003      	b.n	4022a4 <pn532_tgSetData+0x38>
			DMSG("tgSetData:buffer too small\n");
  40229c:	4817      	ldr	r0, [pc, #92]	; (4022fc <pn532_tgSetData+0x90>)
  40229e:	4b18      	ldr	r3, [pc, #96]	; (402300 <pn532_tgSetData+0x94>)
  4022a0:	4798      	blx	r3
			return false;
  4022a2:	2400      	movs	r4, #0
	if (0 != pn532_packetbuffer[0]) {
		return false;
	}

	return true;
}
  4022a4:	4620      	mov	r0, r4
  4022a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (int8_t i = hlen - 1; i >= 0; i--){
  4022a8:	1e4c      	subs	r4, r1, #1
  4022aa:	b264      	sxtb	r4, r4
  4022ac:	2c00      	cmp	r4, #0
  4022ae:	db07      	blt.n	4022c0 <pn532_tgSetData+0x54>
			pn532_packetbuffer[i + 1] = header[i];
  4022b0:	4f10      	ldr	r7, [pc, #64]	; (4022f4 <pn532_tgSetData+0x88>)
  4022b2:	5d06      	ldrb	r6, [r0, r4]
  4022b4:	193d      	adds	r5, r7, r4
  4022b6:	706e      	strb	r6, [r5, #1]
  4022b8:	3c01      	subs	r4, #1
  4022ba:	b264      	sxtb	r4, r4
		for (int8_t i = hlen - 1; i >= 0; i--){
  4022bc:	2c00      	cmp	r4, #0
  4022be:	daf8      	bge.n	4022b2 <pn532_tgSetData+0x46>
		pn532_packetbuffer[0] = PN532_COMMAND_TGSETDATA;
  4022c0:	480c      	ldr	r0, [pc, #48]	; (4022f4 <pn532_tgSetData+0x88>)
  4022c2:	248e      	movs	r4, #142	; 0x8e
  4022c4:	7004      	strb	r4, [r0, #0]
		if (pn532_write_command(pn532_packetbuffer, hlen + 1, body, blen)) {
  4022c6:	3101      	adds	r1, #1
  4022c8:	b2c9      	uxtb	r1, r1
  4022ca:	4c0b      	ldr	r4, [pc, #44]	; (4022f8 <pn532_tgSetData+0x8c>)
  4022cc:	47a0      	blx	r4
  4022ce:	b968      	cbnz	r0, 4022ec <pn532_tgSetData+0x80>
	if (0 > pn532_read_response(pn532_packetbuffer, sizeof(pn532_packetbuffer), 3000)) {
  4022d0:	f640 32b8 	movw	r2, #3000	; 0xbb8
  4022d4:	2140      	movs	r1, #64	; 0x40
  4022d6:	4807      	ldr	r0, [pc, #28]	; (4022f4 <pn532_tgSetData+0x88>)
  4022d8:	4b0a      	ldr	r3, [pc, #40]	; (402304 <pn532_tgSetData+0x98>)
  4022da:	4798      	blx	r3
  4022dc:	2800      	cmp	r0, #0
  4022de:	db07      	blt.n	4022f0 <pn532_tgSetData+0x84>
	if (0 != pn532_packetbuffer[0]) {
  4022e0:	4b04      	ldr	r3, [pc, #16]	; (4022f4 <pn532_tgSetData+0x88>)
  4022e2:	781c      	ldrb	r4, [r3, #0]
  4022e4:	fab4 f484 	clz	r4, r4
  4022e8:	0964      	lsrs	r4, r4, #5
  4022ea:	e7db      	b.n	4022a4 <pn532_tgSetData+0x38>
			return false;
  4022ec:	2400      	movs	r4, #0
  4022ee:	e7d9      	b.n	4022a4 <pn532_tgSetData+0x38>
		return false;
  4022f0:	2400      	movs	r4, #0
  4022f2:	e7d7      	b.n	4022a4 <pn532_tgSetData+0x38>
  4022f4:	2040ac18 	.word	0x2040ac18
  4022f8:	00401ea9 	.word	0x00401ea9
  4022fc:	004064fc 	.word	0x004064fc
  402300:	00401c19 	.word	0x00401c19
  402304:	00402041 	.word	0x00402041

00402308 <pn532_SAMConfig>:
	}
	
	return (0 < pn532_read_response(pb, sizeof(pb), 50));
}

uint8_t pn532_SAMConfig(void) {
  402308:	b510      	push	{r4, lr}
	//uint8_t pb[64];
	pn532_packetbuffer[0] = PN532_COMMAND_SAMCONFIGURATION;
  40230a:	4c0f      	ldr	r4, [pc, #60]	; (402348 <pn532_SAMConfig+0x40>)
  40230c:	2214      	movs	r2, #20
  40230e:	7022      	strb	r2, [r4, #0]
	pn532_packetbuffer[1] = 0x01; // normal mode
  402310:	2301      	movs	r3, #1
  402312:	7063      	strb	r3, [r4, #1]
	pn532_packetbuffer[2] = 0x14; // timeout 50ms * 20 = 1 second
  402314:	70a2      	strb	r2, [r4, #2]
	pn532_packetbuffer[3] = 0x01; // use IRQ pin!
  402316:	70e3      	strb	r3, [r4, #3]
	
	printf("[pn532] Writing SAMConfig");
  402318:	480c      	ldr	r0, [pc, #48]	; (40234c <pn532_SAMConfig+0x44>)
  40231a:	4b0d      	ldr	r3, [pc, #52]	; (402350 <pn532_SAMConfig+0x48>)
  40231c:	4798      	blx	r3
	
	if (pn532_write_command(pn532_packetbuffer, 4, NULL, 0)) {
  40231e:	2300      	movs	r3, #0
  402320:	461a      	mov	r2, r3
  402322:	2104      	movs	r1, #4
  402324:	4620      	mov	r0, r4
  402326:	4c0b      	ldr	r4, [pc, #44]	; (402354 <pn532_SAMConfig+0x4c>)
  402328:	47a0      	blx	r4
  40232a:	b108      	cbz	r0, 402330 <pn532_SAMConfig+0x28>
		return 0;
  40232c:	2000      	movs	r0, #0
	}
	
	return (0 < pn532_read_response(pn532_packetbuffer, sizeof(pn532_packetbuffer), 1000));
}
  40232e:	bd10      	pop	{r4, pc}
	return (0 < pn532_read_response(pn532_packetbuffer, sizeof(pn532_packetbuffer), 1000));
  402330:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402334:	2140      	movs	r1, #64	; 0x40
  402336:	4804      	ldr	r0, [pc, #16]	; (402348 <pn532_SAMConfig+0x40>)
  402338:	4b07      	ldr	r3, [pc, #28]	; (402358 <pn532_SAMConfig+0x50>)
  40233a:	4798      	blx	r3
  40233c:	2800      	cmp	r0, #0
  40233e:	bfd4      	ite	le
  402340:	2000      	movle	r0, #0
  402342:	2001      	movgt	r0, #1
  402344:	bd10      	pop	{r4, pc}
  402346:	bf00      	nop
  402348:	2040ac18 	.word	0x2040ac18
  40234c:	00406424 	.word	0x00406424
  402350:	004032d9 	.word	0x004032d9
  402354:	00401ea9 	.word	0x00401ea9
  402358:	00402041 	.word	0x00402041

0040235c <snep_read>:
#include "snep.h"
#include "pn532.h"

int16_t snep_read(uint8_t *buf, uint8_t len, uint16_t timeout){
  40235c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40235e:	4604      	mov	r4, r0
  402360:	460e      	mov	r6, r1
  402362:	4615      	mov	r5, r2
	printf("[snep] Starting to read\n");
  402364:	483a      	ldr	r0, [pc, #232]	; (402450 <snep_read+0xf4>)
  402366:	4b3b      	ldr	r3, [pc, #236]	; (402454 <snep_read+0xf8>)
  402368:	4798      	blx	r3
	if (0 >= llcp_activate(timeout)) {
  40236a:	4628      	mov	r0, r5
  40236c:	4b3a      	ldr	r3, [pc, #232]	; (402458 <snep_read+0xfc>)
  40236e:	4798      	blx	r3
  402370:	2800      	cmp	r0, #0
  402372:	dd45      	ble.n	402400 <snep_read+0xa4>
		printf("[snep] failed to activate PN532 as a target\n");
		return -1;
	}
	printf("[snep] activation complete\n");
  402374:	4839      	ldr	r0, [pc, #228]	; (40245c <snep_read+0x100>)
  402376:	4b37      	ldr	r3, [pc, #220]	; (402454 <snep_read+0xf8>)
  402378:	4798      	blx	r3

	if (0 >= llcp_waitForConnection(timeout)) {
  40237a:	4628      	mov	r0, r5
  40237c:	4b38      	ldr	r3, [pc, #224]	; (402460 <snep_read+0x104>)
  40237e:	4798      	blx	r3
  402380:	2800      	cmp	r0, #0
  402382:	dd43      	ble.n	40240c <snep_read+0xb0>
		printf("[snep] failed to set up a connection\n");
		return -2;
	}
	
	printf("[snep] connection complete\n");
  402384:	4837      	ldr	r0, [pc, #220]	; (402464 <snep_read+0x108>)
  402386:	4b33      	ldr	r3, [pc, #204]	; (402454 <snep_read+0xf8>)
  402388:	4798      	blx	r3
	
	uint16_t status = llcp_read(buf, len);
  40238a:	4631      	mov	r1, r6
  40238c:	4620      	mov	r0, r4
  40238e:	4b36      	ldr	r3, [pc, #216]	; (402468 <snep_read+0x10c>)
  402390:	4798      	blx	r3
  402392:	b280      	uxth	r0, r0

	if (6 > status) {
  402394:	2805      	cmp	r0, #5
  402396:	d958      	bls.n	40244a <snep_read+0xee>
		return -3;
	}
	
	// check SNEP version
	if (SNEP_DEFAULT_VERSION != buf[0]) {
  402398:	7823      	ldrb	r3, [r4, #0]
  40239a:	2b10      	cmp	r3, #16
  40239c:	d13c      	bne.n	402418 <snep_read+0xbc>
		// To-do: send Unsupported Version response
		return -4;
	}

	// expect a put request
	if (SNEP_REQUEST_PUT != buf[1]) {
  40239e:	7863      	ldrb	r3, [r4, #1]
  4023a0:	2b02      	cmp	r3, #2
  4023a2:	d13f      	bne.n	402424 <snep_read+0xc8>
		DMSG("Expect a put request\n");
		return -4;
	}

	// check message's length
	uint32_t length = (buf[2] << 24) + (buf[3] << 16) + (buf[4] << 8) + buf[5];
  4023a4:	78a3      	ldrb	r3, [r4, #2]
  4023a6:	78e5      	ldrb	r5, [r4, #3]
  4023a8:	042d      	lsls	r5, r5, #16
  4023aa:	eb05 6503 	add.w	r5, r5, r3, lsl #24
  4023ae:	7923      	ldrb	r3, [r4, #4]
  4023b0:	eb05 2503 	add.w	r5, r5, r3, lsl #8
  4023b4:	7963      	ldrb	r3, [r4, #5]
  4023b6:	441d      	add	r5, r3
  4023b8:	462e      	mov	r6, r5
	// length should not be more than 244 (header + body < 255, header = 6 + 3 + 2)
	if (length > (status - 6)) {
  4023ba:	1f87      	subs	r7, r0, #6
  4023bc:	42bd      	cmp	r5, r7
  4023be:	d837      	bhi.n	402430 <snep_read+0xd4>
        DMSG_INT(status - 6);
		DMSG("\n");
		return -4;
	}
	
	for (uint8_t i = 0; i < length; i++) {
  4023c0:	b14d      	cbz	r5, 4023d6 <snep_read+0x7a>
  4023c2:	2200      	movs	r2, #0
  4023c4:	4613      	mov	r3, r2
		buf[i] = buf[i + 6];
  4023c6:	18a1      	adds	r1, r4, r2
  4023c8:	7989      	ldrb	r1, [r1, #6]
  4023ca:	54a1      	strb	r1, [r4, r2]
	for (uint8_t i = 0; i < length; i++) {
  4023cc:	3301      	adds	r3, #1
  4023ce:	b2db      	uxtb	r3, r3
  4023d0:	461a      	mov	r2, r3
  4023d2:	429e      	cmp	r6, r3
  4023d4:	d8f7      	bhi.n	4023c6 <snep_read+0x6a>
	}

	// response a success SNEP message
	headerBuf[0] = SNEP_DEFAULT_VERSION;
  4023d6:	4b25      	ldr	r3, [pc, #148]	; (40246c <snep_read+0x110>)
  4023d8:	681a      	ldr	r2, [r3, #0]
  4023da:	2110      	movs	r1, #16
  4023dc:	7011      	strb	r1, [r2, #0]
	headerBuf[1] = SNEP_RESPONSE_SUCCESS;
  4023de:	681a      	ldr	r2, [r3, #0]
  4023e0:	2181      	movs	r1, #129	; 0x81
  4023e2:	7051      	strb	r1, [r2, #1]
	headerBuf[2] = 0;
  4023e4:	6819      	ldr	r1, [r3, #0]
  4023e6:	2200      	movs	r2, #0
  4023e8:	708a      	strb	r2, [r1, #2]
	headerBuf[3] = 0;
  4023ea:	6819      	ldr	r1, [r3, #0]
  4023ec:	70ca      	strb	r2, [r1, #3]
	headerBuf[4] = 0;
  4023ee:	6818      	ldr	r0, [r3, #0]
  4023f0:	7102      	strb	r2, [r0, #4]
	headerBuf[5] = 0;
  4023f2:	7142      	strb	r2, [r0, #5]
	llcp_write(headerBuf, 6, 0, 0);
  4023f4:	4613      	mov	r3, r2
  4023f6:	2106      	movs	r1, #6
  4023f8:	4c1d      	ldr	r4, [pc, #116]	; (402470 <snep_read+0x114>)
  4023fa:	47a0      	blx	r4
	
	return length;
  4023fc:	b228      	sxth	r0, r5
  4023fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("[snep] failed to activate PN532 as a target\n");
  402400:	481c      	ldr	r0, [pc, #112]	; (402474 <snep_read+0x118>)
  402402:	4b14      	ldr	r3, [pc, #80]	; (402454 <snep_read+0xf8>)
  402404:	4798      	blx	r3
		return -1;
  402406:	f04f 30ff 	mov.w	r0, #4294967295
  40240a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("[snep] failed to set up a connection\n");
  40240c:	481a      	ldr	r0, [pc, #104]	; (402478 <snep_read+0x11c>)
  40240e:	4b11      	ldr	r3, [pc, #68]	; (402454 <snep_read+0xf8>)
  402410:	4798      	blx	r3
		return -2;
  402412:	f06f 0001 	mvn.w	r0, #1
  402416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("[snep] The received SNEP message's major version is different\n");
  402418:	4818      	ldr	r0, [pc, #96]	; (40247c <snep_read+0x120>)
  40241a:	4b0e      	ldr	r3, [pc, #56]	; (402454 <snep_read+0xf8>)
  40241c:	4798      	blx	r3
		return -4;
  40241e:	f06f 0003 	mvn.w	r0, #3
  402422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		DMSG("Expect a put request\n");
  402424:	4816      	ldr	r0, [pc, #88]	; (402480 <snep_read+0x124>)
  402426:	4b17      	ldr	r3, [pc, #92]	; (402484 <snep_read+0x128>)
  402428:	4798      	blx	r3
		return -4;
  40242a:	f06f 0003 	mvn.w	r0, #3
  40242e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		DMSG("The SNEP message is too large: "); 
  402430:	4815      	ldr	r0, [pc, #84]	; (402488 <snep_read+0x12c>)
  402432:	4c14      	ldr	r4, [pc, #80]	; (402484 <snep_read+0x128>)
  402434:	47a0      	blx	r4
        DMSG_INT(length);
  402436:	4628      	mov	r0, r5
  402438:	4d14      	ldr	r5, [pc, #80]	; (40248c <snep_read+0x130>)
  40243a:	47a8      	blx	r5
        DMSG_INT(status - 6);
  40243c:	4638      	mov	r0, r7
  40243e:	47a8      	blx	r5
		DMSG("\n");
  402440:	4813      	ldr	r0, [pc, #76]	; (402490 <snep_read+0x134>)
  402442:	47a0      	blx	r4
		return -4;
  402444:	f06f 0003 	mvn.w	r0, #3
  402448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -3;
  40244a:	f06f 0002 	mvn.w	r0, #2
}
  40244e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402450:	00406578 	.word	0x00406578
  402454:	004032d9 	.word	0x004032d9
  402458:	004017cd 	.word	0x004017cd
  40245c:	004065c4 	.word	0x004065c4
  402460:	004017d9 	.word	0x004017d9
  402464:	00406608 	.word	0x00406608
  402468:	004019bd 	.word	0x004019bd
  40246c:	2040ac08 	.word	0x2040ac08
  402470:	004018b1 	.word	0x004018b1
  402474:	00406594 	.word	0x00406594
  402478:	004065e0 	.word	0x004065e0
  40247c:	00406624 	.word	0x00406624
  402480:	00406664 	.word	0x00406664
  402484:	00401c19 	.word	0x00401c19
  402488:	0040667c 	.word	0x0040667c
  40248c:	00401c59 	.word	0x00401c59
  402490:	00406568 	.word	0x00406568

00402494 <millis>:
void systick_config() {
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
}

unsigned long millis() {
	return g_systimer;
  402494:	4b01      	ldr	r3, [pc, #4]	; (40249c <millis+0x8>)
  402496:	6818      	ldr	r0, [r3, #0]
  402498:	4770      	bx	lr
  40249a:	bf00      	nop
  40249c:	2040ab34 	.word	0x2040ab34

004024a0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4024a0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4024a2:	4810      	ldr	r0, [pc, #64]	; (4024e4 <sysclk_init+0x44>)
  4024a4:	4b10      	ldr	r3, [pc, #64]	; (4024e8 <sysclk_init+0x48>)
  4024a6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4024a8:	213e      	movs	r1, #62	; 0x3e
  4024aa:	2000      	movs	r0, #0
  4024ac:	4b0f      	ldr	r3, [pc, #60]	; (4024ec <sysclk_init+0x4c>)
  4024ae:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4024b0:	4c0f      	ldr	r4, [pc, #60]	; (4024f0 <sysclk_init+0x50>)
  4024b2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4024b4:	2800      	cmp	r0, #0
  4024b6:	d0fc      	beq.n	4024b2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4024b8:	4b0e      	ldr	r3, [pc, #56]	; (4024f4 <sysclk_init+0x54>)
  4024ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4024bc:	4a0e      	ldr	r2, [pc, #56]	; (4024f8 <sysclk_init+0x58>)
  4024be:	4b0f      	ldr	r3, [pc, #60]	; (4024fc <sysclk_init+0x5c>)
  4024c0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4024c2:	4c0f      	ldr	r4, [pc, #60]	; (402500 <sysclk_init+0x60>)
  4024c4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4024c6:	2800      	cmp	r0, #0
  4024c8:	d0fc      	beq.n	4024c4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4024ca:	2002      	movs	r0, #2
  4024cc:	4b0d      	ldr	r3, [pc, #52]	; (402504 <sysclk_init+0x64>)
  4024ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4024d0:	2000      	movs	r0, #0
  4024d2:	4b0d      	ldr	r3, [pc, #52]	; (402508 <sysclk_init+0x68>)
  4024d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4024d6:	4b0d      	ldr	r3, [pc, #52]	; (40250c <sysclk_init+0x6c>)
  4024d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4024da:	4802      	ldr	r0, [pc, #8]	; (4024e4 <sysclk_init+0x44>)
  4024dc:	4b02      	ldr	r3, [pc, #8]	; (4024e8 <sysclk_init+0x48>)
  4024de:	4798      	blx	r3
  4024e0:	bd10      	pop	{r4, pc}
  4024e2:	bf00      	nop
  4024e4:	11e1a300 	.word	0x11e1a300
  4024e8:	00402e59 	.word	0x00402e59
  4024ec:	00402a35 	.word	0x00402a35
  4024f0:	00402a89 	.word	0x00402a89
  4024f4:	00402a99 	.word	0x00402a99
  4024f8:	20183f01 	.word	0x20183f01
  4024fc:	400e0600 	.word	0x400e0600
  402500:	00402aa9 	.word	0x00402aa9
  402504:	00402999 	.word	0x00402999
  402508:	004029d1 	.word	0x004029d1
  40250c:	00402d4d 	.word	0x00402d4d

00402510 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  402510:	b16a      	cbz	r2, 40252e <usart_serial_write_packet+0x1e>
{
  402512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402514:	4606      	mov	r6, r0
  402516:	460c      	mov	r4, r1
  402518:	4615      	mov	r5, r2
  40251a:	440d      	add	r5, r1
		usart_putchar(usart, (uint8_t) *data);
  40251c:	4f05      	ldr	r7, [pc, #20]	; (402534 <usart_serial_write_packet+0x24>)
  40251e:	f814 1b01 	ldrb.w	r1, [r4], #1
  402522:	4630      	mov	r0, r6
  402524:	47b8      	blx	r7
	while (len) {
  402526:	42a5      	cmp	r5, r4
  402528:	d1f9      	bne.n	40251e <usart_serial_write_packet+0xe>
		len--;
		data++;
	}
	return STATUS_OK;
}
  40252a:	2000      	movs	r0, #0
  40252c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40252e:	2000      	movs	r0, #0
  402530:	4770      	bx	lr
  402532:	bf00      	nop
  402534:	00402c43 	.word	0x00402c43

00402538 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40253c:	b980      	cbnz	r0, 402560 <_read+0x28>
  40253e:	460c      	mov	r4, r1
  402540:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  402542:	2a00      	cmp	r2, #0
  402544:	dd0f      	ble.n	402566 <_read+0x2e>
  402546:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  402548:	4e08      	ldr	r6, [pc, #32]	; (40256c <_read+0x34>)
  40254a:	4d09      	ldr	r5, [pc, #36]	; (402570 <_read+0x38>)
  40254c:	6830      	ldr	r0, [r6, #0]
  40254e:	4621      	mov	r1, r4
  402550:	682b      	ldr	r3, [r5, #0]
  402552:	4798      	blx	r3
		ptr++;
  402554:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  402556:	42bc      	cmp	r4, r7
  402558:	d1f8      	bne.n	40254c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40255a:	4640      	mov	r0, r8
  40255c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  402560:	f04f 38ff 	mov.w	r8, #4294967295
  402564:	e7f9      	b.n	40255a <_read+0x22>
	for (; len > 0; --len) {
  402566:	4680      	mov	r8, r0
  402568:	e7f7      	b.n	40255a <_read+0x22>
  40256a:	bf00      	nop
  40256c:	2040ac6c 	.word	0x2040ac6c
  402570:	2040ac64 	.word	0x2040ac64

00402574 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  402574:	3801      	subs	r0, #1
  402576:	2802      	cmp	r0, #2
  402578:	d815      	bhi.n	4025a6 <_write+0x32>
{
  40257a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40257e:	460e      	mov	r6, r1
  402580:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  402582:	b19a      	cbz	r2, 4025ac <_write+0x38>
  402584:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  402586:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4025c0 <_write+0x4c>
  40258a:	4f0c      	ldr	r7, [pc, #48]	; (4025bc <_write+0x48>)
  40258c:	f8d8 0000 	ldr.w	r0, [r8]
  402590:	f815 1b01 	ldrb.w	r1, [r5], #1
  402594:	683b      	ldr	r3, [r7, #0]
  402596:	4798      	blx	r3
  402598:	2800      	cmp	r0, #0
  40259a:	db0a      	blt.n	4025b2 <_write+0x3e>
  40259c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40259e:	3c01      	subs	r4, #1
  4025a0:	d1f4      	bne.n	40258c <_write+0x18>
  4025a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4025a6:	f04f 30ff 	mov.w	r0, #4294967295
  4025aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4025ac:	4610      	mov	r0, r2
  4025ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4025b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4025b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025ba:	bf00      	nop
  4025bc:	2040ac68 	.word	0x2040ac68
  4025c0:	2040ac6c 	.word	0x2040ac6c

004025c4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4025c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4025c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4025ca:	4b5c      	ldr	r3, [pc, #368]	; (40273c <board_init+0x178>)
  4025cc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4025ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4025d2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4025d6:	4b5a      	ldr	r3, [pc, #360]	; (402740 <board_init+0x17c>)
  4025d8:	2200      	movs	r2, #0
  4025da:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4025de:	695a      	ldr	r2, [r3, #20]
  4025e0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4025e4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4025e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4025ea:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4025ee:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4025f2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4025f6:	f007 0007 	and.w	r0, r7, #7
  4025fa:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4025fc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  402600:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  402604:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  402608:	f3bf 8f4f 	dsb	sy
  40260c:	f04f 34ff 	mov.w	r4, #4294967295
  402610:	fa04 fc00 	lsl.w	ip, r4, r0
  402614:	fa06 f000 	lsl.w	r0, r6, r0
  402618:	fa04 f40e 	lsl.w	r4, r4, lr
  40261c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  402620:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  402622:	463a      	mov	r2, r7
  402624:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  402626:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40262a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40262e:	3a01      	subs	r2, #1
  402630:	4423      	add	r3, r4
  402632:	f1b2 3fff 	cmp.w	r2, #4294967295
  402636:	d1f6      	bne.n	402626 <board_init+0x62>
        } while(sets--);
  402638:	3e01      	subs	r6, #1
  40263a:	4460      	add	r0, ip
  40263c:	f1b6 3fff 	cmp.w	r6, #4294967295
  402640:	d1ef      	bne.n	402622 <board_init+0x5e>
  402642:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  402646:	4b3e      	ldr	r3, [pc, #248]	; (402740 <board_init+0x17c>)
  402648:	695a      	ldr	r2, [r3, #20]
  40264a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40264e:	615a      	str	r2, [r3, #20]
  402650:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402654:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402658:	4a3a      	ldr	r2, [pc, #232]	; (402744 <board_init+0x180>)
  40265a:	493b      	ldr	r1, [pc, #236]	; (402748 <board_init+0x184>)
  40265c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40265e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  402662:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  402664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402668:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40266c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  402670:	f022 0201 	bic.w	r2, r2, #1
  402674:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  402678:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40267c:	f022 0201 	bic.w	r2, r2, #1
  402680:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  402684:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402688:	f3bf 8f6f 	isb	sy
  40268c:	200a      	movs	r0, #10
  40268e:	4c2f      	ldr	r4, [pc, #188]	; (40274c <board_init+0x188>)
  402690:	47a0      	blx	r4
  402692:	200b      	movs	r0, #11
  402694:	47a0      	blx	r4
  402696:	200c      	movs	r0, #12
  402698:	47a0      	blx	r4
  40269a:	2010      	movs	r0, #16
  40269c:	47a0      	blx	r4
  40269e:	2011      	movs	r0, #17
  4026a0:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4026a2:	4b2b      	ldr	r3, [pc, #172]	; (402750 <board_init+0x18c>)
  4026a4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4026a8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4026aa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4026ae:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4026b0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4026b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4026b8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4026ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4026be:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4026c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4026c4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4026c6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4026c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4026cc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4026ce:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4026d2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4026d4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4026d6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4026da:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4026dc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4026e0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4026e4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4026e8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4026ec:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4026ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4026f2:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4026f4:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4026f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4026fa:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4026fc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  402700:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402702:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402704:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  402708:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40270a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40270c:	4a11      	ldr	r2, [pc, #68]	; (402754 <board_init+0x190>)
  40270e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  402712:	f043 0310 	orr.w	r3, r3, #16
  402716:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40271a:	4b0f      	ldr	r3, [pc, #60]	; (402758 <board_init+0x194>)
  40271c:	2210      	movs	r2, #16
  40271e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402720:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402724:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  402726:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40272c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40272e:	4311      	orrs	r1, r2
  402730:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  402732:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402734:	4311      	orrs	r1, r2
  402736:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402738:	605a      	str	r2, [r3, #4]
  40273a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40273c:	400e1850 	.word	0x400e1850
  402740:	e000ed00 	.word	0xe000ed00
  402744:	400e0c00 	.word	0x400e0c00
  402748:	5a00080c 	.word	0x5a00080c
  40274c:	00402ab9 	.word	0x00402ab9
  402750:	400e1200 	.word	0x400e1200
  402754:	40088000 	.word	0x40088000
  402758:	400e1000 	.word	0x400e1000

0040275c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40275c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40275e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  402762:	d03a      	beq.n	4027da <pio_set_peripheral+0x7e>
  402764:	d813      	bhi.n	40278e <pio_set_peripheral+0x32>
  402766:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40276a:	d025      	beq.n	4027b8 <pio_set_peripheral+0x5c>
  40276c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  402770:	d10a      	bne.n	402788 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402772:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402774:	4313      	orrs	r3, r2
  402776:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402778:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40277a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40277c:	400b      	ands	r3, r1
  40277e:	ea23 0302 	bic.w	r3, r3, r2
  402782:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402784:	6042      	str	r2, [r0, #4]
  402786:	4770      	bx	lr
	switch (ul_type) {
  402788:	2900      	cmp	r1, #0
  40278a:	d1fb      	bne.n	402784 <pio_set_peripheral+0x28>
  40278c:	4770      	bx	lr
  40278e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  402792:	d021      	beq.n	4027d8 <pio_set_peripheral+0x7c>
  402794:	d809      	bhi.n	4027aa <pio_set_peripheral+0x4e>
  402796:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40279a:	d1f3      	bne.n	402784 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40279c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40279e:	4313      	orrs	r3, r2
  4027a0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4027a2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4027a4:	4313      	orrs	r3, r2
  4027a6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4027a8:	e7ec      	b.n	402784 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4027aa:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4027ae:	d013      	beq.n	4027d8 <pio_set_peripheral+0x7c>
  4027b0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4027b4:	d010      	beq.n	4027d8 <pio_set_peripheral+0x7c>
  4027b6:	e7e5      	b.n	402784 <pio_set_peripheral+0x28>
{
  4027b8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4027ba:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4027bc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4027be:	43d3      	mvns	r3, r2
  4027c0:	4021      	ands	r1, r4
  4027c2:	461c      	mov	r4, r3
  4027c4:	4019      	ands	r1, r3
  4027c6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4027c8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4027ca:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4027cc:	400b      	ands	r3, r1
  4027ce:	4023      	ands	r3, r4
  4027d0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4027d2:	6042      	str	r2, [r0, #4]
}
  4027d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4027d8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4027da:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4027dc:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4027de:	400b      	ands	r3, r1
  4027e0:	ea23 0302 	bic.w	r3, r3, r2
  4027e4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4027e6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4027e8:	4313      	orrs	r3, r2
  4027ea:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4027ec:	e7ca      	b.n	402784 <pio_set_peripheral+0x28>

004027ee <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4027ee:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4027f0:	f012 0f01 	tst.w	r2, #1
  4027f4:	d10d      	bne.n	402812 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4027f6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4027f8:	f012 0f0a 	tst.w	r2, #10
  4027fc:	d00b      	beq.n	402816 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4027fe:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  402800:	f012 0f02 	tst.w	r2, #2
  402804:	d109      	bne.n	40281a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  402806:	f012 0f08 	tst.w	r2, #8
  40280a:	d008      	beq.n	40281e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40280c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  402810:	e005      	b.n	40281e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  402812:	6641      	str	r1, [r0, #100]	; 0x64
  402814:	e7f0      	b.n	4027f8 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  402816:	6241      	str	r1, [r0, #36]	; 0x24
  402818:	e7f2      	b.n	402800 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40281a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40281e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  402820:	6001      	str	r1, [r0, #0]
  402822:	4770      	bx	lr

00402824 <pio_set_output>:
{
  402824:	b410      	push	{r4}
  402826:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  402828:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40282a:	b94c      	cbnz	r4, 402840 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40282c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40282e:	b14b      	cbz	r3, 402844 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  402830:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  402832:	b94a      	cbnz	r2, 402848 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  402834:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  402836:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  402838:	6001      	str	r1, [r0, #0]
}
  40283a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40283e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  402840:	6641      	str	r1, [r0, #100]	; 0x64
  402842:	e7f4      	b.n	40282e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  402844:	6541      	str	r1, [r0, #84]	; 0x54
  402846:	e7f4      	b.n	402832 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  402848:	6301      	str	r1, [r0, #48]	; 0x30
  40284a:	e7f4      	b.n	402836 <pio_set_output+0x12>

0040284c <pio_configure>:
{
  40284c:	b570      	push	{r4, r5, r6, lr}
  40284e:	b082      	sub	sp, #8
  402850:	4605      	mov	r5, r0
  402852:	4616      	mov	r6, r2
  402854:	461c      	mov	r4, r3
	switch (ul_type) {
  402856:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40285a:	d014      	beq.n	402886 <pio_configure+0x3a>
  40285c:	d90a      	bls.n	402874 <pio_configure+0x28>
  40285e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  402862:	d024      	beq.n	4028ae <pio_configure+0x62>
  402864:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402868:	d021      	beq.n	4028ae <pio_configure+0x62>
  40286a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40286e:	d017      	beq.n	4028a0 <pio_configure+0x54>
		return 0;
  402870:	2000      	movs	r0, #0
  402872:	e01a      	b.n	4028aa <pio_configure+0x5e>
	switch (ul_type) {
  402874:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  402878:	d005      	beq.n	402886 <pio_configure+0x3a>
  40287a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40287e:	d002      	beq.n	402886 <pio_configure+0x3a>
  402880:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  402884:	d1f4      	bne.n	402870 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  402886:	4632      	mov	r2, r6
  402888:	4628      	mov	r0, r5
  40288a:	4b11      	ldr	r3, [pc, #68]	; (4028d0 <pio_configure+0x84>)
  40288c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40288e:	f014 0f01 	tst.w	r4, #1
  402892:	d102      	bne.n	40289a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  402894:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  402896:	2001      	movs	r0, #1
  402898:	e007      	b.n	4028aa <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40289a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  40289c:	2001      	movs	r0, #1
  40289e:	e004      	b.n	4028aa <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4028a0:	461a      	mov	r2, r3
  4028a2:	4631      	mov	r1, r6
  4028a4:	4b0b      	ldr	r3, [pc, #44]	; (4028d4 <pio_configure+0x88>)
  4028a6:	4798      	blx	r3
	return 1;
  4028a8:	2001      	movs	r0, #1
}
  4028aa:	b002      	add	sp, #8
  4028ac:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4028ae:	f004 0301 	and.w	r3, r4, #1
  4028b2:	9300      	str	r3, [sp, #0]
  4028b4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4028b8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4028bc:	bf14      	ite	ne
  4028be:	2200      	movne	r2, #0
  4028c0:	2201      	moveq	r2, #1
  4028c2:	4631      	mov	r1, r6
  4028c4:	4628      	mov	r0, r5
  4028c6:	4c04      	ldr	r4, [pc, #16]	; (4028d8 <pio_configure+0x8c>)
  4028c8:	47a0      	blx	r4
	return 1;
  4028ca:	2001      	movs	r0, #1
		break;
  4028cc:	e7ed      	b.n	4028aa <pio_configure+0x5e>
  4028ce:	bf00      	nop
  4028d0:	0040275d 	.word	0x0040275d
  4028d4:	004027ef 	.word	0x004027ef
  4028d8:	00402825 	.word	0x00402825

004028dc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4028dc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4028de:	4770      	bx	lr

004028e0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4028e0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4028e2:	4770      	bx	lr

004028e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4028e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4028e8:	4604      	mov	r4, r0
  4028ea:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4028ec:	4b0e      	ldr	r3, [pc, #56]	; (402928 <pio_handler_process+0x44>)
  4028ee:	4798      	blx	r3
  4028f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4028f2:	4620      	mov	r0, r4
  4028f4:	4b0d      	ldr	r3, [pc, #52]	; (40292c <pio_handler_process+0x48>)
  4028f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4028f8:	4005      	ands	r5, r0
  4028fa:	d013      	beq.n	402924 <pio_handler_process+0x40>
  4028fc:	4c0c      	ldr	r4, [pc, #48]	; (402930 <pio_handler_process+0x4c>)
  4028fe:	f104 0660 	add.w	r6, r4, #96	; 0x60
  402902:	e003      	b.n	40290c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  402904:	42b4      	cmp	r4, r6
  402906:	d00d      	beq.n	402924 <pio_handler_process+0x40>
  402908:	3410      	adds	r4, #16
		while (status != 0) {
  40290a:	b15d      	cbz	r5, 402924 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40290c:	6820      	ldr	r0, [r4, #0]
  40290e:	4540      	cmp	r0, r8
  402910:	d1f8      	bne.n	402904 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402912:	6861      	ldr	r1, [r4, #4]
  402914:	4229      	tst	r1, r5
  402916:	d0f5      	beq.n	402904 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402918:	68e3      	ldr	r3, [r4, #12]
  40291a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40291c:	6863      	ldr	r3, [r4, #4]
  40291e:	ea25 0503 	bic.w	r5, r5, r3
  402922:	e7ef      	b.n	402904 <pio_handler_process+0x20>
  402924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402928:	004028dd 	.word	0x004028dd
  40292c:	004028e1 	.word	0x004028e1
  402930:	2040ab38 	.word	0x2040ab38

00402934 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402934:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  402936:	210a      	movs	r1, #10
  402938:	4801      	ldr	r0, [pc, #4]	; (402940 <PIOA_Handler+0xc>)
  40293a:	4b02      	ldr	r3, [pc, #8]	; (402944 <PIOA_Handler+0x10>)
  40293c:	4798      	blx	r3
  40293e:	bd08      	pop	{r3, pc}
  402940:	400e0e00 	.word	0x400e0e00
  402944:	004028e5 	.word	0x004028e5

00402948 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402948:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40294a:	210b      	movs	r1, #11
  40294c:	4801      	ldr	r0, [pc, #4]	; (402954 <PIOB_Handler+0xc>)
  40294e:	4b02      	ldr	r3, [pc, #8]	; (402958 <PIOB_Handler+0x10>)
  402950:	4798      	blx	r3
  402952:	bd08      	pop	{r3, pc}
  402954:	400e1000 	.word	0x400e1000
  402958:	004028e5 	.word	0x004028e5

0040295c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40295c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40295e:	210c      	movs	r1, #12
  402960:	4801      	ldr	r0, [pc, #4]	; (402968 <PIOC_Handler+0xc>)
  402962:	4b02      	ldr	r3, [pc, #8]	; (40296c <PIOC_Handler+0x10>)
  402964:	4798      	blx	r3
  402966:	bd08      	pop	{r3, pc}
  402968:	400e1200 	.word	0x400e1200
  40296c:	004028e5 	.word	0x004028e5

00402970 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402970:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  402972:	2110      	movs	r1, #16
  402974:	4801      	ldr	r0, [pc, #4]	; (40297c <PIOD_Handler+0xc>)
  402976:	4b02      	ldr	r3, [pc, #8]	; (402980 <PIOD_Handler+0x10>)
  402978:	4798      	blx	r3
  40297a:	bd08      	pop	{r3, pc}
  40297c:	400e1400 	.word	0x400e1400
  402980:	004028e5 	.word	0x004028e5

00402984 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402984:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  402986:	2111      	movs	r1, #17
  402988:	4801      	ldr	r0, [pc, #4]	; (402990 <PIOE_Handler+0xc>)
  40298a:	4b02      	ldr	r3, [pc, #8]	; (402994 <PIOE_Handler+0x10>)
  40298c:	4798      	blx	r3
  40298e:	bd08      	pop	{r3, pc}
  402990:	400e1600 	.word	0x400e1600
  402994:	004028e5 	.word	0x004028e5

00402998 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  402998:	2803      	cmp	r0, #3
  40299a:	d011      	beq.n	4029c0 <pmc_mck_set_division+0x28>
  40299c:	2804      	cmp	r0, #4
  40299e:	d012      	beq.n	4029c6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4029a0:	2802      	cmp	r0, #2
  4029a2:	bf0c      	ite	eq
  4029a4:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4029a8:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4029aa:	4a08      	ldr	r2, [pc, #32]	; (4029cc <pmc_mck_set_division+0x34>)
  4029ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4029ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4029b2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4029b4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4029b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4029b8:	f013 0f08 	tst.w	r3, #8
  4029bc:	d0fb      	beq.n	4029b6 <pmc_mck_set_division+0x1e>
}
  4029be:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4029c0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4029c4:	e7f1      	b.n	4029aa <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4029c6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4029ca:	e7ee      	b.n	4029aa <pmc_mck_set_division+0x12>
  4029cc:	400e0600 	.word	0x400e0600

004029d0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4029d0:	4a17      	ldr	r2, [pc, #92]	; (402a30 <pmc_switch_mck_to_pllack+0x60>)
  4029d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4029d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4029d8:	4318      	orrs	r0, r3
  4029da:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4029dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4029de:	f013 0f08 	tst.w	r3, #8
  4029e2:	d10a      	bne.n	4029fa <pmc_switch_mck_to_pllack+0x2a>
  4029e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4029e8:	4911      	ldr	r1, [pc, #68]	; (402a30 <pmc_switch_mck_to_pllack+0x60>)
  4029ea:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4029ec:	f012 0f08 	tst.w	r2, #8
  4029f0:	d103      	bne.n	4029fa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4029f2:	3b01      	subs	r3, #1
  4029f4:	d1f9      	bne.n	4029ea <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4029f6:	2001      	movs	r0, #1
  4029f8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4029fa:	4a0d      	ldr	r2, [pc, #52]	; (402a30 <pmc_switch_mck_to_pllack+0x60>)
  4029fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4029fe:	f023 0303 	bic.w	r3, r3, #3
  402a02:	f043 0302 	orr.w	r3, r3, #2
  402a06:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402a08:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402a0a:	f013 0f08 	tst.w	r3, #8
  402a0e:	d10a      	bne.n	402a26 <pmc_switch_mck_to_pllack+0x56>
  402a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402a14:	4906      	ldr	r1, [pc, #24]	; (402a30 <pmc_switch_mck_to_pllack+0x60>)
  402a16:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402a18:	f012 0f08 	tst.w	r2, #8
  402a1c:	d105      	bne.n	402a2a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402a1e:	3b01      	subs	r3, #1
  402a20:	d1f9      	bne.n	402a16 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  402a22:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  402a24:	4770      	bx	lr
	return 0;
  402a26:	2000      	movs	r0, #0
  402a28:	4770      	bx	lr
  402a2a:	2000      	movs	r0, #0
  402a2c:	4770      	bx	lr
  402a2e:	bf00      	nop
  402a30:	400e0600 	.word	0x400e0600

00402a34 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402a34:	b9a0      	cbnz	r0, 402a60 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402a36:	480e      	ldr	r0, [pc, #56]	; (402a70 <pmc_switch_mainck_to_xtal+0x3c>)
  402a38:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402a3a:	0209      	lsls	r1, r1, #8
  402a3c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402a3e:	4a0d      	ldr	r2, [pc, #52]	; (402a74 <pmc_switch_mainck_to_xtal+0x40>)
  402a40:	401a      	ands	r2, r3
  402a42:	4b0d      	ldr	r3, [pc, #52]	; (402a78 <pmc_switch_mainck_to_xtal+0x44>)
  402a44:	4313      	orrs	r3, r2
  402a46:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402a48:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402a4a:	4602      	mov	r2, r0
  402a4c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402a4e:	f013 0f01 	tst.w	r3, #1
  402a52:	d0fb      	beq.n	402a4c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402a54:	4a06      	ldr	r2, [pc, #24]	; (402a70 <pmc_switch_mainck_to_xtal+0x3c>)
  402a56:	6a11      	ldr	r1, [r2, #32]
  402a58:	4b08      	ldr	r3, [pc, #32]	; (402a7c <pmc_switch_mainck_to_xtal+0x48>)
  402a5a:	430b      	orrs	r3, r1
  402a5c:	6213      	str	r3, [r2, #32]
  402a5e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a60:	4903      	ldr	r1, [pc, #12]	; (402a70 <pmc_switch_mainck_to_xtal+0x3c>)
  402a62:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402a64:	4a06      	ldr	r2, [pc, #24]	; (402a80 <pmc_switch_mainck_to_xtal+0x4c>)
  402a66:	401a      	ands	r2, r3
  402a68:	4b06      	ldr	r3, [pc, #24]	; (402a84 <pmc_switch_mainck_to_xtal+0x50>)
  402a6a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a6c:	620b      	str	r3, [r1, #32]
  402a6e:	4770      	bx	lr
  402a70:	400e0600 	.word	0x400e0600
  402a74:	ffc8fffc 	.word	0xffc8fffc
  402a78:	00370001 	.word	0x00370001
  402a7c:	01370000 	.word	0x01370000
  402a80:	fec8fffc 	.word	0xfec8fffc
  402a84:	01370002 	.word	0x01370002

00402a88 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402a88:	4b02      	ldr	r3, [pc, #8]	; (402a94 <pmc_osc_is_ready_mainck+0xc>)
  402a8a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402a8c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402a90:	4770      	bx	lr
  402a92:	bf00      	nop
  402a94:	400e0600 	.word	0x400e0600

00402a98 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402a98:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402a9c:	4b01      	ldr	r3, [pc, #4]	; (402aa4 <pmc_disable_pllack+0xc>)
  402a9e:	629a      	str	r2, [r3, #40]	; 0x28
  402aa0:	4770      	bx	lr
  402aa2:	bf00      	nop
  402aa4:	400e0600 	.word	0x400e0600

00402aa8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402aa8:	4b02      	ldr	r3, [pc, #8]	; (402ab4 <pmc_is_locked_pllack+0xc>)
  402aaa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402aac:	f000 0002 	and.w	r0, r0, #2
  402ab0:	4770      	bx	lr
  402ab2:	bf00      	nop
  402ab4:	400e0600 	.word	0x400e0600

00402ab8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402ab8:	283f      	cmp	r0, #63	; 0x3f
  402aba:	d81e      	bhi.n	402afa <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402abc:	281f      	cmp	r0, #31
  402abe:	d80c      	bhi.n	402ada <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402ac0:	4b11      	ldr	r3, [pc, #68]	; (402b08 <pmc_enable_periph_clk+0x50>)
  402ac2:	699a      	ldr	r2, [r3, #24]
  402ac4:	2301      	movs	r3, #1
  402ac6:	4083      	lsls	r3, r0
  402ac8:	4393      	bics	r3, r2
  402aca:	d018      	beq.n	402afe <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402acc:	2301      	movs	r3, #1
  402ace:	fa03 f000 	lsl.w	r0, r3, r0
  402ad2:	4b0d      	ldr	r3, [pc, #52]	; (402b08 <pmc_enable_periph_clk+0x50>)
  402ad4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402ad6:	2000      	movs	r0, #0
  402ad8:	4770      	bx	lr
		ul_id -= 32;
  402ada:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402adc:	4b0a      	ldr	r3, [pc, #40]	; (402b08 <pmc_enable_periph_clk+0x50>)
  402ade:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402ae2:	2301      	movs	r3, #1
  402ae4:	4083      	lsls	r3, r0
  402ae6:	4393      	bics	r3, r2
  402ae8:	d00b      	beq.n	402b02 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402aea:	2301      	movs	r3, #1
  402aec:	fa03 f000 	lsl.w	r0, r3, r0
  402af0:	4b05      	ldr	r3, [pc, #20]	; (402b08 <pmc_enable_periph_clk+0x50>)
  402af2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  402af6:	2000      	movs	r0, #0
  402af8:	4770      	bx	lr
		return 1;
  402afa:	2001      	movs	r0, #1
  402afc:	4770      	bx	lr
	return 0;
  402afe:	2000      	movs	r0, #0
  402b00:	4770      	bx	lr
  402b02:	2000      	movs	r0, #0
}
  402b04:	4770      	bx	lr
  402b06:	bf00      	nop
  402b08:	400e0600 	.word	0x400e0600

00402b0c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402b0c:	6943      	ldr	r3, [r0, #20]
  402b0e:	f013 0f02 	tst.w	r3, #2
  402b12:	d002      	beq.n	402b1a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  402b14:	61c1      	str	r1, [r0, #28]
	return 0;
  402b16:	2000      	movs	r0, #0
  402b18:	4770      	bx	lr
		return 1;
  402b1a:	2001      	movs	r0, #1
}
  402b1c:	4770      	bx	lr

00402b1e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  402b1e:	6943      	ldr	r3, [r0, #20]
  402b20:	f013 0f01 	tst.w	r3, #1
  402b24:	d003      	beq.n	402b2e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  402b26:	6983      	ldr	r3, [r0, #24]
  402b28:	700b      	strb	r3, [r1, #0]
	return 0;
  402b2a:	2000      	movs	r0, #0
  402b2c:	4770      	bx	lr
		return 1;
  402b2e:	2001      	movs	r0, #1
}
  402b30:	4770      	bx	lr

00402b32 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402b32:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402b34:	010b      	lsls	r3, r1, #4
  402b36:	4293      	cmp	r3, r2
  402b38:	d914      	bls.n	402b64 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402b3a:	00c9      	lsls	r1, r1, #3
  402b3c:	084b      	lsrs	r3, r1, #1
  402b3e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  402b42:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  402b46:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402b48:	1e5c      	subs	r4, r3, #1
  402b4a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402b4e:	428c      	cmp	r4, r1
  402b50:	d901      	bls.n	402b56 <usart_set_async_baudrate+0x24>
		return 1;
  402b52:	2001      	movs	r0, #1
  402b54:	e017      	b.n	402b86 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  402b56:	6841      	ldr	r1, [r0, #4]
  402b58:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  402b5c:	6041      	str	r1, [r0, #4]
  402b5e:	e00c      	b.n	402b7a <usart_set_async_baudrate+0x48>
		return 1;
  402b60:	2001      	movs	r0, #1
  402b62:	e010      	b.n	402b86 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402b64:	0859      	lsrs	r1, r3, #1
  402b66:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  402b6a:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  402b6e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402b70:	1e5c      	subs	r4, r3, #1
  402b72:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402b76:	428c      	cmp	r4, r1
  402b78:	d8f2      	bhi.n	402b60 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402b7a:	0412      	lsls	r2, r2, #16
  402b7c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  402b80:	431a      	orrs	r2, r3
  402b82:	6202      	str	r2, [r0, #32]

	return 0;
  402b84:	2000      	movs	r0, #0
}
  402b86:	f85d 4b04 	ldr.w	r4, [sp], #4
  402b8a:	4770      	bx	lr

00402b8c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402b8c:	4b08      	ldr	r3, [pc, #32]	; (402bb0 <usart_reset+0x24>)
  402b8e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  402b92:	2300      	movs	r3, #0
  402b94:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  402b96:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  402b98:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  402b9a:	2388      	movs	r3, #136	; 0x88
  402b9c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  402b9e:	2324      	movs	r3, #36	; 0x24
  402ba0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  402ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
  402ba6:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  402ba8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  402bac:	6003      	str	r3, [r0, #0]
  402bae:	4770      	bx	lr
  402bb0:	55534100 	.word	0x55534100

00402bb4 <usart_init_rs232>:
{
  402bb4:	b570      	push	{r4, r5, r6, lr}
  402bb6:	4605      	mov	r5, r0
  402bb8:	460c      	mov	r4, r1
  402bba:	4616      	mov	r6, r2
	usart_reset(p_usart);
  402bbc:	4b0f      	ldr	r3, [pc, #60]	; (402bfc <usart_init_rs232+0x48>)
  402bbe:	4798      	blx	r3
	ul_reg_val = 0;
  402bc0:	2200      	movs	r2, #0
  402bc2:	4b0f      	ldr	r3, [pc, #60]	; (402c00 <usart_init_rs232+0x4c>)
  402bc4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  402bc6:	b1a4      	cbz	r4, 402bf2 <usart_init_rs232+0x3e>
  402bc8:	4632      	mov	r2, r6
  402bca:	6821      	ldr	r1, [r4, #0]
  402bcc:	4628      	mov	r0, r5
  402bce:	4b0d      	ldr	r3, [pc, #52]	; (402c04 <usart_init_rs232+0x50>)
  402bd0:	4798      	blx	r3
  402bd2:	4602      	mov	r2, r0
  402bd4:	b978      	cbnz	r0, 402bf6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402bd6:	6863      	ldr	r3, [r4, #4]
  402bd8:	68a1      	ldr	r1, [r4, #8]
  402bda:	430b      	orrs	r3, r1
  402bdc:	6921      	ldr	r1, [r4, #16]
  402bde:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402be0:	68e1      	ldr	r1, [r4, #12]
  402be2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402be4:	4906      	ldr	r1, [pc, #24]	; (402c00 <usart_init_rs232+0x4c>)
  402be6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  402be8:	6869      	ldr	r1, [r5, #4]
  402bea:	430b      	orrs	r3, r1
  402bec:	606b      	str	r3, [r5, #4]
}
  402bee:	4610      	mov	r0, r2
  402bf0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  402bf2:	2201      	movs	r2, #1
  402bf4:	e7fb      	b.n	402bee <usart_init_rs232+0x3a>
  402bf6:	2201      	movs	r2, #1
  402bf8:	e7f9      	b.n	402bee <usart_init_rs232+0x3a>
  402bfa:	bf00      	nop
  402bfc:	00402b8d 	.word	0x00402b8d
  402c00:	2040aba8 	.word	0x2040aba8
  402c04:	00402b33 	.word	0x00402b33

00402c08 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  402c08:	2340      	movs	r3, #64	; 0x40
  402c0a:	6003      	str	r3, [r0, #0]
  402c0c:	4770      	bx	lr

00402c0e <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  402c0e:	2310      	movs	r3, #16
  402c10:	6003      	str	r3, [r0, #0]
  402c12:	4770      	bx	lr

00402c14 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  402c14:	6081      	str	r1, [r0, #8]
  402c16:	4770      	bx	lr

00402c18 <usart_get_status>:
	return p_usart->US_CSR;
  402c18:	6940      	ldr	r0, [r0, #20]
}
  402c1a:	4770      	bx	lr

00402c1c <usart_is_tx_ready>:
	return (p_usart->US_CSR & US_CSR_TXRDY) > 0;
  402c1c:	6940      	ldr	r0, [r0, #20]
}
  402c1e:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402c22:	4770      	bx	lr

00402c24 <usart_is_rx_ready>:
	return (p_usart->US_CSR & US_CSR_RXRDY) > 0;
  402c24:	6940      	ldr	r0, [r0, #20]
}
  402c26:	f000 0001 	and.w	r0, r0, #1
  402c2a:	4770      	bx	lr

00402c2c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402c2c:	6943      	ldr	r3, [r0, #20]
  402c2e:	f013 0f02 	tst.w	r3, #2
  402c32:	d004      	beq.n	402c3e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  402c34:	f3c1 0108 	ubfx	r1, r1, #0, #9
  402c38:	61c1      	str	r1, [r0, #28]
	return 0;
  402c3a:	2000      	movs	r0, #0
  402c3c:	4770      	bx	lr
		return 1;
  402c3e:	2001      	movs	r0, #1
}
  402c40:	4770      	bx	lr

00402c42 <usart_putchar>:
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402c42:	6943      	ldr	r3, [r0, #20]
  402c44:	f013 0f02 	tst.w	r3, #2
  402c48:	d0fb      	beq.n	402c42 <usart_putchar>
	p_usart->US_THR = US_THR_TXCHR(c);
  402c4a:	f3c1 0108 	ubfx	r1, r1, #0, #9
  402c4e:	61c1      	str	r1, [r0, #28]
}
  402c50:	2000      	movs	r0, #0
  402c52:	4770      	bx	lr

00402c54 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402c54:	6943      	ldr	r3, [r0, #20]
  402c56:	f013 0f01 	tst.w	r3, #1
  402c5a:	d005      	beq.n	402c68 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402c5c:	6983      	ldr	r3, [r0, #24]
  402c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  402c62:	600b      	str	r3, [r1, #0]
	return 0;
  402c64:	2000      	movs	r0, #0
  402c66:	4770      	bx	lr
		return 1;
  402c68:	2001      	movs	r0, #1
}
  402c6a:	4770      	bx	lr

00402c6c <usart_getchar>:
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402c6c:	6943      	ldr	r3, [r0, #20]
  402c6e:	f013 0f01 	tst.w	r3, #1
  402c72:	d0fb      	beq.n	402c6c <usart_getchar>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402c74:	6983      	ldr	r3, [r0, #24]
  402c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
  402c7a:	600b      	str	r3, [r1, #0]
}
  402c7c:	2000      	movs	r0, #0
  402c7e:	4770      	bx	lr

00402c80 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402c80:	e7fe      	b.n	402c80 <Dummy_Handler>
	...

00402c84 <Reset_Handler>:
{
  402c84:	b500      	push	{lr}
  402c86:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402c88:	4b25      	ldr	r3, [pc, #148]	; (402d20 <Reset_Handler+0x9c>)
  402c8a:	4a26      	ldr	r2, [pc, #152]	; (402d24 <Reset_Handler+0xa0>)
  402c8c:	429a      	cmp	r2, r3
  402c8e:	d010      	beq.n	402cb2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  402c90:	4b25      	ldr	r3, [pc, #148]	; (402d28 <Reset_Handler+0xa4>)
  402c92:	4a23      	ldr	r2, [pc, #140]	; (402d20 <Reset_Handler+0x9c>)
  402c94:	429a      	cmp	r2, r3
  402c96:	d20c      	bcs.n	402cb2 <Reset_Handler+0x2e>
  402c98:	3b01      	subs	r3, #1
  402c9a:	1a9b      	subs	r3, r3, r2
  402c9c:	f023 0303 	bic.w	r3, r3, #3
  402ca0:	3304      	adds	r3, #4
  402ca2:	4413      	add	r3, r2
  402ca4:	491f      	ldr	r1, [pc, #124]	; (402d24 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  402ca6:	f851 0b04 	ldr.w	r0, [r1], #4
  402caa:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  402cae:	429a      	cmp	r2, r3
  402cb0:	d1f9      	bne.n	402ca6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  402cb2:	4b1e      	ldr	r3, [pc, #120]	; (402d2c <Reset_Handler+0xa8>)
  402cb4:	4a1e      	ldr	r2, [pc, #120]	; (402d30 <Reset_Handler+0xac>)
  402cb6:	429a      	cmp	r2, r3
  402cb8:	d20a      	bcs.n	402cd0 <Reset_Handler+0x4c>
  402cba:	3b01      	subs	r3, #1
  402cbc:	1a9b      	subs	r3, r3, r2
  402cbe:	f023 0303 	bic.w	r3, r3, #3
  402cc2:	3304      	adds	r3, #4
  402cc4:	4413      	add	r3, r2
                *pDest++ = 0;
  402cc6:	2100      	movs	r1, #0
  402cc8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  402ccc:	4293      	cmp	r3, r2
  402cce:	d1fb      	bne.n	402cc8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402cd0:	4a18      	ldr	r2, [pc, #96]	; (402d34 <Reset_Handler+0xb0>)
  402cd2:	4b19      	ldr	r3, [pc, #100]	; (402d38 <Reset_Handler+0xb4>)
  402cd4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402cd8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402cda:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402cde:	fab3 f383 	clz	r3, r3
  402ce2:	095b      	lsrs	r3, r3, #5
  402ce4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402ce6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402ce8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402cec:	2200      	movs	r2, #0
  402cee:	4b13      	ldr	r3, [pc, #76]	; (402d3c <Reset_Handler+0xb8>)
  402cf0:	701a      	strb	r2, [r3, #0]
	return flags;
  402cf2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402cf4:	4a12      	ldr	r2, [pc, #72]	; (402d40 <Reset_Handler+0xbc>)
  402cf6:	6813      	ldr	r3, [r2, #0]
  402cf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402cfc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402cfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402d02:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402d06:	b129      	cbz	r1, 402d14 <Reset_Handler+0x90>
		cpu_irq_enable();
  402d08:	2201      	movs	r2, #1
  402d0a:	4b0c      	ldr	r3, [pc, #48]	; (402d3c <Reset_Handler+0xb8>)
  402d0c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  402d0e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402d12:	b662      	cpsie	i
        __libc_init_array();
  402d14:	4b0b      	ldr	r3, [pc, #44]	; (402d44 <Reset_Handler+0xc0>)
  402d16:	4798      	blx	r3
        main();
  402d18:	4b0b      	ldr	r3, [pc, #44]	; (402d48 <Reset_Handler+0xc4>)
  402d1a:	4798      	blx	r3
  402d1c:	e7fe      	b.n	402d1c <Reset_Handler+0x98>
  402d1e:	bf00      	nop
  402d20:	20400000 	.word	0x20400000
  402d24:	004068fc 	.word	0x004068fc
  402d28:	204009d0 	.word	0x204009d0
  402d2c:	2040ac98 	.word	0x2040ac98
  402d30:	204009d0 	.word	0x204009d0
  402d34:	e000ed00 	.word	0xe000ed00
  402d38:	00400000 	.word	0x00400000
  402d3c:	20400018 	.word	0x20400018
  402d40:	e000ed88 	.word	0xe000ed88
  402d44:	00403289 	.word	0x00403289
  402d48:	004031b9 	.word	0x004031b9

00402d4c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402d4c:	4b3b      	ldr	r3, [pc, #236]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d50:	f003 0303 	and.w	r3, r3, #3
  402d54:	2b01      	cmp	r3, #1
  402d56:	d01d      	beq.n	402d94 <SystemCoreClockUpdate+0x48>
  402d58:	b183      	cbz	r3, 402d7c <SystemCoreClockUpdate+0x30>
  402d5a:	2b02      	cmp	r3, #2
  402d5c:	d036      	beq.n	402dcc <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402d5e:	4b37      	ldr	r3, [pc, #220]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d62:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d66:	2b70      	cmp	r3, #112	; 0x70
  402d68:	d05f      	beq.n	402e2a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402d6a:	4b34      	ldr	r3, [pc, #208]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d6e:	4934      	ldr	r1, [pc, #208]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402d70:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402d74:	680b      	ldr	r3, [r1, #0]
  402d76:	40d3      	lsrs	r3, r2
  402d78:	600b      	str	r3, [r1, #0]
  402d7a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402d7c:	4b31      	ldr	r3, [pc, #196]	; (402e44 <SystemCoreClockUpdate+0xf8>)
  402d7e:	695b      	ldr	r3, [r3, #20]
  402d80:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402d84:	bf14      	ite	ne
  402d86:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402d8a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402d8e:	4b2c      	ldr	r3, [pc, #176]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402d90:	601a      	str	r2, [r3, #0]
  402d92:	e7e4      	b.n	402d5e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402d94:	4b29      	ldr	r3, [pc, #164]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402d96:	6a1b      	ldr	r3, [r3, #32]
  402d98:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402d9c:	d003      	beq.n	402da6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402d9e:	4a2a      	ldr	r2, [pc, #168]	; (402e48 <SystemCoreClockUpdate+0xfc>)
  402da0:	4b27      	ldr	r3, [pc, #156]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402da2:	601a      	str	r2, [r3, #0]
  402da4:	e7db      	b.n	402d5e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402da6:	4a29      	ldr	r2, [pc, #164]	; (402e4c <SystemCoreClockUpdate+0x100>)
  402da8:	4b25      	ldr	r3, [pc, #148]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402daa:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402dac:	4b23      	ldr	r3, [pc, #140]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402dae:	6a1b      	ldr	r3, [r3, #32]
  402db0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402db4:	2b10      	cmp	r3, #16
  402db6:	d005      	beq.n	402dc4 <SystemCoreClockUpdate+0x78>
  402db8:	2b20      	cmp	r3, #32
  402dba:	d1d0      	bne.n	402d5e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  402dbc:	4a22      	ldr	r2, [pc, #136]	; (402e48 <SystemCoreClockUpdate+0xfc>)
  402dbe:	4b20      	ldr	r3, [pc, #128]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402dc0:	601a      	str	r2, [r3, #0]
          break;
  402dc2:	e7cc      	b.n	402d5e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  402dc4:	4a22      	ldr	r2, [pc, #136]	; (402e50 <SystemCoreClockUpdate+0x104>)
  402dc6:	4b1e      	ldr	r3, [pc, #120]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402dc8:	601a      	str	r2, [r3, #0]
          break;
  402dca:	e7c8      	b.n	402d5e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402dcc:	4b1b      	ldr	r3, [pc, #108]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402dce:	6a1b      	ldr	r3, [r3, #32]
  402dd0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402dd4:	d016      	beq.n	402e04 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402dd6:	4a1c      	ldr	r2, [pc, #112]	; (402e48 <SystemCoreClockUpdate+0xfc>)
  402dd8:	4b19      	ldr	r3, [pc, #100]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402dda:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402ddc:	4b17      	ldr	r3, [pc, #92]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402de0:	f003 0303 	and.w	r3, r3, #3
  402de4:	2b02      	cmp	r3, #2
  402de6:	d1ba      	bne.n	402d5e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402de8:	4a14      	ldr	r2, [pc, #80]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402dea:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402dec:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402dee:	4814      	ldr	r0, [pc, #80]	; (402e40 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402df0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402df4:	6803      	ldr	r3, [r0, #0]
  402df6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402dfa:	b2d2      	uxtb	r2, r2
  402dfc:	fbb3 f3f2 	udiv	r3, r3, r2
  402e00:	6003      	str	r3, [r0, #0]
  402e02:	e7ac      	b.n	402d5e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402e04:	4a11      	ldr	r2, [pc, #68]	; (402e4c <SystemCoreClockUpdate+0x100>)
  402e06:	4b0e      	ldr	r3, [pc, #56]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402e08:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402e0a:	4b0c      	ldr	r3, [pc, #48]	; (402e3c <SystemCoreClockUpdate+0xf0>)
  402e0c:	6a1b      	ldr	r3, [r3, #32]
  402e0e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e12:	2b10      	cmp	r3, #16
  402e14:	d005      	beq.n	402e22 <SystemCoreClockUpdate+0xd6>
  402e16:	2b20      	cmp	r3, #32
  402e18:	d1e0      	bne.n	402ddc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  402e1a:	4a0b      	ldr	r2, [pc, #44]	; (402e48 <SystemCoreClockUpdate+0xfc>)
  402e1c:	4b08      	ldr	r3, [pc, #32]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402e1e:	601a      	str	r2, [r3, #0]
          break;
  402e20:	e7dc      	b.n	402ddc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  402e22:	4a0b      	ldr	r2, [pc, #44]	; (402e50 <SystemCoreClockUpdate+0x104>)
  402e24:	4b06      	ldr	r3, [pc, #24]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402e26:	601a      	str	r2, [r3, #0]
          break;
  402e28:	e7d8      	b.n	402ddc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  402e2a:	4a05      	ldr	r2, [pc, #20]	; (402e40 <SystemCoreClockUpdate+0xf4>)
  402e2c:	6813      	ldr	r3, [r2, #0]
  402e2e:	4909      	ldr	r1, [pc, #36]	; (402e54 <SystemCoreClockUpdate+0x108>)
  402e30:	fba1 1303 	umull	r1, r3, r1, r3
  402e34:	085b      	lsrs	r3, r3, #1
  402e36:	6013      	str	r3, [r2, #0]
  402e38:	4770      	bx	lr
  402e3a:	bf00      	nop
  402e3c:	400e0600 	.word	0x400e0600
  402e40:	2040001c 	.word	0x2040001c
  402e44:	400e1810 	.word	0x400e1810
  402e48:	00b71b00 	.word	0x00b71b00
  402e4c:	003d0900 	.word	0x003d0900
  402e50:	007a1200 	.word	0x007a1200
  402e54:	aaaaaaab 	.word	0xaaaaaaab

00402e58 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402e58:	4b12      	ldr	r3, [pc, #72]	; (402ea4 <system_init_flash+0x4c>)
  402e5a:	4298      	cmp	r0, r3
  402e5c:	d911      	bls.n	402e82 <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402e5e:	4b12      	ldr	r3, [pc, #72]	; (402ea8 <system_init_flash+0x50>)
  402e60:	4298      	cmp	r0, r3
  402e62:	d913      	bls.n	402e8c <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402e64:	4b11      	ldr	r3, [pc, #68]	; (402eac <system_init_flash+0x54>)
  402e66:	4298      	cmp	r0, r3
  402e68:	d914      	bls.n	402e94 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402e6a:	4b11      	ldr	r3, [pc, #68]	; (402eb0 <system_init_flash+0x58>)
  402e6c:	4298      	cmp	r0, r3
  402e6e:	d915      	bls.n	402e9c <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402e70:	4b10      	ldr	r3, [pc, #64]	; (402eb4 <system_init_flash+0x5c>)
  402e72:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402e74:	bf94      	ite	ls
  402e76:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402e7a:	4a0f      	ldrhi	r2, [pc, #60]	; (402eb8 <system_init_flash+0x60>)
  402e7c:	4b0f      	ldr	r3, [pc, #60]	; (402ebc <system_init_flash+0x64>)
  402e7e:	601a      	str	r2, [r3, #0]
  402e80:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402e82:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402e86:	4b0d      	ldr	r3, [pc, #52]	; (402ebc <system_init_flash+0x64>)
  402e88:	601a      	str	r2, [r3, #0]
  402e8a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402e8c:	4a0c      	ldr	r2, [pc, #48]	; (402ec0 <system_init_flash+0x68>)
  402e8e:	4b0b      	ldr	r3, [pc, #44]	; (402ebc <system_init_flash+0x64>)
  402e90:	601a      	str	r2, [r3, #0]
  402e92:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402e94:	4a0b      	ldr	r2, [pc, #44]	; (402ec4 <system_init_flash+0x6c>)
  402e96:	4b09      	ldr	r3, [pc, #36]	; (402ebc <system_init_flash+0x64>)
  402e98:	601a      	str	r2, [r3, #0]
  402e9a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402e9c:	4a0a      	ldr	r2, [pc, #40]	; (402ec8 <system_init_flash+0x70>)
  402e9e:	4b07      	ldr	r3, [pc, #28]	; (402ebc <system_init_flash+0x64>)
  402ea0:	601a      	str	r2, [r3, #0]
  402ea2:	4770      	bx	lr
  402ea4:	01312cff 	.word	0x01312cff
  402ea8:	026259ff 	.word	0x026259ff
  402eac:	039386ff 	.word	0x039386ff
  402eb0:	04c4b3ff 	.word	0x04c4b3ff
  402eb4:	05f5e0ff 	.word	0x05f5e0ff
  402eb8:	04000500 	.word	0x04000500
  402ebc:	400e0c00 	.word	0x400e0c00
  402ec0:	04000100 	.word	0x04000100
  402ec4:	04000200 	.word	0x04000200
  402ec8:	04000300 	.word	0x04000300

00402ecc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402ecc:	4b0a      	ldr	r3, [pc, #40]	; (402ef8 <_sbrk+0x2c>)
  402ece:	681b      	ldr	r3, [r3, #0]
  402ed0:	b153      	cbz	r3, 402ee8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  402ed2:	4b09      	ldr	r3, [pc, #36]	; (402ef8 <_sbrk+0x2c>)
  402ed4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402ed6:	181a      	adds	r2, r3, r0
  402ed8:	4908      	ldr	r1, [pc, #32]	; (402efc <_sbrk+0x30>)
  402eda:	4291      	cmp	r1, r2
  402edc:	db08      	blt.n	402ef0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  402ede:	4610      	mov	r0, r2
  402ee0:	4a05      	ldr	r2, [pc, #20]	; (402ef8 <_sbrk+0x2c>)
  402ee2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402ee4:	4618      	mov	r0, r3
  402ee6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402ee8:	4a05      	ldr	r2, [pc, #20]	; (402f00 <_sbrk+0x34>)
  402eea:	4b03      	ldr	r3, [pc, #12]	; (402ef8 <_sbrk+0x2c>)
  402eec:	601a      	str	r2, [r3, #0]
  402eee:	e7f0      	b.n	402ed2 <_sbrk+0x6>
		return (caddr_t) -1;	
  402ef0:	f04f 30ff 	mov.w	r0, #4294967295
}
  402ef4:	4770      	bx	lr
  402ef6:	bf00      	nop
  402ef8:	2040abac 	.word	0x2040abac
  402efc:	2045fffc 	.word	0x2045fffc
  402f00:	2040ce98 	.word	0x2040ce98

00402f04 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402f04:	f04f 30ff 	mov.w	r0, #4294967295
  402f08:	4770      	bx	lr

00402f0a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402f0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402f0e:	604b      	str	r3, [r1, #4]

	return 0;
}
  402f10:	2000      	movs	r0, #0
  402f12:	4770      	bx	lr

00402f14 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402f14:	2001      	movs	r0, #1
  402f16:	4770      	bx	lr

00402f18 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402f18:	2000      	movs	r0, #0
  402f1a:	4770      	bx	lr

00402f1c <usart_serial_getchar>:
{
  402f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f1e:	b083      	sub	sp, #12
  402f20:	4605      	mov	r5, r0
  402f22:	460c      	mov	r4, r1
	uint32_t val = 0;
  402f24:	2300      	movs	r3, #0
  402f26:	9301      	str	r3, [sp, #4]
	if (UART0 == (Uart*)p_usart) {
  402f28:	4b2a      	ldr	r3, [pc, #168]	; (402fd4 <usart_serial_getchar+0xb8>)
  402f2a:	4298      	cmp	r0, r3
  402f2c:	d013      	beq.n	402f56 <usart_serial_getchar+0x3a>
	if (UART1 == (Uart*)p_usart) {
  402f2e:	4b2a      	ldr	r3, [pc, #168]	; (402fd8 <usart_serial_getchar+0xbc>)
  402f30:	4298      	cmp	r0, r3
  402f32:	d018      	beq.n	402f66 <usart_serial_getchar+0x4a>
	if (UART2 == (Uart*)p_usart) {
  402f34:	4b29      	ldr	r3, [pc, #164]	; (402fdc <usart_serial_getchar+0xc0>)
  402f36:	4298      	cmp	r0, r3
  402f38:	d01d      	beq.n	402f76 <usart_serial_getchar+0x5a>
	if (UART3 == (Uart*)p_usart) {
  402f3a:	4b29      	ldr	r3, [pc, #164]	; (402fe0 <usart_serial_getchar+0xc4>)
  402f3c:	429d      	cmp	r5, r3
  402f3e:	d022      	beq.n	402f86 <usart_serial_getchar+0x6a>
	if (USART0 == p_usart) {
  402f40:	4b28      	ldr	r3, [pc, #160]	; (402fe4 <usart_serial_getchar+0xc8>)
  402f42:	429d      	cmp	r5, r3
  402f44:	d027      	beq.n	402f96 <usart_serial_getchar+0x7a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402f46:	4b28      	ldr	r3, [pc, #160]	; (402fe8 <usart_serial_getchar+0xcc>)
  402f48:	429d      	cmp	r5, r3
  402f4a:	d02e      	beq.n	402faa <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402f4c:	4b27      	ldr	r3, [pc, #156]	; (402fec <usart_serial_getchar+0xd0>)
  402f4e:	429d      	cmp	r5, r3
  402f50:	d035      	beq.n	402fbe <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402f52:	b003      	add	sp, #12
  402f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402f56:	461f      	mov	r7, r3
  402f58:	4e25      	ldr	r6, [pc, #148]	; (402ff0 <usart_serial_getchar+0xd4>)
  402f5a:	4621      	mov	r1, r4
  402f5c:	4638      	mov	r0, r7
  402f5e:	47b0      	blx	r6
  402f60:	2800      	cmp	r0, #0
  402f62:	d1fa      	bne.n	402f5a <usart_serial_getchar+0x3e>
  402f64:	e7e9      	b.n	402f3a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402f66:	461f      	mov	r7, r3
  402f68:	4e21      	ldr	r6, [pc, #132]	; (402ff0 <usart_serial_getchar+0xd4>)
  402f6a:	4621      	mov	r1, r4
  402f6c:	4638      	mov	r0, r7
  402f6e:	47b0      	blx	r6
  402f70:	2800      	cmp	r0, #0
  402f72:	d1fa      	bne.n	402f6a <usart_serial_getchar+0x4e>
  402f74:	e7e4      	b.n	402f40 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  402f76:	461f      	mov	r7, r3
  402f78:	4e1d      	ldr	r6, [pc, #116]	; (402ff0 <usart_serial_getchar+0xd4>)
  402f7a:	4621      	mov	r1, r4
  402f7c:	4638      	mov	r0, r7
  402f7e:	47b0      	blx	r6
  402f80:	2800      	cmp	r0, #0
  402f82:	d1fa      	bne.n	402f7a <usart_serial_getchar+0x5e>
  402f84:	e7df      	b.n	402f46 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  402f86:	461f      	mov	r7, r3
  402f88:	4e19      	ldr	r6, [pc, #100]	; (402ff0 <usart_serial_getchar+0xd4>)
  402f8a:	4621      	mov	r1, r4
  402f8c:	4638      	mov	r0, r7
  402f8e:	47b0      	blx	r6
  402f90:	2800      	cmp	r0, #0
  402f92:	d1fa      	bne.n	402f8a <usart_serial_getchar+0x6e>
  402f94:	e7da      	b.n	402f4c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  402f96:	461e      	mov	r6, r3
  402f98:	4d16      	ldr	r5, [pc, #88]	; (402ff4 <usart_serial_getchar+0xd8>)
  402f9a:	a901      	add	r1, sp, #4
  402f9c:	4630      	mov	r0, r6
  402f9e:	47a8      	blx	r5
  402fa0:	2800      	cmp	r0, #0
  402fa2:	d1fa      	bne.n	402f9a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  402fa4:	9b01      	ldr	r3, [sp, #4]
  402fa6:	7023      	strb	r3, [r4, #0]
  402fa8:	e7d3      	b.n	402f52 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402faa:	461e      	mov	r6, r3
  402fac:	4d11      	ldr	r5, [pc, #68]	; (402ff4 <usart_serial_getchar+0xd8>)
  402fae:	a901      	add	r1, sp, #4
  402fb0:	4630      	mov	r0, r6
  402fb2:	47a8      	blx	r5
  402fb4:	2800      	cmp	r0, #0
  402fb6:	d1fa      	bne.n	402fae <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402fb8:	9b01      	ldr	r3, [sp, #4]
  402fba:	7023      	strb	r3, [r4, #0]
  402fbc:	e7c9      	b.n	402f52 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402fbe:	461e      	mov	r6, r3
  402fc0:	4d0c      	ldr	r5, [pc, #48]	; (402ff4 <usart_serial_getchar+0xd8>)
  402fc2:	a901      	add	r1, sp, #4
  402fc4:	4630      	mov	r0, r6
  402fc6:	47a8      	blx	r5
  402fc8:	2800      	cmp	r0, #0
  402fca:	d1fa      	bne.n	402fc2 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402fcc:	9b01      	ldr	r3, [sp, #4]
  402fce:	7023      	strb	r3, [r4, #0]
}
  402fd0:	e7bf      	b.n	402f52 <usart_serial_getchar+0x36>
  402fd2:	bf00      	nop
  402fd4:	400e0800 	.word	0x400e0800
  402fd8:	400e0a00 	.word	0x400e0a00
  402fdc:	400e1a00 	.word	0x400e1a00
  402fe0:	400e1c00 	.word	0x400e1c00
  402fe4:	40024000 	.word	0x40024000
  402fe8:	40028000 	.word	0x40028000
  402fec:	4002c000 	.word	0x4002c000
  402ff0:	00402b1f 	.word	0x00402b1f
  402ff4:	00402c55 	.word	0x00402c55

00402ff8 <usart_serial_putchar>:
{
  402ff8:	b570      	push	{r4, r5, r6, lr}
  402ffa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402ffc:	4b2a      	ldr	r3, [pc, #168]	; (4030a8 <usart_serial_putchar+0xb0>)
  402ffe:	4298      	cmp	r0, r3
  403000:	d013      	beq.n	40302a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403002:	4b2a      	ldr	r3, [pc, #168]	; (4030ac <usart_serial_putchar+0xb4>)
  403004:	4298      	cmp	r0, r3
  403006:	d019      	beq.n	40303c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403008:	4b29      	ldr	r3, [pc, #164]	; (4030b0 <usart_serial_putchar+0xb8>)
  40300a:	4298      	cmp	r0, r3
  40300c:	d01f      	beq.n	40304e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40300e:	4b29      	ldr	r3, [pc, #164]	; (4030b4 <usart_serial_putchar+0xbc>)
  403010:	4298      	cmp	r0, r3
  403012:	d025      	beq.n	403060 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403014:	4b28      	ldr	r3, [pc, #160]	; (4030b8 <usart_serial_putchar+0xc0>)
  403016:	4298      	cmp	r0, r3
  403018:	d02b      	beq.n	403072 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40301a:	4b28      	ldr	r3, [pc, #160]	; (4030bc <usart_serial_putchar+0xc4>)
  40301c:	4298      	cmp	r0, r3
  40301e:	d031      	beq.n	403084 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403020:	4b27      	ldr	r3, [pc, #156]	; (4030c0 <usart_serial_putchar+0xc8>)
  403022:	4298      	cmp	r0, r3
  403024:	d037      	beq.n	403096 <usart_serial_putchar+0x9e>
	return 0;
  403026:	2000      	movs	r0, #0
}
  403028:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40302a:	461e      	mov	r6, r3
  40302c:	4d25      	ldr	r5, [pc, #148]	; (4030c4 <usart_serial_putchar+0xcc>)
  40302e:	4621      	mov	r1, r4
  403030:	4630      	mov	r0, r6
  403032:	47a8      	blx	r5
  403034:	2800      	cmp	r0, #0
  403036:	d1fa      	bne.n	40302e <usart_serial_putchar+0x36>
		return 1;
  403038:	2001      	movs	r0, #1
  40303a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40303c:	461e      	mov	r6, r3
  40303e:	4d21      	ldr	r5, [pc, #132]	; (4030c4 <usart_serial_putchar+0xcc>)
  403040:	4621      	mov	r1, r4
  403042:	4630      	mov	r0, r6
  403044:	47a8      	blx	r5
  403046:	2800      	cmp	r0, #0
  403048:	d1fa      	bne.n	403040 <usart_serial_putchar+0x48>
		return 1;
  40304a:	2001      	movs	r0, #1
  40304c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40304e:	461e      	mov	r6, r3
  403050:	4d1c      	ldr	r5, [pc, #112]	; (4030c4 <usart_serial_putchar+0xcc>)
  403052:	4621      	mov	r1, r4
  403054:	4630      	mov	r0, r6
  403056:	47a8      	blx	r5
  403058:	2800      	cmp	r0, #0
  40305a:	d1fa      	bne.n	403052 <usart_serial_putchar+0x5a>
		return 1;
  40305c:	2001      	movs	r0, #1
  40305e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403060:	461e      	mov	r6, r3
  403062:	4d18      	ldr	r5, [pc, #96]	; (4030c4 <usart_serial_putchar+0xcc>)
  403064:	4621      	mov	r1, r4
  403066:	4630      	mov	r0, r6
  403068:	47a8      	blx	r5
  40306a:	2800      	cmp	r0, #0
  40306c:	d1fa      	bne.n	403064 <usart_serial_putchar+0x6c>
		return 1;
  40306e:	2001      	movs	r0, #1
  403070:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403072:	461e      	mov	r6, r3
  403074:	4d14      	ldr	r5, [pc, #80]	; (4030c8 <usart_serial_putchar+0xd0>)
  403076:	4621      	mov	r1, r4
  403078:	4630      	mov	r0, r6
  40307a:	47a8      	blx	r5
  40307c:	2800      	cmp	r0, #0
  40307e:	d1fa      	bne.n	403076 <usart_serial_putchar+0x7e>
		return 1;
  403080:	2001      	movs	r0, #1
  403082:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403084:	461e      	mov	r6, r3
  403086:	4d10      	ldr	r5, [pc, #64]	; (4030c8 <usart_serial_putchar+0xd0>)
  403088:	4621      	mov	r1, r4
  40308a:	4630      	mov	r0, r6
  40308c:	47a8      	blx	r5
  40308e:	2800      	cmp	r0, #0
  403090:	d1fa      	bne.n	403088 <usart_serial_putchar+0x90>
		return 1;
  403092:	2001      	movs	r0, #1
  403094:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403096:	461e      	mov	r6, r3
  403098:	4d0b      	ldr	r5, [pc, #44]	; (4030c8 <usart_serial_putchar+0xd0>)
  40309a:	4621      	mov	r1, r4
  40309c:	4630      	mov	r0, r6
  40309e:	47a8      	blx	r5
  4030a0:	2800      	cmp	r0, #0
  4030a2:	d1fa      	bne.n	40309a <usart_serial_putchar+0xa2>
		return 1;
  4030a4:	2001      	movs	r0, #1
  4030a6:	bd70      	pop	{r4, r5, r6, pc}
  4030a8:	400e0800 	.word	0x400e0800
  4030ac:	400e0a00 	.word	0x400e0a00
  4030b0:	400e1a00 	.word	0x400e1a00
  4030b4:	400e1c00 	.word	0x400e1c00
  4030b8:	40024000 	.word	0x40024000
  4030bc:	40028000 	.word	0x40028000
  4030c0:	4002c000 	.word	0x4002c000
  4030c4:	00402b0d 	.word	0x00402b0d
  4030c8:	00402c2d 	.word	0x00402c2d

004030cc <taskLed>:
			
		vTaskDelay(10000);	
	}
}

static void taskLed(void *pvParameters) {
  4030cc:	b508      	push	{r3, lr}
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4030ce:	4c07      	ldr	r4, [pc, #28]	; (4030ec <taskLed+0x20>)
		port->PIO_SODR = mask;
  4030d0:	f44f 7680 	mov.w	r6, #256	; 0x100
	UNUSED(pvParameters);
		
	for (;;) {
		LED_Toggle(LED0);
		//printf("[LED] Rodando...\n");
		vTaskDelay(10000);
  4030d4:	4d06      	ldr	r5, [pc, #24]	; (4030f0 <taskLed+0x24>)
  4030d6:	e003      	b.n	4030e0 <taskLed+0x14>
  4030d8:	6326      	str	r6, [r4, #48]	; 0x30
  4030da:	f242 7010 	movw	r0, #10000	; 0x2710
  4030de:	47a8      	blx	r5
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4030e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4030e2:	f413 7f80 	tst.w	r3, #256	; 0x100
  4030e6:	d0f7      	beq.n	4030d8 <taskLed+0xc>
		port->PIO_CODR = mask;
  4030e8:	6366      	str	r6, [r4, #52]	; 0x34
  4030ea:	e7f6      	b.n	4030da <taskLed+0xe>
  4030ec:	400e1200 	.word	0x400e1200
  4030f0:	00400fd1 	.word	0x00400fd1

004030f4 <taskMain>:
static void taskMain(void *pvParameters) {
  4030f4:	b538      	push	{r3, r4, r5, lr}
	vTaskDelay(3000);
  4030f6:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4030fa:	4b04      	ldr	r3, [pc, #16]	; (40310c <taskMain+0x18>)
  4030fc:	4798      	blx	r3
		vTaskDelay(10000);	
  4030fe:	f242 7510 	movw	r5, #10000	; 0x2710
  403102:	4c02      	ldr	r4, [pc, #8]	; (40310c <taskMain+0x18>)
  403104:	4628      	mov	r0, r5
  403106:	47a0      	blx	r4
  403108:	e7fc      	b.n	403104 <taskMain+0x10>
  40310a:	bf00      	nop
  40310c:	00400fd1 	.word	0x00400fd1

00403110 <configure_console>:
void configure_console(void) {
  403110:	b570      	push	{r4, r5, r6, lr}
  403112:	b086      	sub	sp, #24
  403114:	200e      	movs	r0, #14
  403116:	4e17      	ldr	r6, [pc, #92]	; (403174 <configure_console+0x64>)
  403118:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40311a:	4d17      	ldr	r5, [pc, #92]	; (403178 <configure_console+0x68>)
  40311c:	4b17      	ldr	r3, [pc, #92]	; (40317c <configure_console+0x6c>)
  40311e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403120:	4a17      	ldr	r2, [pc, #92]	; (403180 <configure_console+0x70>)
  403122:	4b18      	ldr	r3, [pc, #96]	; (403184 <configure_console+0x74>)
  403124:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403126:	4a18      	ldr	r2, [pc, #96]	; (403188 <configure_console+0x78>)
  403128:	4b18      	ldr	r3, [pc, #96]	; (40318c <configure_console+0x7c>)
  40312a:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40312c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403130:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  403132:	23c0      	movs	r3, #192	; 0xc0
  403134:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  403136:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40313a:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  40313c:	2400      	movs	r4, #0
  40313e:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403140:	9404      	str	r4, [sp, #16]
  403142:	200e      	movs	r0, #14
  403144:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  403146:	4a12      	ldr	r2, [pc, #72]	; (403190 <configure_console+0x80>)
  403148:	4669      	mov	r1, sp
  40314a:	4628      	mov	r0, r5
  40314c:	4b11      	ldr	r3, [pc, #68]	; (403194 <configure_console+0x84>)
  40314e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403150:	4628      	mov	r0, r5
  403152:	4b11      	ldr	r3, [pc, #68]	; (403198 <configure_console+0x88>)
  403154:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403156:	4628      	mov	r0, r5
  403158:	4b10      	ldr	r3, [pc, #64]	; (40319c <configure_console+0x8c>)
  40315a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40315c:	4e10      	ldr	r6, [pc, #64]	; (4031a0 <configure_console+0x90>)
  40315e:	6833      	ldr	r3, [r6, #0]
  403160:	4621      	mov	r1, r4
  403162:	6898      	ldr	r0, [r3, #8]
  403164:	4d0f      	ldr	r5, [pc, #60]	; (4031a4 <configure_console+0x94>)
  403166:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403168:	6833      	ldr	r3, [r6, #0]
  40316a:	4621      	mov	r1, r4
  40316c:	6858      	ldr	r0, [r3, #4]
  40316e:	47a8      	blx	r5
}
  403170:	b006      	add	sp, #24
  403172:	bd70      	pop	{r4, r5, r6, pc}
  403174:	00402ab9 	.word	0x00402ab9
  403178:	40028000 	.word	0x40028000
  40317c:	2040ac6c 	.word	0x2040ac6c
  403180:	00402ff9 	.word	0x00402ff9
  403184:	2040ac68 	.word	0x2040ac68
  403188:	00402f1d 	.word	0x00402f1d
  40318c:	2040ac64 	.word	0x2040ac64
  403190:	08f0d180 	.word	0x08f0d180
  403194:	00402bb5 	.word	0x00402bb5
  403198:	00402c09 	.word	0x00402c09
  40319c:	00402c0f 	.word	0x00402c0f
  4031a0:	20400020 	.word	0x20400020
  4031a4:	00403531 	.word	0x00403531

004031a8 <vApplicationMallocFailedHook>:
{
  4031a8:	b508      	push	{r3, lr}
	configASSERT( ( volatile void * ) NULL );
  4031aa:	4b02      	ldr	r3, [pc, #8]	; (4031b4 <vApplicationMallocFailedHook+0xc>)
  4031ac:	4798      	blx	r3
  4031ae:	bf00      	nop
  4031b0:	e7fd      	b.n	4031ae <vApplicationMallocFailedHook+0x6>
  4031b2:	bf00      	nop
  4031b4:	004002c1 	.word	0x004002c1

004031b8 <main>:
 *
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void) {
  4031b8:	b510      	push	{r4, lr}
  4031ba:	b084      	sub	sp, #16
	uint8_t wifiIsConnected = 0;
	/* Initialize the board. */
	sysclk_init();
  4031bc:	4b20      	ldr	r3, [pc, #128]	; (403240 <main+0x88>)
  4031be:	4798      	blx	r3
	board_init();
  4031c0:	4b20      	ldr	r3, [pc, #128]	; (403244 <main+0x8c>)
  4031c2:	4798      	blx	r3

	/* Initialize the UART console. */
	configure_console();
  4031c4:	4b20      	ldr	r3, [pc, #128]	; (403248 <main+0x90>)
  4031c6:	4798      	blx	r3
	printf(STRING_HEADER);
  4031c8:	4820      	ldr	r0, [pc, #128]	; (40324c <main+0x94>)
  4031ca:	4b21      	ldr	r3, [pc, #132]	; (403250 <main+0x98>)
  4031cc:	4798      	blx	r3
	
	delay_s(5);
  4031ce:	4821      	ldr	r0, [pc, #132]	; (403254 <main+0x9c>)
  4031d0:	4b21      	ldr	r3, [pc, #132]	; (403258 <main+0xa0>)
  4031d2:	4798      	blx	r3
	//if (xTaskCreate(taskWifi, "Wifi", TASK_LED_STACK_SIZE, NULL,
	//TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		//printf("Failed to create Wifi task\r\n");
	//}

	if (xTaskCreate(taskMain, "MAIN", TASK_MONITOR_STACK_SIZE, NULL,
  4031d4:	2300      	movs	r3, #0
  4031d6:	9303      	str	r3, [sp, #12]
  4031d8:	9302      	str	r3, [sp, #8]
  4031da:	9301      	str	r3, [sp, #4]
  4031dc:	9300      	str	r3, [sp, #0]
  4031de:	f44f 7200 	mov.w	r2, #512	; 0x200
  4031e2:	491e      	ldr	r1, [pc, #120]	; (40325c <main+0xa4>)
  4031e4:	481e      	ldr	r0, [pc, #120]	; (403260 <main+0xa8>)
  4031e6:	4c1f      	ldr	r4, [pc, #124]	; (403264 <main+0xac>)
  4031e8:	47a0      	blx	r4
  4031ea:	2801      	cmp	r0, #1
  4031ec:	d002      	beq.n	4031f4 <main+0x3c>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Main task\r\n");
  4031ee:	481e      	ldr	r0, [pc, #120]	; (403268 <main+0xb0>)
  4031f0:	4b17      	ldr	r3, [pc, #92]	; (403250 <main+0x98>)
  4031f2:	4798      	blx	r3
	}
	
	if (xTaskCreate(taskNfc, "NFC", TASK_MONITOR_STACK_SIZE, NULL,
  4031f4:	2300      	movs	r3, #0
  4031f6:	9303      	str	r3, [sp, #12]
  4031f8:	9302      	str	r3, [sp, #8]
  4031fa:	9301      	str	r3, [sp, #4]
  4031fc:	9300      	str	r3, [sp, #0]
  4031fe:	f44f 7200 	mov.w	r2, #512	; 0x200
  403202:	491a      	ldr	r1, [pc, #104]	; (40326c <main+0xb4>)
  403204:	481a      	ldr	r0, [pc, #104]	; (403270 <main+0xb8>)
  403206:	4c17      	ldr	r4, [pc, #92]	; (403264 <main+0xac>)
  403208:	47a0      	blx	r4
  40320a:	2801      	cmp	r0, #1
  40320c:	d002      	beq.n	403214 <main+0x5c>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create NFC task\r\n");
  40320e:	4819      	ldr	r0, [pc, #100]	; (403274 <main+0xbc>)
  403210:	4b0f      	ldr	r3, [pc, #60]	; (403250 <main+0x98>)
  403212:	4798      	blx	r3
	}
	
	if (xTaskCreate(taskLed, "LED", TASK_MONITOR_STACK_SIZE, NULL,
  403214:	2300      	movs	r3, #0
  403216:	9303      	str	r3, [sp, #12]
  403218:	9302      	str	r3, [sp, #8]
  40321a:	9301      	str	r3, [sp, #4]
  40321c:	9300      	str	r3, [sp, #0]
  40321e:	f44f 7200 	mov.w	r2, #512	; 0x200
  403222:	4915      	ldr	r1, [pc, #84]	; (403278 <main+0xc0>)
  403224:	4815      	ldr	r0, [pc, #84]	; (40327c <main+0xc4>)
  403226:	4c0f      	ldr	r4, [pc, #60]	; (403264 <main+0xac>)
  403228:	47a0      	blx	r4
  40322a:	2801      	cmp	r0, #1
  40322c:	d002      	beq.n	403234 <main+0x7c>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create LED task\r\n");
  40322e:	4814      	ldr	r0, [pc, #80]	; (403280 <main+0xc8>)
  403230:	4b07      	ldr	r3, [pc, #28]	; (403250 <main+0x98>)
  403232:	4798      	blx	r3
	}
	
	vTaskStartScheduler();
  403234:	4b13      	ldr	r3, [pc, #76]	; (403284 <main+0xcc>)
  403236:	4798      	blx	r3

	return 0;
}
  403238:	2000      	movs	r0, #0
  40323a:	b004      	add	sp, #16
  40323c:	bd10      	pop	{r4, pc}
  40323e:	bf00      	nop
  403240:	004024a1 	.word	0x004024a1
  403244:	004025c5 	.word	0x004025c5
  403248:	00403111 	.word	0x00403111
  40324c:	0040669c 	.word	0x0040669c
  403250:	004032d9 	.word	0x004032d9
  403254:	0f126d15 	.word	0x0f126d15
  403258:	20400001 	.word	0x20400001
  40325c:	00406700 	.word	0x00406700
  403260:	004030f5 	.word	0x004030f5
  403264:	00400b21 	.word	0x00400b21
  403268:	00406708 	.word	0x00406708
  40326c:	00406728 	.word	0x00406728
  403270:	00401b39 	.word	0x00401b39
  403274:	0040672c 	.word	0x0040672c
  403278:	00406748 	.word	0x00406748
  40327c:	004030cd 	.word	0x004030cd
  403280:	0040674c 	.word	0x0040674c
  403284:	00400d15 	.word	0x00400d15

00403288 <__libc_init_array>:
  403288:	b570      	push	{r4, r5, r6, lr}
  40328a:	4e0f      	ldr	r6, [pc, #60]	; (4032c8 <__libc_init_array+0x40>)
  40328c:	4d0f      	ldr	r5, [pc, #60]	; (4032cc <__libc_init_array+0x44>)
  40328e:	1b76      	subs	r6, r6, r5
  403290:	10b6      	asrs	r6, r6, #2
  403292:	bf18      	it	ne
  403294:	2400      	movne	r4, #0
  403296:	d005      	beq.n	4032a4 <__libc_init_array+0x1c>
  403298:	3401      	adds	r4, #1
  40329a:	f855 3b04 	ldr.w	r3, [r5], #4
  40329e:	4798      	blx	r3
  4032a0:	42a6      	cmp	r6, r4
  4032a2:	d1f9      	bne.n	403298 <__libc_init_array+0x10>
  4032a4:	4e0a      	ldr	r6, [pc, #40]	; (4032d0 <__libc_init_array+0x48>)
  4032a6:	4d0b      	ldr	r5, [pc, #44]	; (4032d4 <__libc_init_array+0x4c>)
  4032a8:	1b76      	subs	r6, r6, r5
  4032aa:	f003 fb11 	bl	4068d0 <_init>
  4032ae:	10b6      	asrs	r6, r6, #2
  4032b0:	bf18      	it	ne
  4032b2:	2400      	movne	r4, #0
  4032b4:	d006      	beq.n	4032c4 <__libc_init_array+0x3c>
  4032b6:	3401      	adds	r4, #1
  4032b8:	f855 3b04 	ldr.w	r3, [r5], #4
  4032bc:	4798      	blx	r3
  4032be:	42a6      	cmp	r6, r4
  4032c0:	d1f9      	bne.n	4032b6 <__libc_init_array+0x2e>
  4032c2:	bd70      	pop	{r4, r5, r6, pc}
  4032c4:	bd70      	pop	{r4, r5, r6, pc}
  4032c6:	bf00      	nop
  4032c8:	004068dc 	.word	0x004068dc
  4032cc:	004068dc 	.word	0x004068dc
  4032d0:	004068e4 	.word	0x004068e4
  4032d4:	004068dc 	.word	0x004068dc

004032d8 <iprintf>:
  4032d8:	b40f      	push	{r0, r1, r2, r3}
  4032da:	b500      	push	{lr}
  4032dc:	4907      	ldr	r1, [pc, #28]	; (4032fc <iprintf+0x24>)
  4032de:	b083      	sub	sp, #12
  4032e0:	ab04      	add	r3, sp, #16
  4032e2:	6808      	ldr	r0, [r1, #0]
  4032e4:	f853 2b04 	ldr.w	r2, [r3], #4
  4032e8:	6881      	ldr	r1, [r0, #8]
  4032ea:	9301      	str	r3, [sp, #4]
  4032ec:	f000 fae8 	bl	4038c0 <_vfiprintf_r>
  4032f0:	b003      	add	sp, #12
  4032f2:	f85d eb04 	ldr.w	lr, [sp], #4
  4032f6:	b004      	add	sp, #16
  4032f8:	4770      	bx	lr
  4032fa:	bf00      	nop
  4032fc:	20400020 	.word	0x20400020

00403300 <memcmp>:
  403300:	2a03      	cmp	r2, #3
  403302:	b470      	push	{r4, r5, r6}
  403304:	d922      	bls.n	40334c <memcmp+0x4c>
  403306:	ea40 0301 	orr.w	r3, r0, r1
  40330a:	079b      	lsls	r3, r3, #30
  40330c:	d011      	beq.n	403332 <memcmp+0x32>
  40330e:	7803      	ldrb	r3, [r0, #0]
  403310:	780c      	ldrb	r4, [r1, #0]
  403312:	42a3      	cmp	r3, r4
  403314:	d11d      	bne.n	403352 <memcmp+0x52>
  403316:	440a      	add	r2, r1
  403318:	3101      	adds	r1, #1
  40331a:	e005      	b.n	403328 <memcmp+0x28>
  40331c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403320:	f811 4b01 	ldrb.w	r4, [r1], #1
  403324:	42a3      	cmp	r3, r4
  403326:	d114      	bne.n	403352 <memcmp+0x52>
  403328:	4291      	cmp	r1, r2
  40332a:	d1f7      	bne.n	40331c <memcmp+0x1c>
  40332c:	2000      	movs	r0, #0
  40332e:	bc70      	pop	{r4, r5, r6}
  403330:	4770      	bx	lr
  403332:	680d      	ldr	r5, [r1, #0]
  403334:	6806      	ldr	r6, [r0, #0]
  403336:	42ae      	cmp	r6, r5
  403338:	460c      	mov	r4, r1
  40333a:	4603      	mov	r3, r0
  40333c:	f101 0104 	add.w	r1, r1, #4
  403340:	f100 0004 	add.w	r0, r0, #4
  403344:	d108      	bne.n	403358 <memcmp+0x58>
  403346:	3a04      	subs	r2, #4
  403348:	2a03      	cmp	r2, #3
  40334a:	d8f2      	bhi.n	403332 <memcmp+0x32>
  40334c:	2a00      	cmp	r2, #0
  40334e:	d1de      	bne.n	40330e <memcmp+0xe>
  403350:	e7ec      	b.n	40332c <memcmp+0x2c>
  403352:	1b18      	subs	r0, r3, r4
  403354:	bc70      	pop	{r4, r5, r6}
  403356:	4770      	bx	lr
  403358:	4621      	mov	r1, r4
  40335a:	4618      	mov	r0, r3
  40335c:	e7d7      	b.n	40330e <memcmp+0xe>
  40335e:	bf00      	nop

00403360 <memcpy>:
  403360:	4684      	mov	ip, r0
  403362:	ea41 0300 	orr.w	r3, r1, r0
  403366:	f013 0303 	ands.w	r3, r3, #3
  40336a:	d16d      	bne.n	403448 <memcpy+0xe8>
  40336c:	3a40      	subs	r2, #64	; 0x40
  40336e:	d341      	bcc.n	4033f4 <memcpy+0x94>
  403370:	f851 3b04 	ldr.w	r3, [r1], #4
  403374:	f840 3b04 	str.w	r3, [r0], #4
  403378:	f851 3b04 	ldr.w	r3, [r1], #4
  40337c:	f840 3b04 	str.w	r3, [r0], #4
  403380:	f851 3b04 	ldr.w	r3, [r1], #4
  403384:	f840 3b04 	str.w	r3, [r0], #4
  403388:	f851 3b04 	ldr.w	r3, [r1], #4
  40338c:	f840 3b04 	str.w	r3, [r0], #4
  403390:	f851 3b04 	ldr.w	r3, [r1], #4
  403394:	f840 3b04 	str.w	r3, [r0], #4
  403398:	f851 3b04 	ldr.w	r3, [r1], #4
  40339c:	f840 3b04 	str.w	r3, [r0], #4
  4033a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a4:	f840 3b04 	str.w	r3, [r0], #4
  4033a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033ac:	f840 3b04 	str.w	r3, [r0], #4
  4033b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b4:	f840 3b04 	str.w	r3, [r0], #4
  4033b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033bc:	f840 3b04 	str.w	r3, [r0], #4
  4033c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033c4:	f840 3b04 	str.w	r3, [r0], #4
  4033c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033cc:	f840 3b04 	str.w	r3, [r0], #4
  4033d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d4:	f840 3b04 	str.w	r3, [r0], #4
  4033d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033dc:	f840 3b04 	str.w	r3, [r0], #4
  4033e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033e4:	f840 3b04 	str.w	r3, [r0], #4
  4033e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033ec:	f840 3b04 	str.w	r3, [r0], #4
  4033f0:	3a40      	subs	r2, #64	; 0x40
  4033f2:	d2bd      	bcs.n	403370 <memcpy+0x10>
  4033f4:	3230      	adds	r2, #48	; 0x30
  4033f6:	d311      	bcc.n	40341c <memcpy+0xbc>
  4033f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033fc:	f840 3b04 	str.w	r3, [r0], #4
  403400:	f851 3b04 	ldr.w	r3, [r1], #4
  403404:	f840 3b04 	str.w	r3, [r0], #4
  403408:	f851 3b04 	ldr.w	r3, [r1], #4
  40340c:	f840 3b04 	str.w	r3, [r0], #4
  403410:	f851 3b04 	ldr.w	r3, [r1], #4
  403414:	f840 3b04 	str.w	r3, [r0], #4
  403418:	3a10      	subs	r2, #16
  40341a:	d2ed      	bcs.n	4033f8 <memcpy+0x98>
  40341c:	320c      	adds	r2, #12
  40341e:	d305      	bcc.n	40342c <memcpy+0xcc>
  403420:	f851 3b04 	ldr.w	r3, [r1], #4
  403424:	f840 3b04 	str.w	r3, [r0], #4
  403428:	3a04      	subs	r2, #4
  40342a:	d2f9      	bcs.n	403420 <memcpy+0xc0>
  40342c:	3204      	adds	r2, #4
  40342e:	d008      	beq.n	403442 <memcpy+0xe2>
  403430:	07d2      	lsls	r2, r2, #31
  403432:	bf1c      	itt	ne
  403434:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403438:	f800 3b01 	strbne.w	r3, [r0], #1
  40343c:	d301      	bcc.n	403442 <memcpy+0xe2>
  40343e:	880b      	ldrh	r3, [r1, #0]
  403440:	8003      	strh	r3, [r0, #0]
  403442:	4660      	mov	r0, ip
  403444:	4770      	bx	lr
  403446:	bf00      	nop
  403448:	2a08      	cmp	r2, #8
  40344a:	d313      	bcc.n	403474 <memcpy+0x114>
  40344c:	078b      	lsls	r3, r1, #30
  40344e:	d08d      	beq.n	40336c <memcpy+0xc>
  403450:	f010 0303 	ands.w	r3, r0, #3
  403454:	d08a      	beq.n	40336c <memcpy+0xc>
  403456:	f1c3 0304 	rsb	r3, r3, #4
  40345a:	1ad2      	subs	r2, r2, r3
  40345c:	07db      	lsls	r3, r3, #31
  40345e:	bf1c      	itt	ne
  403460:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403464:	f800 3b01 	strbne.w	r3, [r0], #1
  403468:	d380      	bcc.n	40336c <memcpy+0xc>
  40346a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40346e:	f820 3b02 	strh.w	r3, [r0], #2
  403472:	e77b      	b.n	40336c <memcpy+0xc>
  403474:	3a04      	subs	r2, #4
  403476:	d3d9      	bcc.n	40342c <memcpy+0xcc>
  403478:	3a01      	subs	r2, #1
  40347a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40347e:	f800 3b01 	strb.w	r3, [r0], #1
  403482:	d2f9      	bcs.n	403478 <memcpy+0x118>
  403484:	780b      	ldrb	r3, [r1, #0]
  403486:	7003      	strb	r3, [r0, #0]
  403488:	784b      	ldrb	r3, [r1, #1]
  40348a:	7043      	strb	r3, [r0, #1]
  40348c:	788b      	ldrb	r3, [r1, #2]
  40348e:	7083      	strb	r3, [r0, #2]
  403490:	4660      	mov	r0, ip
  403492:	4770      	bx	lr

00403494 <memset>:
  403494:	b470      	push	{r4, r5, r6}
  403496:	0786      	lsls	r6, r0, #30
  403498:	d046      	beq.n	403528 <memset+0x94>
  40349a:	1e54      	subs	r4, r2, #1
  40349c:	2a00      	cmp	r2, #0
  40349e:	d041      	beq.n	403524 <memset+0x90>
  4034a0:	b2ca      	uxtb	r2, r1
  4034a2:	4603      	mov	r3, r0
  4034a4:	e002      	b.n	4034ac <memset+0x18>
  4034a6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4034aa:	d33b      	bcc.n	403524 <memset+0x90>
  4034ac:	f803 2b01 	strb.w	r2, [r3], #1
  4034b0:	079d      	lsls	r5, r3, #30
  4034b2:	d1f8      	bne.n	4034a6 <memset+0x12>
  4034b4:	2c03      	cmp	r4, #3
  4034b6:	d92e      	bls.n	403516 <memset+0x82>
  4034b8:	b2cd      	uxtb	r5, r1
  4034ba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4034be:	2c0f      	cmp	r4, #15
  4034c0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4034c4:	d919      	bls.n	4034fa <memset+0x66>
  4034c6:	f103 0210 	add.w	r2, r3, #16
  4034ca:	4626      	mov	r6, r4
  4034cc:	3e10      	subs	r6, #16
  4034ce:	2e0f      	cmp	r6, #15
  4034d0:	f842 5c10 	str.w	r5, [r2, #-16]
  4034d4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4034d8:	f842 5c08 	str.w	r5, [r2, #-8]
  4034dc:	f842 5c04 	str.w	r5, [r2, #-4]
  4034e0:	f102 0210 	add.w	r2, r2, #16
  4034e4:	d8f2      	bhi.n	4034cc <memset+0x38>
  4034e6:	f1a4 0210 	sub.w	r2, r4, #16
  4034ea:	f022 020f 	bic.w	r2, r2, #15
  4034ee:	f004 040f 	and.w	r4, r4, #15
  4034f2:	3210      	adds	r2, #16
  4034f4:	2c03      	cmp	r4, #3
  4034f6:	4413      	add	r3, r2
  4034f8:	d90d      	bls.n	403516 <memset+0x82>
  4034fa:	461e      	mov	r6, r3
  4034fc:	4622      	mov	r2, r4
  4034fe:	3a04      	subs	r2, #4
  403500:	2a03      	cmp	r2, #3
  403502:	f846 5b04 	str.w	r5, [r6], #4
  403506:	d8fa      	bhi.n	4034fe <memset+0x6a>
  403508:	1f22      	subs	r2, r4, #4
  40350a:	f022 0203 	bic.w	r2, r2, #3
  40350e:	3204      	adds	r2, #4
  403510:	4413      	add	r3, r2
  403512:	f004 0403 	and.w	r4, r4, #3
  403516:	b12c      	cbz	r4, 403524 <memset+0x90>
  403518:	b2c9      	uxtb	r1, r1
  40351a:	441c      	add	r4, r3
  40351c:	f803 1b01 	strb.w	r1, [r3], #1
  403520:	429c      	cmp	r4, r3
  403522:	d1fb      	bne.n	40351c <memset+0x88>
  403524:	bc70      	pop	{r4, r5, r6}
  403526:	4770      	bx	lr
  403528:	4614      	mov	r4, r2
  40352a:	4603      	mov	r3, r0
  40352c:	e7c2      	b.n	4034b4 <memset+0x20>
  40352e:	bf00      	nop

00403530 <setbuf>:
  403530:	2900      	cmp	r1, #0
  403532:	bf0c      	ite	eq
  403534:	2202      	moveq	r2, #2
  403536:	2200      	movne	r2, #0
  403538:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40353c:	f000 b800 	b.w	403540 <setvbuf>

00403540 <setvbuf>:
  403540:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403544:	4c61      	ldr	r4, [pc, #388]	; (4036cc <setvbuf+0x18c>)
  403546:	6825      	ldr	r5, [r4, #0]
  403548:	b083      	sub	sp, #12
  40354a:	4604      	mov	r4, r0
  40354c:	460f      	mov	r7, r1
  40354e:	4690      	mov	r8, r2
  403550:	461e      	mov	r6, r3
  403552:	b115      	cbz	r5, 40355a <setvbuf+0x1a>
  403554:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403556:	2b00      	cmp	r3, #0
  403558:	d064      	beq.n	403624 <setvbuf+0xe4>
  40355a:	f1b8 0f02 	cmp.w	r8, #2
  40355e:	d006      	beq.n	40356e <setvbuf+0x2e>
  403560:	f1b8 0f01 	cmp.w	r8, #1
  403564:	f200 809f 	bhi.w	4036a6 <setvbuf+0x166>
  403568:	2e00      	cmp	r6, #0
  40356a:	f2c0 809c 	blt.w	4036a6 <setvbuf+0x166>
  40356e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403570:	07d8      	lsls	r0, r3, #31
  403572:	d534      	bpl.n	4035de <setvbuf+0x9e>
  403574:	4621      	mov	r1, r4
  403576:	4628      	mov	r0, r5
  403578:	f001 f940 	bl	4047fc <_fflush_r>
  40357c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40357e:	b141      	cbz	r1, 403592 <setvbuf+0x52>
  403580:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403584:	4299      	cmp	r1, r3
  403586:	d002      	beq.n	40358e <setvbuf+0x4e>
  403588:	4628      	mov	r0, r5
  40358a:	f001 fab5 	bl	404af8 <_free_r>
  40358e:	2300      	movs	r3, #0
  403590:	6323      	str	r3, [r4, #48]	; 0x30
  403592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403596:	2200      	movs	r2, #0
  403598:	61a2      	str	r2, [r4, #24]
  40359a:	6062      	str	r2, [r4, #4]
  40359c:	061a      	lsls	r2, r3, #24
  40359e:	d43a      	bmi.n	403616 <setvbuf+0xd6>
  4035a0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4035a4:	f023 0303 	bic.w	r3, r3, #3
  4035a8:	f1b8 0f02 	cmp.w	r8, #2
  4035ac:	81a3      	strh	r3, [r4, #12]
  4035ae:	d01d      	beq.n	4035ec <setvbuf+0xac>
  4035b0:	ab01      	add	r3, sp, #4
  4035b2:	466a      	mov	r2, sp
  4035b4:	4621      	mov	r1, r4
  4035b6:	4628      	mov	r0, r5
  4035b8:	f001 fd3c 	bl	405034 <__swhatbuf_r>
  4035bc:	89a3      	ldrh	r3, [r4, #12]
  4035be:	4318      	orrs	r0, r3
  4035c0:	81a0      	strh	r0, [r4, #12]
  4035c2:	2e00      	cmp	r6, #0
  4035c4:	d132      	bne.n	40362c <setvbuf+0xec>
  4035c6:	9e00      	ldr	r6, [sp, #0]
  4035c8:	4630      	mov	r0, r6
  4035ca:	f001 fdab 	bl	405124 <malloc>
  4035ce:	4607      	mov	r7, r0
  4035d0:	2800      	cmp	r0, #0
  4035d2:	d06b      	beq.n	4036ac <setvbuf+0x16c>
  4035d4:	89a3      	ldrh	r3, [r4, #12]
  4035d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4035da:	81a3      	strh	r3, [r4, #12]
  4035dc:	e028      	b.n	403630 <setvbuf+0xf0>
  4035de:	89a3      	ldrh	r3, [r4, #12]
  4035e0:	0599      	lsls	r1, r3, #22
  4035e2:	d4c7      	bmi.n	403574 <setvbuf+0x34>
  4035e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4035e6:	f001 fd21 	bl	40502c <__retarget_lock_acquire_recursive>
  4035ea:	e7c3      	b.n	403574 <setvbuf+0x34>
  4035ec:	2500      	movs	r5, #0
  4035ee:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4035f0:	2600      	movs	r6, #0
  4035f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4035f6:	f043 0302 	orr.w	r3, r3, #2
  4035fa:	2001      	movs	r0, #1
  4035fc:	60a6      	str	r6, [r4, #8]
  4035fe:	07ce      	lsls	r6, r1, #31
  403600:	81a3      	strh	r3, [r4, #12]
  403602:	6022      	str	r2, [r4, #0]
  403604:	6122      	str	r2, [r4, #16]
  403606:	6160      	str	r0, [r4, #20]
  403608:	d401      	bmi.n	40360e <setvbuf+0xce>
  40360a:	0598      	lsls	r0, r3, #22
  40360c:	d53e      	bpl.n	40368c <setvbuf+0x14c>
  40360e:	4628      	mov	r0, r5
  403610:	b003      	add	sp, #12
  403612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403616:	6921      	ldr	r1, [r4, #16]
  403618:	4628      	mov	r0, r5
  40361a:	f001 fa6d 	bl	404af8 <_free_r>
  40361e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403622:	e7bd      	b.n	4035a0 <setvbuf+0x60>
  403624:	4628      	mov	r0, r5
  403626:	f001 f941 	bl	4048ac <__sinit>
  40362a:	e796      	b.n	40355a <setvbuf+0x1a>
  40362c:	2f00      	cmp	r7, #0
  40362e:	d0cb      	beq.n	4035c8 <setvbuf+0x88>
  403630:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403632:	2b00      	cmp	r3, #0
  403634:	d033      	beq.n	40369e <setvbuf+0x15e>
  403636:	9b00      	ldr	r3, [sp, #0]
  403638:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40363c:	6027      	str	r7, [r4, #0]
  40363e:	429e      	cmp	r6, r3
  403640:	bf1c      	itt	ne
  403642:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403646:	81a2      	strhne	r2, [r4, #12]
  403648:	f1b8 0f01 	cmp.w	r8, #1
  40364c:	bf04      	itt	eq
  40364e:	f042 0201 	orreq.w	r2, r2, #1
  403652:	81a2      	strheq	r2, [r4, #12]
  403654:	b292      	uxth	r2, r2
  403656:	f012 0308 	ands.w	r3, r2, #8
  40365a:	6127      	str	r7, [r4, #16]
  40365c:	6166      	str	r6, [r4, #20]
  40365e:	d00e      	beq.n	40367e <setvbuf+0x13e>
  403660:	07d1      	lsls	r1, r2, #31
  403662:	d51a      	bpl.n	40369a <setvbuf+0x15a>
  403664:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403666:	4276      	negs	r6, r6
  403668:	2300      	movs	r3, #0
  40366a:	f015 0501 	ands.w	r5, r5, #1
  40366e:	61a6      	str	r6, [r4, #24]
  403670:	60a3      	str	r3, [r4, #8]
  403672:	d009      	beq.n	403688 <setvbuf+0x148>
  403674:	2500      	movs	r5, #0
  403676:	4628      	mov	r0, r5
  403678:	b003      	add	sp, #12
  40367a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40367e:	60a3      	str	r3, [r4, #8]
  403680:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403682:	f015 0501 	ands.w	r5, r5, #1
  403686:	d1f5      	bne.n	403674 <setvbuf+0x134>
  403688:	0593      	lsls	r3, r2, #22
  40368a:	d4c0      	bmi.n	40360e <setvbuf+0xce>
  40368c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40368e:	f001 fccf 	bl	405030 <__retarget_lock_release_recursive>
  403692:	4628      	mov	r0, r5
  403694:	b003      	add	sp, #12
  403696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40369a:	60a6      	str	r6, [r4, #8]
  40369c:	e7f0      	b.n	403680 <setvbuf+0x140>
  40369e:	4628      	mov	r0, r5
  4036a0:	f001 f904 	bl	4048ac <__sinit>
  4036a4:	e7c7      	b.n	403636 <setvbuf+0xf6>
  4036a6:	f04f 35ff 	mov.w	r5, #4294967295
  4036aa:	e7b0      	b.n	40360e <setvbuf+0xce>
  4036ac:	f8dd 9000 	ldr.w	r9, [sp]
  4036b0:	45b1      	cmp	r9, r6
  4036b2:	d004      	beq.n	4036be <setvbuf+0x17e>
  4036b4:	4648      	mov	r0, r9
  4036b6:	f001 fd35 	bl	405124 <malloc>
  4036ba:	4607      	mov	r7, r0
  4036bc:	b920      	cbnz	r0, 4036c8 <setvbuf+0x188>
  4036be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4036c2:	f04f 35ff 	mov.w	r5, #4294967295
  4036c6:	e792      	b.n	4035ee <setvbuf+0xae>
  4036c8:	464e      	mov	r6, r9
  4036ca:	e783      	b.n	4035d4 <setvbuf+0x94>
  4036cc:	20400020 	.word	0x20400020
	...

00403700 <strlen>:
  403700:	f890 f000 	pld	[r0]
  403704:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403708:	f020 0107 	bic.w	r1, r0, #7
  40370c:	f06f 0c00 	mvn.w	ip, #0
  403710:	f010 0407 	ands.w	r4, r0, #7
  403714:	f891 f020 	pld	[r1, #32]
  403718:	f040 8049 	bne.w	4037ae <strlen+0xae>
  40371c:	f04f 0400 	mov.w	r4, #0
  403720:	f06f 0007 	mvn.w	r0, #7
  403724:	e9d1 2300 	ldrd	r2, r3, [r1]
  403728:	f891 f040 	pld	[r1, #64]	; 0x40
  40372c:	f100 0008 	add.w	r0, r0, #8
  403730:	fa82 f24c 	uadd8	r2, r2, ip
  403734:	faa4 f28c 	sel	r2, r4, ip
  403738:	fa83 f34c 	uadd8	r3, r3, ip
  40373c:	faa2 f38c 	sel	r3, r2, ip
  403740:	bb4b      	cbnz	r3, 403796 <strlen+0x96>
  403742:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403746:	fa82 f24c 	uadd8	r2, r2, ip
  40374a:	f100 0008 	add.w	r0, r0, #8
  40374e:	faa4 f28c 	sel	r2, r4, ip
  403752:	fa83 f34c 	uadd8	r3, r3, ip
  403756:	faa2 f38c 	sel	r3, r2, ip
  40375a:	b9e3      	cbnz	r3, 403796 <strlen+0x96>
  40375c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403760:	fa82 f24c 	uadd8	r2, r2, ip
  403764:	f100 0008 	add.w	r0, r0, #8
  403768:	faa4 f28c 	sel	r2, r4, ip
  40376c:	fa83 f34c 	uadd8	r3, r3, ip
  403770:	faa2 f38c 	sel	r3, r2, ip
  403774:	b97b      	cbnz	r3, 403796 <strlen+0x96>
  403776:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40377a:	f101 0120 	add.w	r1, r1, #32
  40377e:	fa82 f24c 	uadd8	r2, r2, ip
  403782:	f100 0008 	add.w	r0, r0, #8
  403786:	faa4 f28c 	sel	r2, r4, ip
  40378a:	fa83 f34c 	uadd8	r3, r3, ip
  40378e:	faa2 f38c 	sel	r3, r2, ip
  403792:	2b00      	cmp	r3, #0
  403794:	d0c6      	beq.n	403724 <strlen+0x24>
  403796:	2a00      	cmp	r2, #0
  403798:	bf04      	itt	eq
  40379a:	3004      	addeq	r0, #4
  40379c:	461a      	moveq	r2, r3
  40379e:	ba12      	rev	r2, r2
  4037a0:	fab2 f282 	clz	r2, r2
  4037a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4037a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4037ac:	4770      	bx	lr
  4037ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4037b2:	f004 0503 	and.w	r5, r4, #3
  4037b6:	f1c4 0000 	rsb	r0, r4, #0
  4037ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4037be:	f014 0f04 	tst.w	r4, #4
  4037c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4037c6:	fa0c f505 	lsl.w	r5, ip, r5
  4037ca:	ea62 0205 	orn	r2, r2, r5
  4037ce:	bf1c      	itt	ne
  4037d0:	ea63 0305 	ornne	r3, r3, r5
  4037d4:	4662      	movne	r2, ip
  4037d6:	f04f 0400 	mov.w	r4, #0
  4037da:	e7a9      	b.n	403730 <strlen+0x30>

004037dc <strncpy>:
  4037dc:	ea40 0301 	orr.w	r3, r0, r1
  4037e0:	f013 0f03 	tst.w	r3, #3
  4037e4:	b470      	push	{r4, r5, r6}
  4037e6:	4603      	mov	r3, r0
  4037e8:	d024      	beq.n	403834 <strncpy+0x58>
  4037ea:	b1a2      	cbz	r2, 403816 <strncpy+0x3a>
  4037ec:	780c      	ldrb	r4, [r1, #0]
  4037ee:	701c      	strb	r4, [r3, #0]
  4037f0:	3a01      	subs	r2, #1
  4037f2:	3301      	adds	r3, #1
  4037f4:	3101      	adds	r1, #1
  4037f6:	b13c      	cbz	r4, 403808 <strncpy+0x2c>
  4037f8:	b16a      	cbz	r2, 403816 <strncpy+0x3a>
  4037fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4037fe:	f803 4b01 	strb.w	r4, [r3], #1
  403802:	3a01      	subs	r2, #1
  403804:	2c00      	cmp	r4, #0
  403806:	d1f7      	bne.n	4037f8 <strncpy+0x1c>
  403808:	b12a      	cbz	r2, 403816 <strncpy+0x3a>
  40380a:	441a      	add	r2, r3
  40380c:	2100      	movs	r1, #0
  40380e:	f803 1b01 	strb.w	r1, [r3], #1
  403812:	429a      	cmp	r2, r3
  403814:	d1fb      	bne.n	40380e <strncpy+0x32>
  403816:	bc70      	pop	{r4, r5, r6}
  403818:	4770      	bx	lr
  40381a:	460e      	mov	r6, r1
  40381c:	f851 5b04 	ldr.w	r5, [r1], #4
  403820:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  403824:	ea24 0405 	bic.w	r4, r4, r5
  403828:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40382c:	d105      	bne.n	40383a <strncpy+0x5e>
  40382e:	f843 5b04 	str.w	r5, [r3], #4
  403832:	3a04      	subs	r2, #4
  403834:	2a03      	cmp	r2, #3
  403836:	d8f0      	bhi.n	40381a <strncpy+0x3e>
  403838:	e7d7      	b.n	4037ea <strncpy+0xe>
  40383a:	4631      	mov	r1, r6
  40383c:	e7d6      	b.n	4037ec <strncpy+0x10>
  40383e:	bf00      	nop

00403840 <__sprint_r.part.0>:
  403840:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403844:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403846:	049c      	lsls	r4, r3, #18
  403848:	4693      	mov	fp, r2
  40384a:	d52f      	bpl.n	4038ac <__sprint_r.part.0+0x6c>
  40384c:	6893      	ldr	r3, [r2, #8]
  40384e:	6812      	ldr	r2, [r2, #0]
  403850:	b353      	cbz	r3, 4038a8 <__sprint_r.part.0+0x68>
  403852:	460e      	mov	r6, r1
  403854:	4607      	mov	r7, r0
  403856:	f102 0908 	add.w	r9, r2, #8
  40385a:	e919 0420 	ldmdb	r9, {r5, sl}
  40385e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403862:	d017      	beq.n	403894 <__sprint_r.part.0+0x54>
  403864:	3d04      	subs	r5, #4
  403866:	2400      	movs	r4, #0
  403868:	e001      	b.n	40386e <__sprint_r.part.0+0x2e>
  40386a:	45a0      	cmp	r8, r4
  40386c:	d010      	beq.n	403890 <__sprint_r.part.0+0x50>
  40386e:	4632      	mov	r2, r6
  403870:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403874:	4638      	mov	r0, r7
  403876:	f001 f8bb 	bl	4049f0 <_fputwc_r>
  40387a:	1c43      	adds	r3, r0, #1
  40387c:	f104 0401 	add.w	r4, r4, #1
  403880:	d1f3      	bne.n	40386a <__sprint_r.part.0+0x2a>
  403882:	2300      	movs	r3, #0
  403884:	f8cb 3008 	str.w	r3, [fp, #8]
  403888:	f8cb 3004 	str.w	r3, [fp, #4]
  40388c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403890:	f8db 3008 	ldr.w	r3, [fp, #8]
  403894:	f02a 0a03 	bic.w	sl, sl, #3
  403898:	eba3 030a 	sub.w	r3, r3, sl
  40389c:	f8cb 3008 	str.w	r3, [fp, #8]
  4038a0:	f109 0908 	add.w	r9, r9, #8
  4038a4:	2b00      	cmp	r3, #0
  4038a6:	d1d8      	bne.n	40385a <__sprint_r.part.0+0x1a>
  4038a8:	2000      	movs	r0, #0
  4038aa:	e7ea      	b.n	403882 <__sprint_r.part.0+0x42>
  4038ac:	f001 fa0a 	bl	404cc4 <__sfvwrite_r>
  4038b0:	2300      	movs	r3, #0
  4038b2:	f8cb 3008 	str.w	r3, [fp, #8]
  4038b6:	f8cb 3004 	str.w	r3, [fp, #4]
  4038ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038be:	bf00      	nop

004038c0 <_vfiprintf_r>:
  4038c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038c4:	b0ad      	sub	sp, #180	; 0xb4
  4038c6:	461d      	mov	r5, r3
  4038c8:	468b      	mov	fp, r1
  4038ca:	4690      	mov	r8, r2
  4038cc:	9307      	str	r3, [sp, #28]
  4038ce:	9006      	str	r0, [sp, #24]
  4038d0:	b118      	cbz	r0, 4038da <_vfiprintf_r+0x1a>
  4038d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4038d4:	2b00      	cmp	r3, #0
  4038d6:	f000 80f3 	beq.w	403ac0 <_vfiprintf_r+0x200>
  4038da:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4038de:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4038e2:	07df      	lsls	r7, r3, #31
  4038e4:	b281      	uxth	r1, r0
  4038e6:	d402      	bmi.n	4038ee <_vfiprintf_r+0x2e>
  4038e8:	058e      	lsls	r6, r1, #22
  4038ea:	f140 80fc 	bpl.w	403ae6 <_vfiprintf_r+0x226>
  4038ee:	048c      	lsls	r4, r1, #18
  4038f0:	d40a      	bmi.n	403908 <_vfiprintf_r+0x48>
  4038f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4038f6:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4038fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4038fe:	f8ab 100c 	strh.w	r1, [fp, #12]
  403902:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403906:	b289      	uxth	r1, r1
  403908:	0708      	lsls	r0, r1, #28
  40390a:	f140 80b3 	bpl.w	403a74 <_vfiprintf_r+0x1b4>
  40390e:	f8db 3010 	ldr.w	r3, [fp, #16]
  403912:	2b00      	cmp	r3, #0
  403914:	f000 80ae 	beq.w	403a74 <_vfiprintf_r+0x1b4>
  403918:	f001 031a 	and.w	r3, r1, #26
  40391c:	2b0a      	cmp	r3, #10
  40391e:	f000 80b5 	beq.w	403a8c <_vfiprintf_r+0x1cc>
  403922:	2300      	movs	r3, #0
  403924:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403928:	930b      	str	r3, [sp, #44]	; 0x2c
  40392a:	9311      	str	r3, [sp, #68]	; 0x44
  40392c:	9310      	str	r3, [sp, #64]	; 0x40
  40392e:	9303      	str	r3, [sp, #12]
  403930:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403934:	46ca      	mov	sl, r9
  403936:	f8cd b010 	str.w	fp, [sp, #16]
  40393a:	f898 3000 	ldrb.w	r3, [r8]
  40393e:	4644      	mov	r4, r8
  403940:	b1fb      	cbz	r3, 403982 <_vfiprintf_r+0xc2>
  403942:	2b25      	cmp	r3, #37	; 0x25
  403944:	d102      	bne.n	40394c <_vfiprintf_r+0x8c>
  403946:	e01c      	b.n	403982 <_vfiprintf_r+0xc2>
  403948:	2b25      	cmp	r3, #37	; 0x25
  40394a:	d003      	beq.n	403954 <_vfiprintf_r+0x94>
  40394c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403950:	2b00      	cmp	r3, #0
  403952:	d1f9      	bne.n	403948 <_vfiprintf_r+0x88>
  403954:	eba4 0508 	sub.w	r5, r4, r8
  403958:	b19d      	cbz	r5, 403982 <_vfiprintf_r+0xc2>
  40395a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40395c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40395e:	f8ca 8000 	str.w	r8, [sl]
  403962:	3301      	adds	r3, #1
  403964:	442a      	add	r2, r5
  403966:	2b07      	cmp	r3, #7
  403968:	f8ca 5004 	str.w	r5, [sl, #4]
  40396c:	9211      	str	r2, [sp, #68]	; 0x44
  40396e:	9310      	str	r3, [sp, #64]	; 0x40
  403970:	dd7a      	ble.n	403a68 <_vfiprintf_r+0x1a8>
  403972:	2a00      	cmp	r2, #0
  403974:	f040 84b0 	bne.w	4042d8 <_vfiprintf_r+0xa18>
  403978:	9b03      	ldr	r3, [sp, #12]
  40397a:	9210      	str	r2, [sp, #64]	; 0x40
  40397c:	442b      	add	r3, r5
  40397e:	46ca      	mov	sl, r9
  403980:	9303      	str	r3, [sp, #12]
  403982:	7823      	ldrb	r3, [r4, #0]
  403984:	2b00      	cmp	r3, #0
  403986:	f000 83e0 	beq.w	40414a <_vfiprintf_r+0x88a>
  40398a:	2000      	movs	r0, #0
  40398c:	f04f 0300 	mov.w	r3, #0
  403990:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403994:	f104 0801 	add.w	r8, r4, #1
  403998:	7862      	ldrb	r2, [r4, #1]
  40399a:	4605      	mov	r5, r0
  40399c:	4606      	mov	r6, r0
  40399e:	4603      	mov	r3, r0
  4039a0:	f04f 34ff 	mov.w	r4, #4294967295
  4039a4:	f108 0801 	add.w	r8, r8, #1
  4039a8:	f1a2 0120 	sub.w	r1, r2, #32
  4039ac:	2958      	cmp	r1, #88	; 0x58
  4039ae:	f200 82de 	bhi.w	403f6e <_vfiprintf_r+0x6ae>
  4039b2:	e8df f011 	tbh	[pc, r1, lsl #1]
  4039b6:	0221      	.short	0x0221
  4039b8:	02dc02dc 	.word	0x02dc02dc
  4039bc:	02dc0229 	.word	0x02dc0229
  4039c0:	02dc02dc 	.word	0x02dc02dc
  4039c4:	02dc02dc 	.word	0x02dc02dc
  4039c8:	028902dc 	.word	0x028902dc
  4039cc:	02dc0295 	.word	0x02dc0295
  4039d0:	02bd00a2 	.word	0x02bd00a2
  4039d4:	019f02dc 	.word	0x019f02dc
  4039d8:	01a401a4 	.word	0x01a401a4
  4039dc:	01a401a4 	.word	0x01a401a4
  4039e0:	01a401a4 	.word	0x01a401a4
  4039e4:	01a401a4 	.word	0x01a401a4
  4039e8:	02dc01a4 	.word	0x02dc01a4
  4039ec:	02dc02dc 	.word	0x02dc02dc
  4039f0:	02dc02dc 	.word	0x02dc02dc
  4039f4:	02dc02dc 	.word	0x02dc02dc
  4039f8:	02dc02dc 	.word	0x02dc02dc
  4039fc:	01b202dc 	.word	0x01b202dc
  403a00:	02dc02dc 	.word	0x02dc02dc
  403a04:	02dc02dc 	.word	0x02dc02dc
  403a08:	02dc02dc 	.word	0x02dc02dc
  403a0c:	02dc02dc 	.word	0x02dc02dc
  403a10:	02dc02dc 	.word	0x02dc02dc
  403a14:	02dc0197 	.word	0x02dc0197
  403a18:	02dc02dc 	.word	0x02dc02dc
  403a1c:	02dc02dc 	.word	0x02dc02dc
  403a20:	02dc019b 	.word	0x02dc019b
  403a24:	025302dc 	.word	0x025302dc
  403a28:	02dc02dc 	.word	0x02dc02dc
  403a2c:	02dc02dc 	.word	0x02dc02dc
  403a30:	02dc02dc 	.word	0x02dc02dc
  403a34:	02dc02dc 	.word	0x02dc02dc
  403a38:	02dc02dc 	.word	0x02dc02dc
  403a3c:	021b025a 	.word	0x021b025a
  403a40:	02dc02dc 	.word	0x02dc02dc
  403a44:	026e02dc 	.word	0x026e02dc
  403a48:	02dc021b 	.word	0x02dc021b
  403a4c:	027302dc 	.word	0x027302dc
  403a50:	01f502dc 	.word	0x01f502dc
  403a54:	02090182 	.word	0x02090182
  403a58:	02dc02d7 	.word	0x02dc02d7
  403a5c:	02dc029a 	.word	0x02dc029a
  403a60:	02dc00a7 	.word	0x02dc00a7
  403a64:	022e02dc 	.word	0x022e02dc
  403a68:	f10a 0a08 	add.w	sl, sl, #8
  403a6c:	9b03      	ldr	r3, [sp, #12]
  403a6e:	442b      	add	r3, r5
  403a70:	9303      	str	r3, [sp, #12]
  403a72:	e786      	b.n	403982 <_vfiprintf_r+0xc2>
  403a74:	4659      	mov	r1, fp
  403a76:	9806      	ldr	r0, [sp, #24]
  403a78:	f000 fdac 	bl	4045d4 <__swsetup_r>
  403a7c:	bb18      	cbnz	r0, 403ac6 <_vfiprintf_r+0x206>
  403a7e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  403a82:	f001 031a 	and.w	r3, r1, #26
  403a86:	2b0a      	cmp	r3, #10
  403a88:	f47f af4b 	bne.w	403922 <_vfiprintf_r+0x62>
  403a8c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403a90:	2b00      	cmp	r3, #0
  403a92:	f6ff af46 	blt.w	403922 <_vfiprintf_r+0x62>
  403a96:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403a9a:	07db      	lsls	r3, r3, #31
  403a9c:	d405      	bmi.n	403aaa <_vfiprintf_r+0x1ea>
  403a9e:	058f      	lsls	r7, r1, #22
  403aa0:	d403      	bmi.n	403aaa <_vfiprintf_r+0x1ea>
  403aa2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403aa6:	f001 fac3 	bl	405030 <__retarget_lock_release_recursive>
  403aaa:	462b      	mov	r3, r5
  403aac:	4642      	mov	r2, r8
  403aae:	4659      	mov	r1, fp
  403ab0:	9806      	ldr	r0, [sp, #24]
  403ab2:	f000 fd4d 	bl	404550 <__sbprintf>
  403ab6:	9003      	str	r0, [sp, #12]
  403ab8:	9803      	ldr	r0, [sp, #12]
  403aba:	b02d      	add	sp, #180	; 0xb4
  403abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ac0:	f000 fef4 	bl	4048ac <__sinit>
  403ac4:	e709      	b.n	4038da <_vfiprintf_r+0x1a>
  403ac6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403aca:	07d9      	lsls	r1, r3, #31
  403acc:	d404      	bmi.n	403ad8 <_vfiprintf_r+0x218>
  403ace:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403ad2:	059a      	lsls	r2, r3, #22
  403ad4:	f140 84aa 	bpl.w	40442c <_vfiprintf_r+0xb6c>
  403ad8:	f04f 33ff 	mov.w	r3, #4294967295
  403adc:	9303      	str	r3, [sp, #12]
  403ade:	9803      	ldr	r0, [sp, #12]
  403ae0:	b02d      	add	sp, #180	; 0xb4
  403ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ae6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403aea:	f001 fa9f 	bl	40502c <__retarget_lock_acquire_recursive>
  403aee:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403af2:	b281      	uxth	r1, r0
  403af4:	e6fb      	b.n	4038ee <_vfiprintf_r+0x2e>
  403af6:	4276      	negs	r6, r6
  403af8:	9207      	str	r2, [sp, #28]
  403afa:	f043 0304 	orr.w	r3, r3, #4
  403afe:	f898 2000 	ldrb.w	r2, [r8]
  403b02:	e74f      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403b04:	9608      	str	r6, [sp, #32]
  403b06:	069e      	lsls	r6, r3, #26
  403b08:	f100 8450 	bmi.w	4043ac <_vfiprintf_r+0xaec>
  403b0c:	9907      	ldr	r1, [sp, #28]
  403b0e:	06dd      	lsls	r5, r3, #27
  403b10:	460a      	mov	r2, r1
  403b12:	f100 83ef 	bmi.w	4042f4 <_vfiprintf_r+0xa34>
  403b16:	0658      	lsls	r0, r3, #25
  403b18:	f140 83ec 	bpl.w	4042f4 <_vfiprintf_r+0xa34>
  403b1c:	880e      	ldrh	r6, [r1, #0]
  403b1e:	3104      	adds	r1, #4
  403b20:	2700      	movs	r7, #0
  403b22:	2201      	movs	r2, #1
  403b24:	9107      	str	r1, [sp, #28]
  403b26:	f04f 0100 	mov.w	r1, #0
  403b2a:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  403b2e:	2500      	movs	r5, #0
  403b30:	1c61      	adds	r1, r4, #1
  403b32:	f000 8116 	beq.w	403d62 <_vfiprintf_r+0x4a2>
  403b36:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403b3a:	9102      	str	r1, [sp, #8]
  403b3c:	ea56 0107 	orrs.w	r1, r6, r7
  403b40:	f040 8114 	bne.w	403d6c <_vfiprintf_r+0x4ac>
  403b44:	2c00      	cmp	r4, #0
  403b46:	f040 835c 	bne.w	404202 <_vfiprintf_r+0x942>
  403b4a:	2a00      	cmp	r2, #0
  403b4c:	f040 83b7 	bne.w	4042be <_vfiprintf_r+0x9fe>
  403b50:	f013 0301 	ands.w	r3, r3, #1
  403b54:	9305      	str	r3, [sp, #20]
  403b56:	f000 8457 	beq.w	404408 <_vfiprintf_r+0xb48>
  403b5a:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403b5e:	2330      	movs	r3, #48	; 0x30
  403b60:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403b64:	9b05      	ldr	r3, [sp, #20]
  403b66:	42a3      	cmp	r3, r4
  403b68:	bfb8      	it	lt
  403b6a:	4623      	movlt	r3, r4
  403b6c:	9301      	str	r3, [sp, #4]
  403b6e:	b10d      	cbz	r5, 403b74 <_vfiprintf_r+0x2b4>
  403b70:	3301      	adds	r3, #1
  403b72:	9301      	str	r3, [sp, #4]
  403b74:	9b02      	ldr	r3, [sp, #8]
  403b76:	f013 0302 	ands.w	r3, r3, #2
  403b7a:	9309      	str	r3, [sp, #36]	; 0x24
  403b7c:	d002      	beq.n	403b84 <_vfiprintf_r+0x2c4>
  403b7e:	9b01      	ldr	r3, [sp, #4]
  403b80:	3302      	adds	r3, #2
  403b82:	9301      	str	r3, [sp, #4]
  403b84:	9b02      	ldr	r3, [sp, #8]
  403b86:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403b8a:	930a      	str	r3, [sp, #40]	; 0x28
  403b8c:	f040 8217 	bne.w	403fbe <_vfiprintf_r+0x6fe>
  403b90:	9b08      	ldr	r3, [sp, #32]
  403b92:	9a01      	ldr	r2, [sp, #4]
  403b94:	1a9d      	subs	r5, r3, r2
  403b96:	2d00      	cmp	r5, #0
  403b98:	f340 8211 	ble.w	403fbe <_vfiprintf_r+0x6fe>
  403b9c:	2d10      	cmp	r5, #16
  403b9e:	f340 8490 	ble.w	4044c2 <_vfiprintf_r+0xc02>
  403ba2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ba4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403ba6:	4ec4      	ldr	r6, [pc, #784]	; (403eb8 <_vfiprintf_r+0x5f8>)
  403ba8:	46d6      	mov	lr, sl
  403baa:	2710      	movs	r7, #16
  403bac:	46a2      	mov	sl, r4
  403bae:	4619      	mov	r1, r3
  403bb0:	9c06      	ldr	r4, [sp, #24]
  403bb2:	e007      	b.n	403bc4 <_vfiprintf_r+0x304>
  403bb4:	f101 0c02 	add.w	ip, r1, #2
  403bb8:	f10e 0e08 	add.w	lr, lr, #8
  403bbc:	4601      	mov	r1, r0
  403bbe:	3d10      	subs	r5, #16
  403bc0:	2d10      	cmp	r5, #16
  403bc2:	dd11      	ble.n	403be8 <_vfiprintf_r+0x328>
  403bc4:	1c48      	adds	r0, r1, #1
  403bc6:	3210      	adds	r2, #16
  403bc8:	2807      	cmp	r0, #7
  403bca:	9211      	str	r2, [sp, #68]	; 0x44
  403bcc:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403bd0:	9010      	str	r0, [sp, #64]	; 0x40
  403bd2:	ddef      	ble.n	403bb4 <_vfiprintf_r+0x2f4>
  403bd4:	2a00      	cmp	r2, #0
  403bd6:	f040 81e4 	bne.w	403fa2 <_vfiprintf_r+0x6e2>
  403bda:	3d10      	subs	r5, #16
  403bdc:	2d10      	cmp	r5, #16
  403bde:	4611      	mov	r1, r2
  403be0:	f04f 0c01 	mov.w	ip, #1
  403be4:	46ce      	mov	lr, r9
  403be6:	dced      	bgt.n	403bc4 <_vfiprintf_r+0x304>
  403be8:	4654      	mov	r4, sl
  403bea:	4661      	mov	r1, ip
  403bec:	46f2      	mov	sl, lr
  403bee:	442a      	add	r2, r5
  403bf0:	2907      	cmp	r1, #7
  403bf2:	9211      	str	r2, [sp, #68]	; 0x44
  403bf4:	f8ca 6000 	str.w	r6, [sl]
  403bf8:	f8ca 5004 	str.w	r5, [sl, #4]
  403bfc:	9110      	str	r1, [sp, #64]	; 0x40
  403bfe:	f300 82ec 	bgt.w	4041da <_vfiprintf_r+0x91a>
  403c02:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c06:	f10a 0a08 	add.w	sl, sl, #8
  403c0a:	1c48      	adds	r0, r1, #1
  403c0c:	2d00      	cmp	r5, #0
  403c0e:	f040 81de 	bne.w	403fce <_vfiprintf_r+0x70e>
  403c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403c14:	2b00      	cmp	r3, #0
  403c16:	f000 81f8 	beq.w	40400a <_vfiprintf_r+0x74a>
  403c1a:	3202      	adds	r2, #2
  403c1c:	a90e      	add	r1, sp, #56	; 0x38
  403c1e:	2302      	movs	r3, #2
  403c20:	2807      	cmp	r0, #7
  403c22:	9211      	str	r2, [sp, #68]	; 0x44
  403c24:	9010      	str	r0, [sp, #64]	; 0x40
  403c26:	e88a 000a 	stmia.w	sl, {r1, r3}
  403c2a:	f340 81ea 	ble.w	404002 <_vfiprintf_r+0x742>
  403c2e:	2a00      	cmp	r2, #0
  403c30:	f040 838c 	bne.w	40434c <_vfiprintf_r+0xa8c>
  403c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c36:	2b80      	cmp	r3, #128	; 0x80
  403c38:	f04f 0001 	mov.w	r0, #1
  403c3c:	4611      	mov	r1, r2
  403c3e:	46ca      	mov	sl, r9
  403c40:	f040 81e7 	bne.w	404012 <_vfiprintf_r+0x752>
  403c44:	9b08      	ldr	r3, [sp, #32]
  403c46:	9d01      	ldr	r5, [sp, #4]
  403c48:	1b5e      	subs	r6, r3, r5
  403c4a:	2e00      	cmp	r6, #0
  403c4c:	f340 81e1 	ble.w	404012 <_vfiprintf_r+0x752>
  403c50:	2e10      	cmp	r6, #16
  403c52:	4d9a      	ldr	r5, [pc, #616]	; (403ebc <_vfiprintf_r+0x5fc>)
  403c54:	f340 8450 	ble.w	4044f8 <_vfiprintf_r+0xc38>
  403c58:	46d4      	mov	ip, sl
  403c5a:	2710      	movs	r7, #16
  403c5c:	46a2      	mov	sl, r4
  403c5e:	9c06      	ldr	r4, [sp, #24]
  403c60:	e007      	b.n	403c72 <_vfiprintf_r+0x3b2>
  403c62:	f101 0e02 	add.w	lr, r1, #2
  403c66:	f10c 0c08 	add.w	ip, ip, #8
  403c6a:	4601      	mov	r1, r0
  403c6c:	3e10      	subs	r6, #16
  403c6e:	2e10      	cmp	r6, #16
  403c70:	dd11      	ble.n	403c96 <_vfiprintf_r+0x3d6>
  403c72:	1c48      	adds	r0, r1, #1
  403c74:	3210      	adds	r2, #16
  403c76:	2807      	cmp	r0, #7
  403c78:	9211      	str	r2, [sp, #68]	; 0x44
  403c7a:	e88c 00a0 	stmia.w	ip, {r5, r7}
  403c7e:	9010      	str	r0, [sp, #64]	; 0x40
  403c80:	ddef      	ble.n	403c62 <_vfiprintf_r+0x3a2>
  403c82:	2a00      	cmp	r2, #0
  403c84:	f040 829d 	bne.w	4041c2 <_vfiprintf_r+0x902>
  403c88:	3e10      	subs	r6, #16
  403c8a:	2e10      	cmp	r6, #16
  403c8c:	f04f 0e01 	mov.w	lr, #1
  403c90:	4611      	mov	r1, r2
  403c92:	46cc      	mov	ip, r9
  403c94:	dced      	bgt.n	403c72 <_vfiprintf_r+0x3b2>
  403c96:	4654      	mov	r4, sl
  403c98:	46e2      	mov	sl, ip
  403c9a:	4432      	add	r2, r6
  403c9c:	f1be 0f07 	cmp.w	lr, #7
  403ca0:	9211      	str	r2, [sp, #68]	; 0x44
  403ca2:	e88a 0060 	stmia.w	sl, {r5, r6}
  403ca6:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403caa:	f300 8369 	bgt.w	404380 <_vfiprintf_r+0xac0>
  403cae:	f10a 0a08 	add.w	sl, sl, #8
  403cb2:	f10e 0001 	add.w	r0, lr, #1
  403cb6:	4671      	mov	r1, lr
  403cb8:	e1ab      	b.n	404012 <_vfiprintf_r+0x752>
  403cba:	9608      	str	r6, [sp, #32]
  403cbc:	f013 0220 	ands.w	r2, r3, #32
  403cc0:	f040 838c 	bne.w	4043dc <_vfiprintf_r+0xb1c>
  403cc4:	f013 0110 	ands.w	r1, r3, #16
  403cc8:	f040 831a 	bne.w	404300 <_vfiprintf_r+0xa40>
  403ccc:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  403cd0:	f000 8316 	beq.w	404300 <_vfiprintf_r+0xa40>
  403cd4:	9807      	ldr	r0, [sp, #28]
  403cd6:	460a      	mov	r2, r1
  403cd8:	4601      	mov	r1, r0
  403cda:	3104      	adds	r1, #4
  403cdc:	8806      	ldrh	r6, [r0, #0]
  403cde:	9107      	str	r1, [sp, #28]
  403ce0:	2700      	movs	r7, #0
  403ce2:	e720      	b.n	403b26 <_vfiprintf_r+0x266>
  403ce4:	9608      	str	r6, [sp, #32]
  403ce6:	f043 0310 	orr.w	r3, r3, #16
  403cea:	e7e7      	b.n	403cbc <_vfiprintf_r+0x3fc>
  403cec:	9608      	str	r6, [sp, #32]
  403cee:	f043 0310 	orr.w	r3, r3, #16
  403cf2:	e708      	b.n	403b06 <_vfiprintf_r+0x246>
  403cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403cf8:	f898 2000 	ldrb.w	r2, [r8]
  403cfc:	e652      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403cfe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403d02:	2600      	movs	r6, #0
  403d04:	f818 2b01 	ldrb.w	r2, [r8], #1
  403d08:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403d0c:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  403d10:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403d14:	2909      	cmp	r1, #9
  403d16:	d9f5      	bls.n	403d04 <_vfiprintf_r+0x444>
  403d18:	e646      	b.n	4039a8 <_vfiprintf_r+0xe8>
  403d1a:	9608      	str	r6, [sp, #32]
  403d1c:	2800      	cmp	r0, #0
  403d1e:	f040 8408 	bne.w	404532 <_vfiprintf_r+0xc72>
  403d22:	f043 0310 	orr.w	r3, r3, #16
  403d26:	069e      	lsls	r6, r3, #26
  403d28:	f100 834c 	bmi.w	4043c4 <_vfiprintf_r+0xb04>
  403d2c:	06dd      	lsls	r5, r3, #27
  403d2e:	f100 82f3 	bmi.w	404318 <_vfiprintf_r+0xa58>
  403d32:	0658      	lsls	r0, r3, #25
  403d34:	f140 82f0 	bpl.w	404318 <_vfiprintf_r+0xa58>
  403d38:	9d07      	ldr	r5, [sp, #28]
  403d3a:	f9b5 6000 	ldrsh.w	r6, [r5]
  403d3e:	462a      	mov	r2, r5
  403d40:	17f7      	asrs	r7, r6, #31
  403d42:	3204      	adds	r2, #4
  403d44:	4630      	mov	r0, r6
  403d46:	4639      	mov	r1, r7
  403d48:	9207      	str	r2, [sp, #28]
  403d4a:	2800      	cmp	r0, #0
  403d4c:	f171 0200 	sbcs.w	r2, r1, #0
  403d50:	f2c0 835d 	blt.w	40440e <_vfiprintf_r+0xb4e>
  403d54:	1c61      	adds	r1, r4, #1
  403d56:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403d5a:	f04f 0201 	mov.w	r2, #1
  403d5e:	f47f aeea 	bne.w	403b36 <_vfiprintf_r+0x276>
  403d62:	ea56 0107 	orrs.w	r1, r6, r7
  403d66:	f000 824d 	beq.w	404204 <_vfiprintf_r+0x944>
  403d6a:	9302      	str	r3, [sp, #8]
  403d6c:	2a01      	cmp	r2, #1
  403d6e:	f000 828c 	beq.w	40428a <_vfiprintf_r+0x9ca>
  403d72:	2a02      	cmp	r2, #2
  403d74:	f040 825c 	bne.w	404230 <_vfiprintf_r+0x970>
  403d78:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403d7a:	46cb      	mov	fp, r9
  403d7c:	0933      	lsrs	r3, r6, #4
  403d7e:	f006 010f 	and.w	r1, r6, #15
  403d82:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403d86:	093a      	lsrs	r2, r7, #4
  403d88:	461e      	mov	r6, r3
  403d8a:	4617      	mov	r7, r2
  403d8c:	5c43      	ldrb	r3, [r0, r1]
  403d8e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403d92:	ea56 0307 	orrs.w	r3, r6, r7
  403d96:	d1f1      	bne.n	403d7c <_vfiprintf_r+0x4bc>
  403d98:	eba9 030b 	sub.w	r3, r9, fp
  403d9c:	9305      	str	r3, [sp, #20]
  403d9e:	e6e1      	b.n	403b64 <_vfiprintf_r+0x2a4>
  403da0:	2800      	cmp	r0, #0
  403da2:	f040 83c0 	bne.w	404526 <_vfiprintf_r+0xc66>
  403da6:	0699      	lsls	r1, r3, #26
  403da8:	f100 8367 	bmi.w	40447a <_vfiprintf_r+0xbba>
  403dac:	06da      	lsls	r2, r3, #27
  403dae:	f100 80f1 	bmi.w	403f94 <_vfiprintf_r+0x6d4>
  403db2:	065b      	lsls	r3, r3, #25
  403db4:	f140 80ee 	bpl.w	403f94 <_vfiprintf_r+0x6d4>
  403db8:	9a07      	ldr	r2, [sp, #28]
  403dba:	6813      	ldr	r3, [r2, #0]
  403dbc:	3204      	adds	r2, #4
  403dbe:	9207      	str	r2, [sp, #28]
  403dc0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403dc4:	801a      	strh	r2, [r3, #0]
  403dc6:	e5b8      	b.n	40393a <_vfiprintf_r+0x7a>
  403dc8:	9807      	ldr	r0, [sp, #28]
  403dca:	4a3d      	ldr	r2, [pc, #244]	; (403ec0 <_vfiprintf_r+0x600>)
  403dcc:	9608      	str	r6, [sp, #32]
  403dce:	920b      	str	r2, [sp, #44]	; 0x2c
  403dd0:	6806      	ldr	r6, [r0, #0]
  403dd2:	2278      	movs	r2, #120	; 0x78
  403dd4:	2130      	movs	r1, #48	; 0x30
  403dd6:	3004      	adds	r0, #4
  403dd8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403ddc:	f043 0302 	orr.w	r3, r3, #2
  403de0:	9007      	str	r0, [sp, #28]
  403de2:	2700      	movs	r7, #0
  403de4:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403de8:	2202      	movs	r2, #2
  403dea:	e69c      	b.n	403b26 <_vfiprintf_r+0x266>
  403dec:	9608      	str	r6, [sp, #32]
  403dee:	2800      	cmp	r0, #0
  403df0:	d099      	beq.n	403d26 <_vfiprintf_r+0x466>
  403df2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403df6:	e796      	b.n	403d26 <_vfiprintf_r+0x466>
  403df8:	f898 2000 	ldrb.w	r2, [r8]
  403dfc:	2d00      	cmp	r5, #0
  403dfe:	f47f add1 	bne.w	4039a4 <_vfiprintf_r+0xe4>
  403e02:	2001      	movs	r0, #1
  403e04:	2520      	movs	r5, #32
  403e06:	e5cd      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403e08:	f043 0301 	orr.w	r3, r3, #1
  403e0c:	f898 2000 	ldrb.w	r2, [r8]
  403e10:	e5c8      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403e12:	9608      	str	r6, [sp, #32]
  403e14:	2800      	cmp	r0, #0
  403e16:	f040 8393 	bne.w	404540 <_vfiprintf_r+0xc80>
  403e1a:	4929      	ldr	r1, [pc, #164]	; (403ec0 <_vfiprintf_r+0x600>)
  403e1c:	910b      	str	r1, [sp, #44]	; 0x2c
  403e1e:	069f      	lsls	r7, r3, #26
  403e20:	f100 82e8 	bmi.w	4043f4 <_vfiprintf_r+0xb34>
  403e24:	9807      	ldr	r0, [sp, #28]
  403e26:	06de      	lsls	r6, r3, #27
  403e28:	4601      	mov	r1, r0
  403e2a:	f100 8270 	bmi.w	40430e <_vfiprintf_r+0xa4e>
  403e2e:	065d      	lsls	r5, r3, #25
  403e30:	f140 826d 	bpl.w	40430e <_vfiprintf_r+0xa4e>
  403e34:	3104      	adds	r1, #4
  403e36:	8806      	ldrh	r6, [r0, #0]
  403e38:	9107      	str	r1, [sp, #28]
  403e3a:	2700      	movs	r7, #0
  403e3c:	07d8      	lsls	r0, r3, #31
  403e3e:	f140 8222 	bpl.w	404286 <_vfiprintf_r+0x9c6>
  403e42:	ea56 0107 	orrs.w	r1, r6, r7
  403e46:	f000 821e 	beq.w	404286 <_vfiprintf_r+0x9c6>
  403e4a:	2130      	movs	r1, #48	; 0x30
  403e4c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403e50:	f043 0302 	orr.w	r3, r3, #2
  403e54:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403e58:	2202      	movs	r2, #2
  403e5a:	e664      	b.n	403b26 <_vfiprintf_r+0x266>
  403e5c:	9608      	str	r6, [sp, #32]
  403e5e:	2800      	cmp	r0, #0
  403e60:	f040 836b 	bne.w	40453a <_vfiprintf_r+0xc7a>
  403e64:	4917      	ldr	r1, [pc, #92]	; (403ec4 <_vfiprintf_r+0x604>)
  403e66:	910b      	str	r1, [sp, #44]	; 0x2c
  403e68:	e7d9      	b.n	403e1e <_vfiprintf_r+0x55e>
  403e6a:	9907      	ldr	r1, [sp, #28]
  403e6c:	9608      	str	r6, [sp, #32]
  403e6e:	680a      	ldr	r2, [r1, #0]
  403e70:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403e74:	f04f 0000 	mov.w	r0, #0
  403e78:	460a      	mov	r2, r1
  403e7a:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  403e7e:	3204      	adds	r2, #4
  403e80:	2001      	movs	r0, #1
  403e82:	9001      	str	r0, [sp, #4]
  403e84:	9207      	str	r2, [sp, #28]
  403e86:	9005      	str	r0, [sp, #20]
  403e88:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403e8c:	9302      	str	r3, [sp, #8]
  403e8e:	2400      	movs	r4, #0
  403e90:	e670      	b.n	403b74 <_vfiprintf_r+0x2b4>
  403e92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e96:	f898 2000 	ldrb.w	r2, [r8]
  403e9a:	e583      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403e9c:	f898 2000 	ldrb.w	r2, [r8]
  403ea0:	2a6c      	cmp	r2, #108	; 0x6c
  403ea2:	bf03      	ittte	eq
  403ea4:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403ea8:	f043 0320 	orreq.w	r3, r3, #32
  403eac:	f108 0801 	addeq.w	r8, r8, #1
  403eb0:	f043 0310 	orrne.w	r3, r3, #16
  403eb4:	e576      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403eb6:	bf00      	nop
  403eb8:	0040679c 	.word	0x0040679c
  403ebc:	004067ac 	.word	0x004067ac
  403ec0:	00406780 	.word	0x00406780
  403ec4:	0040676c 	.word	0x0040676c
  403ec8:	9907      	ldr	r1, [sp, #28]
  403eca:	680e      	ldr	r6, [r1, #0]
  403ecc:	460a      	mov	r2, r1
  403ece:	2e00      	cmp	r6, #0
  403ed0:	f102 0204 	add.w	r2, r2, #4
  403ed4:	f6ff ae0f 	blt.w	403af6 <_vfiprintf_r+0x236>
  403ed8:	9207      	str	r2, [sp, #28]
  403eda:	f898 2000 	ldrb.w	r2, [r8]
  403ede:	e561      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403ee0:	f898 2000 	ldrb.w	r2, [r8]
  403ee4:	2001      	movs	r0, #1
  403ee6:	252b      	movs	r5, #43	; 0x2b
  403ee8:	e55c      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403eea:	9907      	ldr	r1, [sp, #28]
  403eec:	9608      	str	r6, [sp, #32]
  403eee:	f8d1 b000 	ldr.w	fp, [r1]
  403ef2:	f04f 0200 	mov.w	r2, #0
  403ef6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403efa:	1d0e      	adds	r6, r1, #4
  403efc:	f1bb 0f00 	cmp.w	fp, #0
  403f00:	f000 82e5 	beq.w	4044ce <_vfiprintf_r+0xc0e>
  403f04:	1c67      	adds	r7, r4, #1
  403f06:	f000 82c4 	beq.w	404492 <_vfiprintf_r+0xbd2>
  403f0a:	4622      	mov	r2, r4
  403f0c:	2100      	movs	r1, #0
  403f0e:	4658      	mov	r0, fp
  403f10:	9301      	str	r3, [sp, #4]
  403f12:	f001 fbd5 	bl	4056c0 <memchr>
  403f16:	9b01      	ldr	r3, [sp, #4]
  403f18:	2800      	cmp	r0, #0
  403f1a:	f000 82e5 	beq.w	4044e8 <_vfiprintf_r+0xc28>
  403f1e:	eba0 020b 	sub.w	r2, r0, fp
  403f22:	9205      	str	r2, [sp, #20]
  403f24:	9607      	str	r6, [sp, #28]
  403f26:	9302      	str	r3, [sp, #8]
  403f28:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403f2c:	2400      	movs	r4, #0
  403f2e:	e619      	b.n	403b64 <_vfiprintf_r+0x2a4>
  403f30:	f898 2000 	ldrb.w	r2, [r8]
  403f34:	2a2a      	cmp	r2, #42	; 0x2a
  403f36:	f108 0701 	add.w	r7, r8, #1
  403f3a:	f000 82e9 	beq.w	404510 <_vfiprintf_r+0xc50>
  403f3e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403f42:	2909      	cmp	r1, #9
  403f44:	46b8      	mov	r8, r7
  403f46:	f04f 0400 	mov.w	r4, #0
  403f4a:	f63f ad2d 	bhi.w	4039a8 <_vfiprintf_r+0xe8>
  403f4e:	f818 2b01 	ldrb.w	r2, [r8], #1
  403f52:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403f56:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403f5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403f5e:	2909      	cmp	r1, #9
  403f60:	d9f5      	bls.n	403f4e <_vfiprintf_r+0x68e>
  403f62:	e521      	b.n	4039a8 <_vfiprintf_r+0xe8>
  403f64:	f043 0320 	orr.w	r3, r3, #32
  403f68:	f898 2000 	ldrb.w	r2, [r8]
  403f6c:	e51a      	b.n	4039a4 <_vfiprintf_r+0xe4>
  403f6e:	9608      	str	r6, [sp, #32]
  403f70:	2800      	cmp	r0, #0
  403f72:	f040 82db 	bne.w	40452c <_vfiprintf_r+0xc6c>
  403f76:	2a00      	cmp	r2, #0
  403f78:	f000 80e7 	beq.w	40414a <_vfiprintf_r+0x88a>
  403f7c:	2101      	movs	r1, #1
  403f7e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403f82:	f04f 0200 	mov.w	r2, #0
  403f86:	9101      	str	r1, [sp, #4]
  403f88:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403f8c:	9105      	str	r1, [sp, #20]
  403f8e:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403f92:	e77b      	b.n	403e8c <_vfiprintf_r+0x5cc>
  403f94:	9a07      	ldr	r2, [sp, #28]
  403f96:	6813      	ldr	r3, [r2, #0]
  403f98:	3204      	adds	r2, #4
  403f9a:	9207      	str	r2, [sp, #28]
  403f9c:	9a03      	ldr	r2, [sp, #12]
  403f9e:	601a      	str	r2, [r3, #0]
  403fa0:	e4cb      	b.n	40393a <_vfiprintf_r+0x7a>
  403fa2:	aa0f      	add	r2, sp, #60	; 0x3c
  403fa4:	9904      	ldr	r1, [sp, #16]
  403fa6:	4620      	mov	r0, r4
  403fa8:	f7ff fc4a 	bl	403840 <__sprint_r.part.0>
  403fac:	2800      	cmp	r0, #0
  403fae:	f040 8139 	bne.w	404224 <_vfiprintf_r+0x964>
  403fb2:	9910      	ldr	r1, [sp, #64]	; 0x40
  403fb4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403fb6:	f101 0c01 	add.w	ip, r1, #1
  403fba:	46ce      	mov	lr, r9
  403fbc:	e5ff      	b.n	403bbe <_vfiprintf_r+0x2fe>
  403fbe:	9910      	ldr	r1, [sp, #64]	; 0x40
  403fc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403fc2:	1c48      	adds	r0, r1, #1
  403fc4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403fc8:	2d00      	cmp	r5, #0
  403fca:	f43f ae22 	beq.w	403c12 <_vfiprintf_r+0x352>
  403fce:	3201      	adds	r2, #1
  403fd0:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403fd4:	2101      	movs	r1, #1
  403fd6:	2807      	cmp	r0, #7
  403fd8:	9211      	str	r2, [sp, #68]	; 0x44
  403fda:	9010      	str	r0, [sp, #64]	; 0x40
  403fdc:	f8ca 5000 	str.w	r5, [sl]
  403fe0:	f8ca 1004 	str.w	r1, [sl, #4]
  403fe4:	f340 8108 	ble.w	4041f8 <_vfiprintf_r+0x938>
  403fe8:	2a00      	cmp	r2, #0
  403fea:	f040 81bc 	bne.w	404366 <_vfiprintf_r+0xaa6>
  403fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ff0:	2b00      	cmp	r3, #0
  403ff2:	f43f ae1f 	beq.w	403c34 <_vfiprintf_r+0x374>
  403ff6:	ab0e      	add	r3, sp, #56	; 0x38
  403ff8:	2202      	movs	r2, #2
  403ffa:	4608      	mov	r0, r1
  403ffc:	931c      	str	r3, [sp, #112]	; 0x70
  403ffe:	921d      	str	r2, [sp, #116]	; 0x74
  404000:	46ca      	mov	sl, r9
  404002:	4601      	mov	r1, r0
  404004:	f10a 0a08 	add.w	sl, sl, #8
  404008:	3001      	adds	r0, #1
  40400a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40400c:	2b80      	cmp	r3, #128	; 0x80
  40400e:	f43f ae19 	beq.w	403c44 <_vfiprintf_r+0x384>
  404012:	9b05      	ldr	r3, [sp, #20]
  404014:	1ae4      	subs	r4, r4, r3
  404016:	2c00      	cmp	r4, #0
  404018:	dd2e      	ble.n	404078 <_vfiprintf_r+0x7b8>
  40401a:	2c10      	cmp	r4, #16
  40401c:	4db3      	ldr	r5, [pc, #716]	; (4042ec <_vfiprintf_r+0xa2c>)
  40401e:	dd1e      	ble.n	40405e <_vfiprintf_r+0x79e>
  404020:	46d6      	mov	lr, sl
  404022:	2610      	movs	r6, #16
  404024:	9f06      	ldr	r7, [sp, #24]
  404026:	f8dd a010 	ldr.w	sl, [sp, #16]
  40402a:	e006      	b.n	40403a <_vfiprintf_r+0x77a>
  40402c:	1c88      	adds	r0, r1, #2
  40402e:	f10e 0e08 	add.w	lr, lr, #8
  404032:	4619      	mov	r1, r3
  404034:	3c10      	subs	r4, #16
  404036:	2c10      	cmp	r4, #16
  404038:	dd10      	ble.n	40405c <_vfiprintf_r+0x79c>
  40403a:	1c4b      	adds	r3, r1, #1
  40403c:	3210      	adds	r2, #16
  40403e:	2b07      	cmp	r3, #7
  404040:	9211      	str	r2, [sp, #68]	; 0x44
  404042:	e88e 0060 	stmia.w	lr, {r5, r6}
  404046:	9310      	str	r3, [sp, #64]	; 0x40
  404048:	ddf0      	ble.n	40402c <_vfiprintf_r+0x76c>
  40404a:	2a00      	cmp	r2, #0
  40404c:	d165      	bne.n	40411a <_vfiprintf_r+0x85a>
  40404e:	3c10      	subs	r4, #16
  404050:	2c10      	cmp	r4, #16
  404052:	f04f 0001 	mov.w	r0, #1
  404056:	4611      	mov	r1, r2
  404058:	46ce      	mov	lr, r9
  40405a:	dcee      	bgt.n	40403a <_vfiprintf_r+0x77a>
  40405c:	46f2      	mov	sl, lr
  40405e:	4422      	add	r2, r4
  404060:	2807      	cmp	r0, #7
  404062:	9211      	str	r2, [sp, #68]	; 0x44
  404064:	f8ca 5000 	str.w	r5, [sl]
  404068:	f8ca 4004 	str.w	r4, [sl, #4]
  40406c:	9010      	str	r0, [sp, #64]	; 0x40
  40406e:	f300 8085 	bgt.w	40417c <_vfiprintf_r+0x8bc>
  404072:	f10a 0a08 	add.w	sl, sl, #8
  404076:	3001      	adds	r0, #1
  404078:	9905      	ldr	r1, [sp, #20]
  40407a:	f8ca b000 	str.w	fp, [sl]
  40407e:	440a      	add	r2, r1
  404080:	2807      	cmp	r0, #7
  404082:	9211      	str	r2, [sp, #68]	; 0x44
  404084:	f8ca 1004 	str.w	r1, [sl, #4]
  404088:	9010      	str	r0, [sp, #64]	; 0x40
  40408a:	f340 8082 	ble.w	404192 <_vfiprintf_r+0x8d2>
  40408e:	2a00      	cmp	r2, #0
  404090:	f040 8118 	bne.w	4042c4 <_vfiprintf_r+0xa04>
  404094:	9b02      	ldr	r3, [sp, #8]
  404096:	9210      	str	r2, [sp, #64]	; 0x40
  404098:	0758      	lsls	r0, r3, #29
  40409a:	d535      	bpl.n	404108 <_vfiprintf_r+0x848>
  40409c:	9b08      	ldr	r3, [sp, #32]
  40409e:	9901      	ldr	r1, [sp, #4]
  4040a0:	1a5c      	subs	r4, r3, r1
  4040a2:	2c00      	cmp	r4, #0
  4040a4:	f340 80e7 	ble.w	404276 <_vfiprintf_r+0x9b6>
  4040a8:	46ca      	mov	sl, r9
  4040aa:	2c10      	cmp	r4, #16
  4040ac:	f340 8218 	ble.w	4044e0 <_vfiprintf_r+0xc20>
  4040b0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4040b2:	4e8f      	ldr	r6, [pc, #572]	; (4042f0 <_vfiprintf_r+0xa30>)
  4040b4:	9f06      	ldr	r7, [sp, #24]
  4040b6:	f8dd b010 	ldr.w	fp, [sp, #16]
  4040ba:	2510      	movs	r5, #16
  4040bc:	e006      	b.n	4040cc <_vfiprintf_r+0x80c>
  4040be:	1c88      	adds	r0, r1, #2
  4040c0:	f10a 0a08 	add.w	sl, sl, #8
  4040c4:	4619      	mov	r1, r3
  4040c6:	3c10      	subs	r4, #16
  4040c8:	2c10      	cmp	r4, #16
  4040ca:	dd11      	ble.n	4040f0 <_vfiprintf_r+0x830>
  4040cc:	1c4b      	adds	r3, r1, #1
  4040ce:	3210      	adds	r2, #16
  4040d0:	2b07      	cmp	r3, #7
  4040d2:	9211      	str	r2, [sp, #68]	; 0x44
  4040d4:	f8ca 6000 	str.w	r6, [sl]
  4040d8:	f8ca 5004 	str.w	r5, [sl, #4]
  4040dc:	9310      	str	r3, [sp, #64]	; 0x40
  4040de:	ddee      	ble.n	4040be <_vfiprintf_r+0x7fe>
  4040e0:	bb42      	cbnz	r2, 404134 <_vfiprintf_r+0x874>
  4040e2:	3c10      	subs	r4, #16
  4040e4:	2c10      	cmp	r4, #16
  4040e6:	f04f 0001 	mov.w	r0, #1
  4040ea:	4611      	mov	r1, r2
  4040ec:	46ca      	mov	sl, r9
  4040ee:	dced      	bgt.n	4040cc <_vfiprintf_r+0x80c>
  4040f0:	4422      	add	r2, r4
  4040f2:	2807      	cmp	r0, #7
  4040f4:	9211      	str	r2, [sp, #68]	; 0x44
  4040f6:	f8ca 6000 	str.w	r6, [sl]
  4040fa:	f8ca 4004 	str.w	r4, [sl, #4]
  4040fe:	9010      	str	r0, [sp, #64]	; 0x40
  404100:	dd51      	ble.n	4041a6 <_vfiprintf_r+0x8e6>
  404102:	2a00      	cmp	r2, #0
  404104:	f040 819b 	bne.w	40443e <_vfiprintf_r+0xb7e>
  404108:	9b03      	ldr	r3, [sp, #12]
  40410a:	9a08      	ldr	r2, [sp, #32]
  40410c:	9901      	ldr	r1, [sp, #4]
  40410e:	428a      	cmp	r2, r1
  404110:	bfac      	ite	ge
  404112:	189b      	addge	r3, r3, r2
  404114:	185b      	addlt	r3, r3, r1
  404116:	9303      	str	r3, [sp, #12]
  404118:	e04e      	b.n	4041b8 <_vfiprintf_r+0x8f8>
  40411a:	aa0f      	add	r2, sp, #60	; 0x3c
  40411c:	4651      	mov	r1, sl
  40411e:	4638      	mov	r0, r7
  404120:	f7ff fb8e 	bl	403840 <__sprint_r.part.0>
  404124:	2800      	cmp	r0, #0
  404126:	f040 813f 	bne.w	4043a8 <_vfiprintf_r+0xae8>
  40412a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40412c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40412e:	1c48      	adds	r0, r1, #1
  404130:	46ce      	mov	lr, r9
  404132:	e77f      	b.n	404034 <_vfiprintf_r+0x774>
  404134:	aa0f      	add	r2, sp, #60	; 0x3c
  404136:	4659      	mov	r1, fp
  404138:	4638      	mov	r0, r7
  40413a:	f7ff fb81 	bl	403840 <__sprint_r.part.0>
  40413e:	b960      	cbnz	r0, 40415a <_vfiprintf_r+0x89a>
  404140:	9910      	ldr	r1, [sp, #64]	; 0x40
  404142:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404144:	1c48      	adds	r0, r1, #1
  404146:	46ca      	mov	sl, r9
  404148:	e7bd      	b.n	4040c6 <_vfiprintf_r+0x806>
  40414a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40414c:	f8dd b010 	ldr.w	fp, [sp, #16]
  404150:	2b00      	cmp	r3, #0
  404152:	f040 81d4 	bne.w	4044fe <_vfiprintf_r+0xc3e>
  404156:	2300      	movs	r3, #0
  404158:	9310      	str	r3, [sp, #64]	; 0x40
  40415a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40415e:	f013 0f01 	tst.w	r3, #1
  404162:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404166:	d102      	bne.n	40416e <_vfiprintf_r+0x8ae>
  404168:	059a      	lsls	r2, r3, #22
  40416a:	f140 80de 	bpl.w	40432a <_vfiprintf_r+0xa6a>
  40416e:	065b      	lsls	r3, r3, #25
  404170:	f53f acb2 	bmi.w	403ad8 <_vfiprintf_r+0x218>
  404174:	9803      	ldr	r0, [sp, #12]
  404176:	b02d      	add	sp, #180	; 0xb4
  404178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40417c:	2a00      	cmp	r2, #0
  40417e:	f040 8106 	bne.w	40438e <_vfiprintf_r+0xace>
  404182:	9a05      	ldr	r2, [sp, #20]
  404184:	921d      	str	r2, [sp, #116]	; 0x74
  404186:	2301      	movs	r3, #1
  404188:	9211      	str	r2, [sp, #68]	; 0x44
  40418a:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40418e:	9310      	str	r3, [sp, #64]	; 0x40
  404190:	46ca      	mov	sl, r9
  404192:	f10a 0a08 	add.w	sl, sl, #8
  404196:	9b02      	ldr	r3, [sp, #8]
  404198:	0759      	lsls	r1, r3, #29
  40419a:	d504      	bpl.n	4041a6 <_vfiprintf_r+0x8e6>
  40419c:	9b08      	ldr	r3, [sp, #32]
  40419e:	9901      	ldr	r1, [sp, #4]
  4041a0:	1a5c      	subs	r4, r3, r1
  4041a2:	2c00      	cmp	r4, #0
  4041a4:	dc81      	bgt.n	4040aa <_vfiprintf_r+0x7ea>
  4041a6:	9b03      	ldr	r3, [sp, #12]
  4041a8:	9908      	ldr	r1, [sp, #32]
  4041aa:	9801      	ldr	r0, [sp, #4]
  4041ac:	4281      	cmp	r1, r0
  4041ae:	bfac      	ite	ge
  4041b0:	185b      	addge	r3, r3, r1
  4041b2:	181b      	addlt	r3, r3, r0
  4041b4:	9303      	str	r3, [sp, #12]
  4041b6:	bb72      	cbnz	r2, 404216 <_vfiprintf_r+0x956>
  4041b8:	2300      	movs	r3, #0
  4041ba:	9310      	str	r3, [sp, #64]	; 0x40
  4041bc:	46ca      	mov	sl, r9
  4041be:	f7ff bbbc 	b.w	40393a <_vfiprintf_r+0x7a>
  4041c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4041c4:	9904      	ldr	r1, [sp, #16]
  4041c6:	4620      	mov	r0, r4
  4041c8:	f7ff fb3a 	bl	403840 <__sprint_r.part.0>
  4041cc:	bb50      	cbnz	r0, 404224 <_vfiprintf_r+0x964>
  4041ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4041d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041d2:	f101 0e01 	add.w	lr, r1, #1
  4041d6:	46cc      	mov	ip, r9
  4041d8:	e548      	b.n	403c6c <_vfiprintf_r+0x3ac>
  4041da:	2a00      	cmp	r2, #0
  4041dc:	f040 8140 	bne.w	404460 <_vfiprintf_r+0xba0>
  4041e0:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4041e4:	2900      	cmp	r1, #0
  4041e6:	f000 811b 	beq.w	404420 <_vfiprintf_r+0xb60>
  4041ea:	2201      	movs	r2, #1
  4041ec:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4041f0:	4610      	mov	r0, r2
  4041f2:	921d      	str	r2, [sp, #116]	; 0x74
  4041f4:	911c      	str	r1, [sp, #112]	; 0x70
  4041f6:	46ca      	mov	sl, r9
  4041f8:	4601      	mov	r1, r0
  4041fa:	f10a 0a08 	add.w	sl, sl, #8
  4041fe:	3001      	adds	r0, #1
  404200:	e507      	b.n	403c12 <_vfiprintf_r+0x352>
  404202:	9b02      	ldr	r3, [sp, #8]
  404204:	2a01      	cmp	r2, #1
  404206:	f000 8098 	beq.w	40433a <_vfiprintf_r+0xa7a>
  40420a:	2a02      	cmp	r2, #2
  40420c:	d10d      	bne.n	40422a <_vfiprintf_r+0x96a>
  40420e:	9302      	str	r3, [sp, #8]
  404210:	2600      	movs	r6, #0
  404212:	2700      	movs	r7, #0
  404214:	e5b0      	b.n	403d78 <_vfiprintf_r+0x4b8>
  404216:	aa0f      	add	r2, sp, #60	; 0x3c
  404218:	9904      	ldr	r1, [sp, #16]
  40421a:	9806      	ldr	r0, [sp, #24]
  40421c:	f7ff fb10 	bl	403840 <__sprint_r.part.0>
  404220:	2800      	cmp	r0, #0
  404222:	d0c9      	beq.n	4041b8 <_vfiprintf_r+0x8f8>
  404224:	f8dd b010 	ldr.w	fp, [sp, #16]
  404228:	e797      	b.n	40415a <_vfiprintf_r+0x89a>
  40422a:	9302      	str	r3, [sp, #8]
  40422c:	2600      	movs	r6, #0
  40422e:	2700      	movs	r7, #0
  404230:	4649      	mov	r1, r9
  404232:	e000      	b.n	404236 <_vfiprintf_r+0x976>
  404234:	4659      	mov	r1, fp
  404236:	08f2      	lsrs	r2, r6, #3
  404238:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  40423c:	08f8      	lsrs	r0, r7, #3
  40423e:	f006 0307 	and.w	r3, r6, #7
  404242:	4607      	mov	r7, r0
  404244:	4616      	mov	r6, r2
  404246:	3330      	adds	r3, #48	; 0x30
  404248:	ea56 0207 	orrs.w	r2, r6, r7
  40424c:	f801 3c01 	strb.w	r3, [r1, #-1]
  404250:	f101 3bff 	add.w	fp, r1, #4294967295
  404254:	d1ee      	bne.n	404234 <_vfiprintf_r+0x974>
  404256:	9a02      	ldr	r2, [sp, #8]
  404258:	07d6      	lsls	r6, r2, #31
  40425a:	f57f ad9d 	bpl.w	403d98 <_vfiprintf_r+0x4d8>
  40425e:	2b30      	cmp	r3, #48	; 0x30
  404260:	f43f ad9a 	beq.w	403d98 <_vfiprintf_r+0x4d8>
  404264:	3902      	subs	r1, #2
  404266:	2330      	movs	r3, #48	; 0x30
  404268:	f80b 3c01 	strb.w	r3, [fp, #-1]
  40426c:	eba9 0301 	sub.w	r3, r9, r1
  404270:	9305      	str	r3, [sp, #20]
  404272:	468b      	mov	fp, r1
  404274:	e476      	b.n	403b64 <_vfiprintf_r+0x2a4>
  404276:	9b03      	ldr	r3, [sp, #12]
  404278:	9a08      	ldr	r2, [sp, #32]
  40427a:	428a      	cmp	r2, r1
  40427c:	bfac      	ite	ge
  40427e:	189b      	addge	r3, r3, r2
  404280:	185b      	addlt	r3, r3, r1
  404282:	9303      	str	r3, [sp, #12]
  404284:	e798      	b.n	4041b8 <_vfiprintf_r+0x8f8>
  404286:	2202      	movs	r2, #2
  404288:	e44d      	b.n	403b26 <_vfiprintf_r+0x266>
  40428a:	2f00      	cmp	r7, #0
  40428c:	bf08      	it	eq
  40428e:	2e0a      	cmpeq	r6, #10
  404290:	d352      	bcc.n	404338 <_vfiprintf_r+0xa78>
  404292:	46cb      	mov	fp, r9
  404294:	4630      	mov	r0, r6
  404296:	4639      	mov	r1, r7
  404298:	220a      	movs	r2, #10
  40429a:	2300      	movs	r3, #0
  40429c:	f001 fe9a 	bl	405fd4 <__aeabi_uldivmod>
  4042a0:	3230      	adds	r2, #48	; 0x30
  4042a2:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4042a6:	4630      	mov	r0, r6
  4042a8:	4639      	mov	r1, r7
  4042aa:	2300      	movs	r3, #0
  4042ac:	220a      	movs	r2, #10
  4042ae:	f001 fe91 	bl	405fd4 <__aeabi_uldivmod>
  4042b2:	4606      	mov	r6, r0
  4042b4:	460f      	mov	r7, r1
  4042b6:	ea56 0307 	orrs.w	r3, r6, r7
  4042ba:	d1eb      	bne.n	404294 <_vfiprintf_r+0x9d4>
  4042bc:	e56c      	b.n	403d98 <_vfiprintf_r+0x4d8>
  4042be:	9405      	str	r4, [sp, #20]
  4042c0:	46cb      	mov	fp, r9
  4042c2:	e44f      	b.n	403b64 <_vfiprintf_r+0x2a4>
  4042c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4042c6:	9904      	ldr	r1, [sp, #16]
  4042c8:	9806      	ldr	r0, [sp, #24]
  4042ca:	f7ff fab9 	bl	403840 <__sprint_r.part.0>
  4042ce:	2800      	cmp	r0, #0
  4042d0:	d1a8      	bne.n	404224 <_vfiprintf_r+0x964>
  4042d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4042d4:	46ca      	mov	sl, r9
  4042d6:	e75e      	b.n	404196 <_vfiprintf_r+0x8d6>
  4042d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4042da:	9904      	ldr	r1, [sp, #16]
  4042dc:	9806      	ldr	r0, [sp, #24]
  4042de:	f7ff faaf 	bl	403840 <__sprint_r.part.0>
  4042e2:	2800      	cmp	r0, #0
  4042e4:	d19e      	bne.n	404224 <_vfiprintf_r+0x964>
  4042e6:	46ca      	mov	sl, r9
  4042e8:	f7ff bbc0 	b.w	403a6c <_vfiprintf_r+0x1ac>
  4042ec:	004067ac 	.word	0x004067ac
  4042f0:	0040679c 	.word	0x0040679c
  4042f4:	3104      	adds	r1, #4
  4042f6:	6816      	ldr	r6, [r2, #0]
  4042f8:	9107      	str	r1, [sp, #28]
  4042fa:	2201      	movs	r2, #1
  4042fc:	2700      	movs	r7, #0
  4042fe:	e412      	b.n	403b26 <_vfiprintf_r+0x266>
  404300:	9807      	ldr	r0, [sp, #28]
  404302:	4601      	mov	r1, r0
  404304:	3104      	adds	r1, #4
  404306:	6806      	ldr	r6, [r0, #0]
  404308:	9107      	str	r1, [sp, #28]
  40430a:	2700      	movs	r7, #0
  40430c:	e40b      	b.n	403b26 <_vfiprintf_r+0x266>
  40430e:	680e      	ldr	r6, [r1, #0]
  404310:	3104      	adds	r1, #4
  404312:	9107      	str	r1, [sp, #28]
  404314:	2700      	movs	r7, #0
  404316:	e591      	b.n	403e3c <_vfiprintf_r+0x57c>
  404318:	9907      	ldr	r1, [sp, #28]
  40431a:	680e      	ldr	r6, [r1, #0]
  40431c:	460a      	mov	r2, r1
  40431e:	17f7      	asrs	r7, r6, #31
  404320:	3204      	adds	r2, #4
  404322:	9207      	str	r2, [sp, #28]
  404324:	4630      	mov	r0, r6
  404326:	4639      	mov	r1, r7
  404328:	e50f      	b.n	403d4a <_vfiprintf_r+0x48a>
  40432a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40432e:	f000 fe7f 	bl	405030 <__retarget_lock_release_recursive>
  404332:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404336:	e71a      	b.n	40416e <_vfiprintf_r+0x8ae>
  404338:	9b02      	ldr	r3, [sp, #8]
  40433a:	9302      	str	r3, [sp, #8]
  40433c:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404340:	3630      	adds	r6, #48	; 0x30
  404342:	2301      	movs	r3, #1
  404344:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404348:	9305      	str	r3, [sp, #20]
  40434a:	e40b      	b.n	403b64 <_vfiprintf_r+0x2a4>
  40434c:	aa0f      	add	r2, sp, #60	; 0x3c
  40434e:	9904      	ldr	r1, [sp, #16]
  404350:	9806      	ldr	r0, [sp, #24]
  404352:	f7ff fa75 	bl	403840 <__sprint_r.part.0>
  404356:	2800      	cmp	r0, #0
  404358:	f47f af64 	bne.w	404224 <_vfiprintf_r+0x964>
  40435c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40435e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404360:	1c48      	adds	r0, r1, #1
  404362:	46ca      	mov	sl, r9
  404364:	e651      	b.n	40400a <_vfiprintf_r+0x74a>
  404366:	aa0f      	add	r2, sp, #60	; 0x3c
  404368:	9904      	ldr	r1, [sp, #16]
  40436a:	9806      	ldr	r0, [sp, #24]
  40436c:	f7ff fa68 	bl	403840 <__sprint_r.part.0>
  404370:	2800      	cmp	r0, #0
  404372:	f47f af57 	bne.w	404224 <_vfiprintf_r+0x964>
  404376:	9910      	ldr	r1, [sp, #64]	; 0x40
  404378:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40437a:	1c48      	adds	r0, r1, #1
  40437c:	46ca      	mov	sl, r9
  40437e:	e448      	b.n	403c12 <_vfiprintf_r+0x352>
  404380:	2a00      	cmp	r2, #0
  404382:	f040 8091 	bne.w	4044a8 <_vfiprintf_r+0xbe8>
  404386:	2001      	movs	r0, #1
  404388:	4611      	mov	r1, r2
  40438a:	46ca      	mov	sl, r9
  40438c:	e641      	b.n	404012 <_vfiprintf_r+0x752>
  40438e:	aa0f      	add	r2, sp, #60	; 0x3c
  404390:	9904      	ldr	r1, [sp, #16]
  404392:	9806      	ldr	r0, [sp, #24]
  404394:	f7ff fa54 	bl	403840 <__sprint_r.part.0>
  404398:	2800      	cmp	r0, #0
  40439a:	f47f af43 	bne.w	404224 <_vfiprintf_r+0x964>
  40439e:	9810      	ldr	r0, [sp, #64]	; 0x40
  4043a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4043a2:	3001      	adds	r0, #1
  4043a4:	46ca      	mov	sl, r9
  4043a6:	e667      	b.n	404078 <_vfiprintf_r+0x7b8>
  4043a8:	46d3      	mov	fp, sl
  4043aa:	e6d6      	b.n	40415a <_vfiprintf_r+0x89a>
  4043ac:	9e07      	ldr	r6, [sp, #28]
  4043ae:	3607      	adds	r6, #7
  4043b0:	f026 0207 	bic.w	r2, r6, #7
  4043b4:	f102 0108 	add.w	r1, r2, #8
  4043b8:	e9d2 6700 	ldrd	r6, r7, [r2]
  4043bc:	9107      	str	r1, [sp, #28]
  4043be:	2201      	movs	r2, #1
  4043c0:	f7ff bbb1 	b.w	403b26 <_vfiprintf_r+0x266>
  4043c4:	9e07      	ldr	r6, [sp, #28]
  4043c6:	3607      	adds	r6, #7
  4043c8:	f026 0607 	bic.w	r6, r6, #7
  4043cc:	e9d6 0100 	ldrd	r0, r1, [r6]
  4043d0:	f106 0208 	add.w	r2, r6, #8
  4043d4:	9207      	str	r2, [sp, #28]
  4043d6:	4606      	mov	r6, r0
  4043d8:	460f      	mov	r7, r1
  4043da:	e4b6      	b.n	403d4a <_vfiprintf_r+0x48a>
  4043dc:	9e07      	ldr	r6, [sp, #28]
  4043de:	3607      	adds	r6, #7
  4043e0:	f026 0207 	bic.w	r2, r6, #7
  4043e4:	f102 0108 	add.w	r1, r2, #8
  4043e8:	e9d2 6700 	ldrd	r6, r7, [r2]
  4043ec:	9107      	str	r1, [sp, #28]
  4043ee:	2200      	movs	r2, #0
  4043f0:	f7ff bb99 	b.w	403b26 <_vfiprintf_r+0x266>
  4043f4:	9e07      	ldr	r6, [sp, #28]
  4043f6:	3607      	adds	r6, #7
  4043f8:	f026 0107 	bic.w	r1, r6, #7
  4043fc:	f101 0008 	add.w	r0, r1, #8
  404400:	9007      	str	r0, [sp, #28]
  404402:	e9d1 6700 	ldrd	r6, r7, [r1]
  404406:	e519      	b.n	403e3c <_vfiprintf_r+0x57c>
  404408:	46cb      	mov	fp, r9
  40440a:	f7ff bbab 	b.w	403b64 <_vfiprintf_r+0x2a4>
  40440e:	252d      	movs	r5, #45	; 0x2d
  404410:	4276      	negs	r6, r6
  404412:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404416:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40441a:	2201      	movs	r2, #1
  40441c:	f7ff bb88 	b.w	403b30 <_vfiprintf_r+0x270>
  404420:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404422:	b9b3      	cbnz	r3, 404452 <_vfiprintf_r+0xb92>
  404424:	4611      	mov	r1, r2
  404426:	2001      	movs	r0, #1
  404428:	46ca      	mov	sl, r9
  40442a:	e5f2      	b.n	404012 <_vfiprintf_r+0x752>
  40442c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404430:	f000 fdfe 	bl	405030 <__retarget_lock_release_recursive>
  404434:	f04f 33ff 	mov.w	r3, #4294967295
  404438:	9303      	str	r3, [sp, #12]
  40443a:	f7ff bb50 	b.w	403ade <_vfiprintf_r+0x21e>
  40443e:	aa0f      	add	r2, sp, #60	; 0x3c
  404440:	9904      	ldr	r1, [sp, #16]
  404442:	9806      	ldr	r0, [sp, #24]
  404444:	f7ff f9fc 	bl	403840 <__sprint_r.part.0>
  404448:	2800      	cmp	r0, #0
  40444a:	f47f aeeb 	bne.w	404224 <_vfiprintf_r+0x964>
  40444e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404450:	e6a9      	b.n	4041a6 <_vfiprintf_r+0x8e6>
  404452:	ab0e      	add	r3, sp, #56	; 0x38
  404454:	2202      	movs	r2, #2
  404456:	931c      	str	r3, [sp, #112]	; 0x70
  404458:	921d      	str	r2, [sp, #116]	; 0x74
  40445a:	2001      	movs	r0, #1
  40445c:	46ca      	mov	sl, r9
  40445e:	e5d0      	b.n	404002 <_vfiprintf_r+0x742>
  404460:	aa0f      	add	r2, sp, #60	; 0x3c
  404462:	9904      	ldr	r1, [sp, #16]
  404464:	9806      	ldr	r0, [sp, #24]
  404466:	f7ff f9eb 	bl	403840 <__sprint_r.part.0>
  40446a:	2800      	cmp	r0, #0
  40446c:	f47f aeda 	bne.w	404224 <_vfiprintf_r+0x964>
  404470:	9910      	ldr	r1, [sp, #64]	; 0x40
  404472:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404474:	1c48      	adds	r0, r1, #1
  404476:	46ca      	mov	sl, r9
  404478:	e5a4      	b.n	403fc4 <_vfiprintf_r+0x704>
  40447a:	9a07      	ldr	r2, [sp, #28]
  40447c:	9903      	ldr	r1, [sp, #12]
  40447e:	6813      	ldr	r3, [r2, #0]
  404480:	17cd      	asrs	r5, r1, #31
  404482:	4608      	mov	r0, r1
  404484:	3204      	adds	r2, #4
  404486:	4629      	mov	r1, r5
  404488:	9207      	str	r2, [sp, #28]
  40448a:	e9c3 0100 	strd	r0, r1, [r3]
  40448e:	f7ff ba54 	b.w	40393a <_vfiprintf_r+0x7a>
  404492:	4658      	mov	r0, fp
  404494:	9607      	str	r6, [sp, #28]
  404496:	9302      	str	r3, [sp, #8]
  404498:	f7ff f932 	bl	403700 <strlen>
  40449c:	2400      	movs	r4, #0
  40449e:	9005      	str	r0, [sp, #20]
  4044a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4044a4:	f7ff bb5e 	b.w	403b64 <_vfiprintf_r+0x2a4>
  4044a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4044aa:	9904      	ldr	r1, [sp, #16]
  4044ac:	9806      	ldr	r0, [sp, #24]
  4044ae:	f7ff f9c7 	bl	403840 <__sprint_r.part.0>
  4044b2:	2800      	cmp	r0, #0
  4044b4:	f47f aeb6 	bne.w	404224 <_vfiprintf_r+0x964>
  4044b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4044ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044bc:	1c48      	adds	r0, r1, #1
  4044be:	46ca      	mov	sl, r9
  4044c0:	e5a7      	b.n	404012 <_vfiprintf_r+0x752>
  4044c2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4044c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044c6:	4e20      	ldr	r6, [pc, #128]	; (404548 <_vfiprintf_r+0xc88>)
  4044c8:	3101      	adds	r1, #1
  4044ca:	f7ff bb90 	b.w	403bee <_vfiprintf_r+0x32e>
  4044ce:	2c06      	cmp	r4, #6
  4044d0:	bf28      	it	cs
  4044d2:	2406      	movcs	r4, #6
  4044d4:	9405      	str	r4, [sp, #20]
  4044d6:	9607      	str	r6, [sp, #28]
  4044d8:	9401      	str	r4, [sp, #4]
  4044da:	f8df b070 	ldr.w	fp, [pc, #112]	; 40454c <_vfiprintf_r+0xc8c>
  4044de:	e4d5      	b.n	403e8c <_vfiprintf_r+0x5cc>
  4044e0:	9810      	ldr	r0, [sp, #64]	; 0x40
  4044e2:	4e19      	ldr	r6, [pc, #100]	; (404548 <_vfiprintf_r+0xc88>)
  4044e4:	3001      	adds	r0, #1
  4044e6:	e603      	b.n	4040f0 <_vfiprintf_r+0x830>
  4044e8:	9405      	str	r4, [sp, #20]
  4044ea:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4044ee:	9607      	str	r6, [sp, #28]
  4044f0:	9302      	str	r3, [sp, #8]
  4044f2:	4604      	mov	r4, r0
  4044f4:	f7ff bb36 	b.w	403b64 <_vfiprintf_r+0x2a4>
  4044f8:	4686      	mov	lr, r0
  4044fa:	f7ff bbce 	b.w	403c9a <_vfiprintf_r+0x3da>
  4044fe:	9806      	ldr	r0, [sp, #24]
  404500:	aa0f      	add	r2, sp, #60	; 0x3c
  404502:	4659      	mov	r1, fp
  404504:	f7ff f99c 	bl	403840 <__sprint_r.part.0>
  404508:	2800      	cmp	r0, #0
  40450a:	f43f ae24 	beq.w	404156 <_vfiprintf_r+0x896>
  40450e:	e624      	b.n	40415a <_vfiprintf_r+0x89a>
  404510:	9907      	ldr	r1, [sp, #28]
  404512:	f898 2001 	ldrb.w	r2, [r8, #1]
  404516:	680c      	ldr	r4, [r1, #0]
  404518:	3104      	adds	r1, #4
  40451a:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40451e:	46b8      	mov	r8, r7
  404520:	9107      	str	r1, [sp, #28]
  404522:	f7ff ba3f 	b.w	4039a4 <_vfiprintf_r+0xe4>
  404526:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40452a:	e43c      	b.n	403da6 <_vfiprintf_r+0x4e6>
  40452c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404530:	e521      	b.n	403f76 <_vfiprintf_r+0x6b6>
  404532:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404536:	f7ff bbf4 	b.w	403d22 <_vfiprintf_r+0x462>
  40453a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40453e:	e491      	b.n	403e64 <_vfiprintf_r+0x5a4>
  404540:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404544:	e469      	b.n	403e1a <_vfiprintf_r+0x55a>
  404546:	bf00      	nop
  404548:	0040679c 	.word	0x0040679c
  40454c:	00406794 	.word	0x00406794

00404550 <__sbprintf>:
  404550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404554:	460c      	mov	r4, r1
  404556:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40455a:	8989      	ldrh	r1, [r1, #12]
  40455c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40455e:	89e5      	ldrh	r5, [r4, #14]
  404560:	9619      	str	r6, [sp, #100]	; 0x64
  404562:	f021 0102 	bic.w	r1, r1, #2
  404566:	4606      	mov	r6, r0
  404568:	69e0      	ldr	r0, [r4, #28]
  40456a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40456e:	4617      	mov	r7, r2
  404570:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404574:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404576:	f8ad 500e 	strh.w	r5, [sp, #14]
  40457a:	4698      	mov	r8, r3
  40457c:	ad1a      	add	r5, sp, #104	; 0x68
  40457e:	2300      	movs	r3, #0
  404580:	9007      	str	r0, [sp, #28]
  404582:	a816      	add	r0, sp, #88	; 0x58
  404584:	9209      	str	r2, [sp, #36]	; 0x24
  404586:	9306      	str	r3, [sp, #24]
  404588:	9500      	str	r5, [sp, #0]
  40458a:	9504      	str	r5, [sp, #16]
  40458c:	9102      	str	r1, [sp, #8]
  40458e:	9105      	str	r1, [sp, #20]
  404590:	f000 fd48 	bl	405024 <__retarget_lock_init_recursive>
  404594:	4643      	mov	r3, r8
  404596:	463a      	mov	r2, r7
  404598:	4669      	mov	r1, sp
  40459a:	4630      	mov	r0, r6
  40459c:	f7ff f990 	bl	4038c0 <_vfiprintf_r>
  4045a0:	1e05      	subs	r5, r0, #0
  4045a2:	db07      	blt.n	4045b4 <__sbprintf+0x64>
  4045a4:	4630      	mov	r0, r6
  4045a6:	4669      	mov	r1, sp
  4045a8:	f000 f928 	bl	4047fc <_fflush_r>
  4045ac:	2800      	cmp	r0, #0
  4045ae:	bf18      	it	ne
  4045b0:	f04f 35ff 	movne.w	r5, #4294967295
  4045b4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4045b8:	065b      	lsls	r3, r3, #25
  4045ba:	d503      	bpl.n	4045c4 <__sbprintf+0x74>
  4045bc:	89a3      	ldrh	r3, [r4, #12]
  4045be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045c2:	81a3      	strh	r3, [r4, #12]
  4045c4:	9816      	ldr	r0, [sp, #88]	; 0x58
  4045c6:	f000 fd2f 	bl	405028 <__retarget_lock_close_recursive>
  4045ca:	4628      	mov	r0, r5
  4045cc:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4045d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004045d4 <__swsetup_r>:
  4045d4:	b538      	push	{r3, r4, r5, lr}
  4045d6:	4b30      	ldr	r3, [pc, #192]	; (404698 <__swsetup_r+0xc4>)
  4045d8:	681b      	ldr	r3, [r3, #0]
  4045da:	4605      	mov	r5, r0
  4045dc:	460c      	mov	r4, r1
  4045de:	b113      	cbz	r3, 4045e6 <__swsetup_r+0x12>
  4045e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4045e2:	2a00      	cmp	r2, #0
  4045e4:	d038      	beq.n	404658 <__swsetup_r+0x84>
  4045e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4045ea:	b293      	uxth	r3, r2
  4045ec:	0718      	lsls	r0, r3, #28
  4045ee:	d50c      	bpl.n	40460a <__swsetup_r+0x36>
  4045f0:	6920      	ldr	r0, [r4, #16]
  4045f2:	b1a8      	cbz	r0, 404620 <__swsetup_r+0x4c>
  4045f4:	f013 0201 	ands.w	r2, r3, #1
  4045f8:	d01e      	beq.n	404638 <__swsetup_r+0x64>
  4045fa:	6963      	ldr	r3, [r4, #20]
  4045fc:	2200      	movs	r2, #0
  4045fe:	425b      	negs	r3, r3
  404600:	61a3      	str	r3, [r4, #24]
  404602:	60a2      	str	r2, [r4, #8]
  404604:	b1f0      	cbz	r0, 404644 <__swsetup_r+0x70>
  404606:	2000      	movs	r0, #0
  404608:	bd38      	pop	{r3, r4, r5, pc}
  40460a:	06d9      	lsls	r1, r3, #27
  40460c:	d53c      	bpl.n	404688 <__swsetup_r+0xb4>
  40460e:	0758      	lsls	r0, r3, #29
  404610:	d426      	bmi.n	404660 <__swsetup_r+0x8c>
  404612:	6920      	ldr	r0, [r4, #16]
  404614:	f042 0308 	orr.w	r3, r2, #8
  404618:	81a3      	strh	r3, [r4, #12]
  40461a:	b29b      	uxth	r3, r3
  40461c:	2800      	cmp	r0, #0
  40461e:	d1e9      	bne.n	4045f4 <__swsetup_r+0x20>
  404620:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404624:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404628:	d0e4      	beq.n	4045f4 <__swsetup_r+0x20>
  40462a:	4628      	mov	r0, r5
  40462c:	4621      	mov	r1, r4
  40462e:	f000 fd2f 	bl	405090 <__smakebuf_r>
  404632:	89a3      	ldrh	r3, [r4, #12]
  404634:	6920      	ldr	r0, [r4, #16]
  404636:	e7dd      	b.n	4045f4 <__swsetup_r+0x20>
  404638:	0799      	lsls	r1, r3, #30
  40463a:	bf58      	it	pl
  40463c:	6962      	ldrpl	r2, [r4, #20]
  40463e:	60a2      	str	r2, [r4, #8]
  404640:	2800      	cmp	r0, #0
  404642:	d1e0      	bne.n	404606 <__swsetup_r+0x32>
  404644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404648:	061a      	lsls	r2, r3, #24
  40464a:	d5dd      	bpl.n	404608 <__swsetup_r+0x34>
  40464c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404650:	81a3      	strh	r3, [r4, #12]
  404652:	f04f 30ff 	mov.w	r0, #4294967295
  404656:	bd38      	pop	{r3, r4, r5, pc}
  404658:	4618      	mov	r0, r3
  40465a:	f000 f927 	bl	4048ac <__sinit>
  40465e:	e7c2      	b.n	4045e6 <__swsetup_r+0x12>
  404660:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404662:	b151      	cbz	r1, 40467a <__swsetup_r+0xa6>
  404664:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404668:	4299      	cmp	r1, r3
  40466a:	d004      	beq.n	404676 <__swsetup_r+0xa2>
  40466c:	4628      	mov	r0, r5
  40466e:	f000 fa43 	bl	404af8 <_free_r>
  404672:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404676:	2300      	movs	r3, #0
  404678:	6323      	str	r3, [r4, #48]	; 0x30
  40467a:	2300      	movs	r3, #0
  40467c:	6920      	ldr	r0, [r4, #16]
  40467e:	6063      	str	r3, [r4, #4]
  404680:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404684:	6020      	str	r0, [r4, #0]
  404686:	e7c5      	b.n	404614 <__swsetup_r+0x40>
  404688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40468c:	2309      	movs	r3, #9
  40468e:	602b      	str	r3, [r5, #0]
  404690:	f04f 30ff 	mov.w	r0, #4294967295
  404694:	81a2      	strh	r2, [r4, #12]
  404696:	bd38      	pop	{r3, r4, r5, pc}
  404698:	20400020 	.word	0x20400020

0040469c <register_fini>:
  40469c:	4b02      	ldr	r3, [pc, #8]	; (4046a8 <register_fini+0xc>)
  40469e:	b113      	cbz	r3, 4046a6 <register_fini+0xa>
  4046a0:	4802      	ldr	r0, [pc, #8]	; (4046ac <register_fini+0x10>)
  4046a2:	f000 b805 	b.w	4046b0 <atexit>
  4046a6:	4770      	bx	lr
  4046a8:	00000000 	.word	0x00000000
  4046ac:	0040491d 	.word	0x0040491d

004046b0 <atexit>:
  4046b0:	2300      	movs	r3, #0
  4046b2:	4601      	mov	r1, r0
  4046b4:	461a      	mov	r2, r3
  4046b6:	4618      	mov	r0, r3
  4046b8:	f001 bb64 	b.w	405d84 <__register_exitproc>

004046bc <__sflush_r>:
  4046bc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4046c0:	b29a      	uxth	r2, r3
  4046c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4046c6:	460d      	mov	r5, r1
  4046c8:	0711      	lsls	r1, r2, #28
  4046ca:	4680      	mov	r8, r0
  4046cc:	d43a      	bmi.n	404744 <__sflush_r+0x88>
  4046ce:	686a      	ldr	r2, [r5, #4]
  4046d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4046d4:	2a00      	cmp	r2, #0
  4046d6:	81ab      	strh	r3, [r5, #12]
  4046d8:	dd6f      	ble.n	4047ba <__sflush_r+0xfe>
  4046da:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4046dc:	2c00      	cmp	r4, #0
  4046de:	d049      	beq.n	404774 <__sflush_r+0xb8>
  4046e0:	2200      	movs	r2, #0
  4046e2:	b29b      	uxth	r3, r3
  4046e4:	f8d8 6000 	ldr.w	r6, [r8]
  4046e8:	f8c8 2000 	str.w	r2, [r8]
  4046ec:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4046f0:	d067      	beq.n	4047c2 <__sflush_r+0x106>
  4046f2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4046f4:	075f      	lsls	r7, r3, #29
  4046f6:	d505      	bpl.n	404704 <__sflush_r+0x48>
  4046f8:	6869      	ldr	r1, [r5, #4]
  4046fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4046fc:	1a52      	subs	r2, r2, r1
  4046fe:	b10b      	cbz	r3, 404704 <__sflush_r+0x48>
  404700:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404702:	1ad2      	subs	r2, r2, r3
  404704:	2300      	movs	r3, #0
  404706:	69e9      	ldr	r1, [r5, #28]
  404708:	4640      	mov	r0, r8
  40470a:	47a0      	blx	r4
  40470c:	1c44      	adds	r4, r0, #1
  40470e:	d03c      	beq.n	40478a <__sflush_r+0xce>
  404710:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404714:	692a      	ldr	r2, [r5, #16]
  404716:	602a      	str	r2, [r5, #0]
  404718:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40471c:	2200      	movs	r2, #0
  40471e:	81ab      	strh	r3, [r5, #12]
  404720:	04db      	lsls	r3, r3, #19
  404722:	606a      	str	r2, [r5, #4]
  404724:	d447      	bmi.n	4047b6 <__sflush_r+0xfa>
  404726:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404728:	f8c8 6000 	str.w	r6, [r8]
  40472c:	b311      	cbz	r1, 404774 <__sflush_r+0xb8>
  40472e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404732:	4299      	cmp	r1, r3
  404734:	d002      	beq.n	40473c <__sflush_r+0x80>
  404736:	4640      	mov	r0, r8
  404738:	f000 f9de 	bl	404af8 <_free_r>
  40473c:	2000      	movs	r0, #0
  40473e:	6328      	str	r0, [r5, #48]	; 0x30
  404740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404744:	692e      	ldr	r6, [r5, #16]
  404746:	b1ae      	cbz	r6, 404774 <__sflush_r+0xb8>
  404748:	682c      	ldr	r4, [r5, #0]
  40474a:	602e      	str	r6, [r5, #0]
  40474c:	0791      	lsls	r1, r2, #30
  40474e:	bf0c      	ite	eq
  404750:	696b      	ldreq	r3, [r5, #20]
  404752:	2300      	movne	r3, #0
  404754:	1ba4      	subs	r4, r4, r6
  404756:	60ab      	str	r3, [r5, #8]
  404758:	e00a      	b.n	404770 <__sflush_r+0xb4>
  40475a:	4623      	mov	r3, r4
  40475c:	4632      	mov	r2, r6
  40475e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404760:	69e9      	ldr	r1, [r5, #28]
  404762:	4640      	mov	r0, r8
  404764:	47b8      	blx	r7
  404766:	2800      	cmp	r0, #0
  404768:	eba4 0400 	sub.w	r4, r4, r0
  40476c:	4406      	add	r6, r0
  40476e:	dd04      	ble.n	40477a <__sflush_r+0xbe>
  404770:	2c00      	cmp	r4, #0
  404772:	dcf2      	bgt.n	40475a <__sflush_r+0x9e>
  404774:	2000      	movs	r0, #0
  404776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40477a:	89ab      	ldrh	r3, [r5, #12]
  40477c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404780:	81ab      	strh	r3, [r5, #12]
  404782:	f04f 30ff 	mov.w	r0, #4294967295
  404786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40478a:	f8d8 4000 	ldr.w	r4, [r8]
  40478e:	2c1d      	cmp	r4, #29
  404790:	d8f3      	bhi.n	40477a <__sflush_r+0xbe>
  404792:	4b19      	ldr	r3, [pc, #100]	; (4047f8 <__sflush_r+0x13c>)
  404794:	40e3      	lsrs	r3, r4
  404796:	43db      	mvns	r3, r3
  404798:	f013 0301 	ands.w	r3, r3, #1
  40479c:	d1ed      	bne.n	40477a <__sflush_r+0xbe>
  40479e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4047a2:	606b      	str	r3, [r5, #4]
  4047a4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4047a8:	6929      	ldr	r1, [r5, #16]
  4047aa:	81ab      	strh	r3, [r5, #12]
  4047ac:	04da      	lsls	r2, r3, #19
  4047ae:	6029      	str	r1, [r5, #0]
  4047b0:	d5b9      	bpl.n	404726 <__sflush_r+0x6a>
  4047b2:	2c00      	cmp	r4, #0
  4047b4:	d1b7      	bne.n	404726 <__sflush_r+0x6a>
  4047b6:	6528      	str	r0, [r5, #80]	; 0x50
  4047b8:	e7b5      	b.n	404726 <__sflush_r+0x6a>
  4047ba:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4047bc:	2a00      	cmp	r2, #0
  4047be:	dc8c      	bgt.n	4046da <__sflush_r+0x1e>
  4047c0:	e7d8      	b.n	404774 <__sflush_r+0xb8>
  4047c2:	2301      	movs	r3, #1
  4047c4:	69e9      	ldr	r1, [r5, #28]
  4047c6:	4640      	mov	r0, r8
  4047c8:	47a0      	blx	r4
  4047ca:	1c43      	adds	r3, r0, #1
  4047cc:	4602      	mov	r2, r0
  4047ce:	d002      	beq.n	4047d6 <__sflush_r+0x11a>
  4047d0:	89ab      	ldrh	r3, [r5, #12]
  4047d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4047d4:	e78e      	b.n	4046f4 <__sflush_r+0x38>
  4047d6:	f8d8 3000 	ldr.w	r3, [r8]
  4047da:	2b00      	cmp	r3, #0
  4047dc:	d0f8      	beq.n	4047d0 <__sflush_r+0x114>
  4047de:	2b1d      	cmp	r3, #29
  4047e0:	d001      	beq.n	4047e6 <__sflush_r+0x12a>
  4047e2:	2b16      	cmp	r3, #22
  4047e4:	d102      	bne.n	4047ec <__sflush_r+0x130>
  4047e6:	f8c8 6000 	str.w	r6, [r8]
  4047ea:	e7c3      	b.n	404774 <__sflush_r+0xb8>
  4047ec:	89ab      	ldrh	r3, [r5, #12]
  4047ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4047f2:	81ab      	strh	r3, [r5, #12]
  4047f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047f8:	20400001 	.word	0x20400001

004047fc <_fflush_r>:
  4047fc:	b538      	push	{r3, r4, r5, lr}
  4047fe:	460d      	mov	r5, r1
  404800:	4604      	mov	r4, r0
  404802:	b108      	cbz	r0, 404808 <_fflush_r+0xc>
  404804:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404806:	b1bb      	cbz	r3, 404838 <_fflush_r+0x3c>
  404808:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40480c:	b188      	cbz	r0, 404832 <_fflush_r+0x36>
  40480e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404810:	07db      	lsls	r3, r3, #31
  404812:	d401      	bmi.n	404818 <_fflush_r+0x1c>
  404814:	0581      	lsls	r1, r0, #22
  404816:	d517      	bpl.n	404848 <_fflush_r+0x4c>
  404818:	4620      	mov	r0, r4
  40481a:	4629      	mov	r1, r5
  40481c:	f7ff ff4e 	bl	4046bc <__sflush_r>
  404820:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404822:	07da      	lsls	r2, r3, #31
  404824:	4604      	mov	r4, r0
  404826:	d402      	bmi.n	40482e <_fflush_r+0x32>
  404828:	89ab      	ldrh	r3, [r5, #12]
  40482a:	059b      	lsls	r3, r3, #22
  40482c:	d507      	bpl.n	40483e <_fflush_r+0x42>
  40482e:	4620      	mov	r0, r4
  404830:	bd38      	pop	{r3, r4, r5, pc}
  404832:	4604      	mov	r4, r0
  404834:	4620      	mov	r0, r4
  404836:	bd38      	pop	{r3, r4, r5, pc}
  404838:	f000 f838 	bl	4048ac <__sinit>
  40483c:	e7e4      	b.n	404808 <_fflush_r+0xc>
  40483e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404840:	f000 fbf6 	bl	405030 <__retarget_lock_release_recursive>
  404844:	4620      	mov	r0, r4
  404846:	bd38      	pop	{r3, r4, r5, pc}
  404848:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40484a:	f000 fbef 	bl	40502c <__retarget_lock_acquire_recursive>
  40484e:	e7e3      	b.n	404818 <_fflush_r+0x1c>

00404850 <_cleanup_r>:
  404850:	4901      	ldr	r1, [pc, #4]	; (404858 <_cleanup_r+0x8>)
  404852:	f000 bbaf 	b.w	404fb4 <_fwalk_reent>
  404856:	bf00      	nop
  404858:	00405e6d 	.word	0x00405e6d

0040485c <std.isra.0>:
  40485c:	b510      	push	{r4, lr}
  40485e:	2300      	movs	r3, #0
  404860:	4604      	mov	r4, r0
  404862:	8181      	strh	r1, [r0, #12]
  404864:	81c2      	strh	r2, [r0, #14]
  404866:	6003      	str	r3, [r0, #0]
  404868:	6043      	str	r3, [r0, #4]
  40486a:	6083      	str	r3, [r0, #8]
  40486c:	6643      	str	r3, [r0, #100]	; 0x64
  40486e:	6103      	str	r3, [r0, #16]
  404870:	6143      	str	r3, [r0, #20]
  404872:	6183      	str	r3, [r0, #24]
  404874:	4619      	mov	r1, r3
  404876:	2208      	movs	r2, #8
  404878:	305c      	adds	r0, #92	; 0x5c
  40487a:	f7fe fe0b 	bl	403494 <memset>
  40487e:	4807      	ldr	r0, [pc, #28]	; (40489c <std.isra.0+0x40>)
  404880:	4907      	ldr	r1, [pc, #28]	; (4048a0 <std.isra.0+0x44>)
  404882:	4a08      	ldr	r2, [pc, #32]	; (4048a4 <std.isra.0+0x48>)
  404884:	4b08      	ldr	r3, [pc, #32]	; (4048a8 <std.isra.0+0x4c>)
  404886:	6220      	str	r0, [r4, #32]
  404888:	61e4      	str	r4, [r4, #28]
  40488a:	6261      	str	r1, [r4, #36]	; 0x24
  40488c:	62a2      	str	r2, [r4, #40]	; 0x28
  40488e:	62e3      	str	r3, [r4, #44]	; 0x2c
  404890:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404898:	f000 bbc4 	b.w	405024 <__retarget_lock_init_recursive>
  40489c:	00405bb1 	.word	0x00405bb1
  4048a0:	00405bd5 	.word	0x00405bd5
  4048a4:	00405c11 	.word	0x00405c11
  4048a8:	00405c31 	.word	0x00405c31

004048ac <__sinit>:
  4048ac:	b510      	push	{r4, lr}
  4048ae:	4604      	mov	r4, r0
  4048b0:	4812      	ldr	r0, [pc, #72]	; (4048fc <__sinit+0x50>)
  4048b2:	f000 fbbb 	bl	40502c <__retarget_lock_acquire_recursive>
  4048b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4048b8:	b9d2      	cbnz	r2, 4048f0 <__sinit+0x44>
  4048ba:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4048be:	4810      	ldr	r0, [pc, #64]	; (404900 <__sinit+0x54>)
  4048c0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4048c4:	2103      	movs	r1, #3
  4048c6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4048ca:	63e0      	str	r0, [r4, #60]	; 0x3c
  4048cc:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4048d0:	6860      	ldr	r0, [r4, #4]
  4048d2:	2104      	movs	r1, #4
  4048d4:	f7ff ffc2 	bl	40485c <std.isra.0>
  4048d8:	2201      	movs	r2, #1
  4048da:	2109      	movs	r1, #9
  4048dc:	68a0      	ldr	r0, [r4, #8]
  4048de:	f7ff ffbd 	bl	40485c <std.isra.0>
  4048e2:	2202      	movs	r2, #2
  4048e4:	2112      	movs	r1, #18
  4048e6:	68e0      	ldr	r0, [r4, #12]
  4048e8:	f7ff ffb8 	bl	40485c <std.isra.0>
  4048ec:	2301      	movs	r3, #1
  4048ee:	63a3      	str	r3, [r4, #56]	; 0x38
  4048f0:	4802      	ldr	r0, [pc, #8]	; (4048fc <__sinit+0x50>)
  4048f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4048f6:	f000 bb9b 	b.w	405030 <__retarget_lock_release_recursive>
  4048fa:	bf00      	nop
  4048fc:	2040ac7c 	.word	0x2040ac7c
  404900:	00404851 	.word	0x00404851

00404904 <__sfp_lock_acquire>:
  404904:	4801      	ldr	r0, [pc, #4]	; (40490c <__sfp_lock_acquire+0x8>)
  404906:	f000 bb91 	b.w	40502c <__retarget_lock_acquire_recursive>
  40490a:	bf00      	nop
  40490c:	2040ac90 	.word	0x2040ac90

00404910 <__sfp_lock_release>:
  404910:	4801      	ldr	r0, [pc, #4]	; (404918 <__sfp_lock_release+0x8>)
  404912:	f000 bb8d 	b.w	405030 <__retarget_lock_release_recursive>
  404916:	bf00      	nop
  404918:	2040ac90 	.word	0x2040ac90

0040491c <__libc_fini_array>:
  40491c:	b538      	push	{r3, r4, r5, lr}
  40491e:	4c0a      	ldr	r4, [pc, #40]	; (404948 <__libc_fini_array+0x2c>)
  404920:	4d0a      	ldr	r5, [pc, #40]	; (40494c <__libc_fini_array+0x30>)
  404922:	1b64      	subs	r4, r4, r5
  404924:	10a4      	asrs	r4, r4, #2
  404926:	d00a      	beq.n	40493e <__libc_fini_array+0x22>
  404928:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40492c:	3b01      	subs	r3, #1
  40492e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404932:	3c01      	subs	r4, #1
  404934:	f855 3904 	ldr.w	r3, [r5], #-4
  404938:	4798      	blx	r3
  40493a:	2c00      	cmp	r4, #0
  40493c:	d1f9      	bne.n	404932 <__libc_fini_array+0x16>
  40493e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404942:	f001 bfcf 	b.w	4068e4 <_fini>
  404946:	bf00      	nop
  404948:	004068f4 	.word	0x004068f4
  40494c:	004068f0 	.word	0x004068f0

00404950 <__fputwc>:
  404950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404954:	b082      	sub	sp, #8
  404956:	4680      	mov	r8, r0
  404958:	4689      	mov	r9, r1
  40495a:	4614      	mov	r4, r2
  40495c:	f000 fb54 	bl	405008 <__locale_mb_cur_max>
  404960:	2801      	cmp	r0, #1
  404962:	d036      	beq.n	4049d2 <__fputwc+0x82>
  404964:	464a      	mov	r2, r9
  404966:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40496a:	a901      	add	r1, sp, #4
  40496c:	4640      	mov	r0, r8
  40496e:	f001 f9bb 	bl	405ce8 <_wcrtomb_r>
  404972:	1c42      	adds	r2, r0, #1
  404974:	4606      	mov	r6, r0
  404976:	d025      	beq.n	4049c4 <__fputwc+0x74>
  404978:	b3a8      	cbz	r0, 4049e6 <__fputwc+0x96>
  40497a:	f89d e004 	ldrb.w	lr, [sp, #4]
  40497e:	2500      	movs	r5, #0
  404980:	f10d 0a04 	add.w	sl, sp, #4
  404984:	e009      	b.n	40499a <__fputwc+0x4a>
  404986:	6823      	ldr	r3, [r4, #0]
  404988:	1c5a      	adds	r2, r3, #1
  40498a:	6022      	str	r2, [r4, #0]
  40498c:	f883 e000 	strb.w	lr, [r3]
  404990:	3501      	adds	r5, #1
  404992:	42b5      	cmp	r5, r6
  404994:	d227      	bcs.n	4049e6 <__fputwc+0x96>
  404996:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40499a:	68a3      	ldr	r3, [r4, #8]
  40499c:	3b01      	subs	r3, #1
  40499e:	2b00      	cmp	r3, #0
  4049a0:	60a3      	str	r3, [r4, #8]
  4049a2:	daf0      	bge.n	404986 <__fputwc+0x36>
  4049a4:	69a7      	ldr	r7, [r4, #24]
  4049a6:	42bb      	cmp	r3, r7
  4049a8:	4671      	mov	r1, lr
  4049aa:	4622      	mov	r2, r4
  4049ac:	4640      	mov	r0, r8
  4049ae:	db02      	blt.n	4049b6 <__fputwc+0x66>
  4049b0:	f1be 0f0a 	cmp.w	lr, #10
  4049b4:	d1e7      	bne.n	404986 <__fputwc+0x36>
  4049b6:	f001 f93f 	bl	405c38 <__swbuf_r>
  4049ba:	1c43      	adds	r3, r0, #1
  4049bc:	d1e8      	bne.n	404990 <__fputwc+0x40>
  4049be:	b002      	add	sp, #8
  4049c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049c4:	89a3      	ldrh	r3, [r4, #12]
  4049c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4049ca:	81a3      	strh	r3, [r4, #12]
  4049cc:	b002      	add	sp, #8
  4049ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049d2:	f109 33ff 	add.w	r3, r9, #4294967295
  4049d6:	2bfe      	cmp	r3, #254	; 0xfe
  4049d8:	d8c4      	bhi.n	404964 <__fputwc+0x14>
  4049da:	fa5f fe89 	uxtb.w	lr, r9
  4049de:	4606      	mov	r6, r0
  4049e0:	f88d e004 	strb.w	lr, [sp, #4]
  4049e4:	e7cb      	b.n	40497e <__fputwc+0x2e>
  4049e6:	4648      	mov	r0, r9
  4049e8:	b002      	add	sp, #8
  4049ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049ee:	bf00      	nop

004049f0 <_fputwc_r>:
  4049f0:	b530      	push	{r4, r5, lr}
  4049f2:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4049f4:	f013 0f01 	tst.w	r3, #1
  4049f8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4049fc:	4614      	mov	r4, r2
  4049fe:	b083      	sub	sp, #12
  404a00:	4605      	mov	r5, r0
  404a02:	b29a      	uxth	r2, r3
  404a04:	d101      	bne.n	404a0a <_fputwc_r+0x1a>
  404a06:	0590      	lsls	r0, r2, #22
  404a08:	d51c      	bpl.n	404a44 <_fputwc_r+0x54>
  404a0a:	0490      	lsls	r0, r2, #18
  404a0c:	d406      	bmi.n	404a1c <_fputwc_r+0x2c>
  404a0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404a10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404a14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404a18:	81a3      	strh	r3, [r4, #12]
  404a1a:	6662      	str	r2, [r4, #100]	; 0x64
  404a1c:	4628      	mov	r0, r5
  404a1e:	4622      	mov	r2, r4
  404a20:	f7ff ff96 	bl	404950 <__fputwc>
  404a24:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404a26:	07da      	lsls	r2, r3, #31
  404a28:	4605      	mov	r5, r0
  404a2a:	d402      	bmi.n	404a32 <_fputwc_r+0x42>
  404a2c:	89a3      	ldrh	r3, [r4, #12]
  404a2e:	059b      	lsls	r3, r3, #22
  404a30:	d502      	bpl.n	404a38 <_fputwc_r+0x48>
  404a32:	4628      	mov	r0, r5
  404a34:	b003      	add	sp, #12
  404a36:	bd30      	pop	{r4, r5, pc}
  404a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404a3a:	f000 faf9 	bl	405030 <__retarget_lock_release_recursive>
  404a3e:	4628      	mov	r0, r5
  404a40:	b003      	add	sp, #12
  404a42:	bd30      	pop	{r4, r5, pc}
  404a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404a46:	9101      	str	r1, [sp, #4]
  404a48:	f000 faf0 	bl	40502c <__retarget_lock_acquire_recursive>
  404a4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a50:	9901      	ldr	r1, [sp, #4]
  404a52:	b29a      	uxth	r2, r3
  404a54:	e7d9      	b.n	404a0a <_fputwc_r+0x1a>
  404a56:	bf00      	nop

00404a58 <_malloc_trim_r>:
  404a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404a5a:	4f24      	ldr	r7, [pc, #144]	; (404aec <_malloc_trim_r+0x94>)
  404a5c:	460c      	mov	r4, r1
  404a5e:	4606      	mov	r6, r0
  404a60:	f000 fee2 	bl	405828 <__malloc_lock>
  404a64:	68bb      	ldr	r3, [r7, #8]
  404a66:	685d      	ldr	r5, [r3, #4]
  404a68:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404a6c:	310f      	adds	r1, #15
  404a6e:	f025 0503 	bic.w	r5, r5, #3
  404a72:	4429      	add	r1, r5
  404a74:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404a78:	f021 010f 	bic.w	r1, r1, #15
  404a7c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404a80:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404a84:	db07      	blt.n	404a96 <_malloc_trim_r+0x3e>
  404a86:	2100      	movs	r1, #0
  404a88:	4630      	mov	r0, r6
  404a8a:	f001 f87f 	bl	405b8c <_sbrk_r>
  404a8e:	68bb      	ldr	r3, [r7, #8]
  404a90:	442b      	add	r3, r5
  404a92:	4298      	cmp	r0, r3
  404a94:	d004      	beq.n	404aa0 <_malloc_trim_r+0x48>
  404a96:	4630      	mov	r0, r6
  404a98:	f000 fecc 	bl	405834 <__malloc_unlock>
  404a9c:	2000      	movs	r0, #0
  404a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404aa0:	4261      	negs	r1, r4
  404aa2:	4630      	mov	r0, r6
  404aa4:	f001 f872 	bl	405b8c <_sbrk_r>
  404aa8:	3001      	adds	r0, #1
  404aaa:	d00d      	beq.n	404ac8 <_malloc_trim_r+0x70>
  404aac:	4b10      	ldr	r3, [pc, #64]	; (404af0 <_malloc_trim_r+0x98>)
  404aae:	68ba      	ldr	r2, [r7, #8]
  404ab0:	6819      	ldr	r1, [r3, #0]
  404ab2:	1b2d      	subs	r5, r5, r4
  404ab4:	f045 0501 	orr.w	r5, r5, #1
  404ab8:	4630      	mov	r0, r6
  404aba:	1b09      	subs	r1, r1, r4
  404abc:	6055      	str	r5, [r2, #4]
  404abe:	6019      	str	r1, [r3, #0]
  404ac0:	f000 feb8 	bl	405834 <__malloc_unlock>
  404ac4:	2001      	movs	r0, #1
  404ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ac8:	2100      	movs	r1, #0
  404aca:	4630      	mov	r0, r6
  404acc:	f001 f85e 	bl	405b8c <_sbrk_r>
  404ad0:	68ba      	ldr	r2, [r7, #8]
  404ad2:	1a83      	subs	r3, r0, r2
  404ad4:	2b0f      	cmp	r3, #15
  404ad6:	ddde      	ble.n	404a96 <_malloc_trim_r+0x3e>
  404ad8:	4c06      	ldr	r4, [pc, #24]	; (404af4 <_malloc_trim_r+0x9c>)
  404ada:	4905      	ldr	r1, [pc, #20]	; (404af0 <_malloc_trim_r+0x98>)
  404adc:	6824      	ldr	r4, [r4, #0]
  404ade:	f043 0301 	orr.w	r3, r3, #1
  404ae2:	1b00      	subs	r0, r0, r4
  404ae4:	6053      	str	r3, [r2, #4]
  404ae6:	6008      	str	r0, [r1, #0]
  404ae8:	e7d5      	b.n	404a96 <_malloc_trim_r+0x3e>
  404aea:	bf00      	nop
  404aec:	204005c0 	.word	0x204005c0
  404af0:	2040abb0 	.word	0x2040abb0
  404af4:	204009c8 	.word	0x204009c8

00404af8 <_free_r>:
  404af8:	2900      	cmp	r1, #0
  404afa:	d044      	beq.n	404b86 <_free_r+0x8e>
  404afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b00:	460d      	mov	r5, r1
  404b02:	4680      	mov	r8, r0
  404b04:	f000 fe90 	bl	405828 <__malloc_lock>
  404b08:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404b0c:	4969      	ldr	r1, [pc, #420]	; (404cb4 <_free_r+0x1bc>)
  404b0e:	f027 0301 	bic.w	r3, r7, #1
  404b12:	f1a5 0408 	sub.w	r4, r5, #8
  404b16:	18e2      	adds	r2, r4, r3
  404b18:	688e      	ldr	r6, [r1, #8]
  404b1a:	6850      	ldr	r0, [r2, #4]
  404b1c:	42b2      	cmp	r2, r6
  404b1e:	f020 0003 	bic.w	r0, r0, #3
  404b22:	d05e      	beq.n	404be2 <_free_r+0xea>
  404b24:	07fe      	lsls	r6, r7, #31
  404b26:	6050      	str	r0, [r2, #4]
  404b28:	d40b      	bmi.n	404b42 <_free_r+0x4a>
  404b2a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404b2e:	1be4      	subs	r4, r4, r7
  404b30:	f101 0e08 	add.w	lr, r1, #8
  404b34:	68a5      	ldr	r5, [r4, #8]
  404b36:	4575      	cmp	r5, lr
  404b38:	443b      	add	r3, r7
  404b3a:	d06d      	beq.n	404c18 <_free_r+0x120>
  404b3c:	68e7      	ldr	r7, [r4, #12]
  404b3e:	60ef      	str	r7, [r5, #12]
  404b40:	60bd      	str	r5, [r7, #8]
  404b42:	1815      	adds	r5, r2, r0
  404b44:	686d      	ldr	r5, [r5, #4]
  404b46:	07ed      	lsls	r5, r5, #31
  404b48:	d53e      	bpl.n	404bc8 <_free_r+0xd0>
  404b4a:	f043 0201 	orr.w	r2, r3, #1
  404b4e:	6062      	str	r2, [r4, #4]
  404b50:	50e3      	str	r3, [r4, r3]
  404b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b56:	d217      	bcs.n	404b88 <_free_r+0x90>
  404b58:	08db      	lsrs	r3, r3, #3
  404b5a:	1c58      	adds	r0, r3, #1
  404b5c:	109a      	asrs	r2, r3, #2
  404b5e:	684d      	ldr	r5, [r1, #4]
  404b60:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404b64:	60a7      	str	r7, [r4, #8]
  404b66:	2301      	movs	r3, #1
  404b68:	4093      	lsls	r3, r2
  404b6a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404b6e:	432b      	orrs	r3, r5
  404b70:	3a08      	subs	r2, #8
  404b72:	60e2      	str	r2, [r4, #12]
  404b74:	604b      	str	r3, [r1, #4]
  404b76:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404b7a:	60fc      	str	r4, [r7, #12]
  404b7c:	4640      	mov	r0, r8
  404b7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404b82:	f000 be57 	b.w	405834 <__malloc_unlock>
  404b86:	4770      	bx	lr
  404b88:	0a5a      	lsrs	r2, r3, #9
  404b8a:	2a04      	cmp	r2, #4
  404b8c:	d852      	bhi.n	404c34 <_free_r+0x13c>
  404b8e:	099a      	lsrs	r2, r3, #6
  404b90:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404b94:	00ff      	lsls	r7, r7, #3
  404b96:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404b9a:	19c8      	adds	r0, r1, r7
  404b9c:	59ca      	ldr	r2, [r1, r7]
  404b9e:	3808      	subs	r0, #8
  404ba0:	4290      	cmp	r0, r2
  404ba2:	d04f      	beq.n	404c44 <_free_r+0x14c>
  404ba4:	6851      	ldr	r1, [r2, #4]
  404ba6:	f021 0103 	bic.w	r1, r1, #3
  404baa:	428b      	cmp	r3, r1
  404bac:	d232      	bcs.n	404c14 <_free_r+0x11c>
  404bae:	6892      	ldr	r2, [r2, #8]
  404bb0:	4290      	cmp	r0, r2
  404bb2:	d1f7      	bne.n	404ba4 <_free_r+0xac>
  404bb4:	68c3      	ldr	r3, [r0, #12]
  404bb6:	60a0      	str	r0, [r4, #8]
  404bb8:	60e3      	str	r3, [r4, #12]
  404bba:	609c      	str	r4, [r3, #8]
  404bbc:	60c4      	str	r4, [r0, #12]
  404bbe:	4640      	mov	r0, r8
  404bc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404bc4:	f000 be36 	b.w	405834 <__malloc_unlock>
  404bc8:	6895      	ldr	r5, [r2, #8]
  404bca:	4f3b      	ldr	r7, [pc, #236]	; (404cb8 <_free_r+0x1c0>)
  404bcc:	42bd      	cmp	r5, r7
  404bce:	4403      	add	r3, r0
  404bd0:	d040      	beq.n	404c54 <_free_r+0x15c>
  404bd2:	68d0      	ldr	r0, [r2, #12]
  404bd4:	60e8      	str	r0, [r5, #12]
  404bd6:	f043 0201 	orr.w	r2, r3, #1
  404bda:	6085      	str	r5, [r0, #8]
  404bdc:	6062      	str	r2, [r4, #4]
  404bde:	50e3      	str	r3, [r4, r3]
  404be0:	e7b7      	b.n	404b52 <_free_r+0x5a>
  404be2:	07ff      	lsls	r7, r7, #31
  404be4:	4403      	add	r3, r0
  404be6:	d407      	bmi.n	404bf8 <_free_r+0x100>
  404be8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404bec:	1aa4      	subs	r4, r4, r2
  404bee:	4413      	add	r3, r2
  404bf0:	68a0      	ldr	r0, [r4, #8]
  404bf2:	68e2      	ldr	r2, [r4, #12]
  404bf4:	60c2      	str	r2, [r0, #12]
  404bf6:	6090      	str	r0, [r2, #8]
  404bf8:	4a30      	ldr	r2, [pc, #192]	; (404cbc <_free_r+0x1c4>)
  404bfa:	6812      	ldr	r2, [r2, #0]
  404bfc:	f043 0001 	orr.w	r0, r3, #1
  404c00:	4293      	cmp	r3, r2
  404c02:	6060      	str	r0, [r4, #4]
  404c04:	608c      	str	r4, [r1, #8]
  404c06:	d3b9      	bcc.n	404b7c <_free_r+0x84>
  404c08:	4b2d      	ldr	r3, [pc, #180]	; (404cc0 <_free_r+0x1c8>)
  404c0a:	4640      	mov	r0, r8
  404c0c:	6819      	ldr	r1, [r3, #0]
  404c0e:	f7ff ff23 	bl	404a58 <_malloc_trim_r>
  404c12:	e7b3      	b.n	404b7c <_free_r+0x84>
  404c14:	4610      	mov	r0, r2
  404c16:	e7cd      	b.n	404bb4 <_free_r+0xbc>
  404c18:	1811      	adds	r1, r2, r0
  404c1a:	6849      	ldr	r1, [r1, #4]
  404c1c:	07c9      	lsls	r1, r1, #31
  404c1e:	d444      	bmi.n	404caa <_free_r+0x1b2>
  404c20:	6891      	ldr	r1, [r2, #8]
  404c22:	68d2      	ldr	r2, [r2, #12]
  404c24:	60ca      	str	r2, [r1, #12]
  404c26:	4403      	add	r3, r0
  404c28:	f043 0001 	orr.w	r0, r3, #1
  404c2c:	6091      	str	r1, [r2, #8]
  404c2e:	6060      	str	r0, [r4, #4]
  404c30:	50e3      	str	r3, [r4, r3]
  404c32:	e7a3      	b.n	404b7c <_free_r+0x84>
  404c34:	2a14      	cmp	r2, #20
  404c36:	d816      	bhi.n	404c66 <_free_r+0x16e>
  404c38:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404c3c:	00ff      	lsls	r7, r7, #3
  404c3e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404c42:	e7aa      	b.n	404b9a <_free_r+0xa2>
  404c44:	10aa      	asrs	r2, r5, #2
  404c46:	2301      	movs	r3, #1
  404c48:	684d      	ldr	r5, [r1, #4]
  404c4a:	4093      	lsls	r3, r2
  404c4c:	432b      	orrs	r3, r5
  404c4e:	604b      	str	r3, [r1, #4]
  404c50:	4603      	mov	r3, r0
  404c52:	e7b0      	b.n	404bb6 <_free_r+0xbe>
  404c54:	f043 0201 	orr.w	r2, r3, #1
  404c58:	614c      	str	r4, [r1, #20]
  404c5a:	610c      	str	r4, [r1, #16]
  404c5c:	60e5      	str	r5, [r4, #12]
  404c5e:	60a5      	str	r5, [r4, #8]
  404c60:	6062      	str	r2, [r4, #4]
  404c62:	50e3      	str	r3, [r4, r3]
  404c64:	e78a      	b.n	404b7c <_free_r+0x84>
  404c66:	2a54      	cmp	r2, #84	; 0x54
  404c68:	d806      	bhi.n	404c78 <_free_r+0x180>
  404c6a:	0b1a      	lsrs	r2, r3, #12
  404c6c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404c70:	00ff      	lsls	r7, r7, #3
  404c72:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404c76:	e790      	b.n	404b9a <_free_r+0xa2>
  404c78:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c7c:	d806      	bhi.n	404c8c <_free_r+0x194>
  404c7e:	0bda      	lsrs	r2, r3, #15
  404c80:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404c84:	00ff      	lsls	r7, r7, #3
  404c86:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404c8a:	e786      	b.n	404b9a <_free_r+0xa2>
  404c8c:	f240 5054 	movw	r0, #1364	; 0x554
  404c90:	4282      	cmp	r2, r0
  404c92:	d806      	bhi.n	404ca2 <_free_r+0x1aa>
  404c94:	0c9a      	lsrs	r2, r3, #18
  404c96:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404c9a:	00ff      	lsls	r7, r7, #3
  404c9c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404ca0:	e77b      	b.n	404b9a <_free_r+0xa2>
  404ca2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404ca6:	257e      	movs	r5, #126	; 0x7e
  404ca8:	e777      	b.n	404b9a <_free_r+0xa2>
  404caa:	f043 0101 	orr.w	r1, r3, #1
  404cae:	6061      	str	r1, [r4, #4]
  404cb0:	6013      	str	r3, [r2, #0]
  404cb2:	e763      	b.n	404b7c <_free_r+0x84>
  404cb4:	204005c0 	.word	0x204005c0
  404cb8:	204005c8 	.word	0x204005c8
  404cbc:	204009cc 	.word	0x204009cc
  404cc0:	2040abe0 	.word	0x2040abe0

00404cc4 <__sfvwrite_r>:
  404cc4:	6893      	ldr	r3, [r2, #8]
  404cc6:	2b00      	cmp	r3, #0
  404cc8:	d073      	beq.n	404db2 <__sfvwrite_r+0xee>
  404cca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cce:	898b      	ldrh	r3, [r1, #12]
  404cd0:	b083      	sub	sp, #12
  404cd2:	460c      	mov	r4, r1
  404cd4:	0719      	lsls	r1, r3, #28
  404cd6:	9000      	str	r0, [sp, #0]
  404cd8:	4616      	mov	r6, r2
  404cda:	d526      	bpl.n	404d2a <__sfvwrite_r+0x66>
  404cdc:	6922      	ldr	r2, [r4, #16]
  404cde:	b322      	cbz	r2, 404d2a <__sfvwrite_r+0x66>
  404ce0:	f013 0002 	ands.w	r0, r3, #2
  404ce4:	6835      	ldr	r5, [r6, #0]
  404ce6:	d02c      	beq.n	404d42 <__sfvwrite_r+0x7e>
  404ce8:	f04f 0900 	mov.w	r9, #0
  404cec:	4fb0      	ldr	r7, [pc, #704]	; (404fb0 <__sfvwrite_r+0x2ec>)
  404cee:	46c8      	mov	r8, r9
  404cf0:	46b2      	mov	sl, r6
  404cf2:	45b8      	cmp	r8, r7
  404cf4:	4643      	mov	r3, r8
  404cf6:	464a      	mov	r2, r9
  404cf8:	bf28      	it	cs
  404cfa:	463b      	movcs	r3, r7
  404cfc:	9800      	ldr	r0, [sp, #0]
  404cfe:	f1b8 0f00 	cmp.w	r8, #0
  404d02:	d050      	beq.n	404da6 <__sfvwrite_r+0xe2>
  404d04:	69e1      	ldr	r1, [r4, #28]
  404d06:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404d08:	47b0      	blx	r6
  404d0a:	2800      	cmp	r0, #0
  404d0c:	dd58      	ble.n	404dc0 <__sfvwrite_r+0xfc>
  404d0e:	f8da 3008 	ldr.w	r3, [sl, #8]
  404d12:	1a1b      	subs	r3, r3, r0
  404d14:	4481      	add	r9, r0
  404d16:	eba8 0800 	sub.w	r8, r8, r0
  404d1a:	f8ca 3008 	str.w	r3, [sl, #8]
  404d1e:	2b00      	cmp	r3, #0
  404d20:	d1e7      	bne.n	404cf2 <__sfvwrite_r+0x2e>
  404d22:	2000      	movs	r0, #0
  404d24:	b003      	add	sp, #12
  404d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d2a:	4621      	mov	r1, r4
  404d2c:	9800      	ldr	r0, [sp, #0]
  404d2e:	f7ff fc51 	bl	4045d4 <__swsetup_r>
  404d32:	2800      	cmp	r0, #0
  404d34:	f040 8133 	bne.w	404f9e <__sfvwrite_r+0x2da>
  404d38:	89a3      	ldrh	r3, [r4, #12]
  404d3a:	6835      	ldr	r5, [r6, #0]
  404d3c:	f013 0002 	ands.w	r0, r3, #2
  404d40:	d1d2      	bne.n	404ce8 <__sfvwrite_r+0x24>
  404d42:	f013 0901 	ands.w	r9, r3, #1
  404d46:	d145      	bne.n	404dd4 <__sfvwrite_r+0x110>
  404d48:	464f      	mov	r7, r9
  404d4a:	9601      	str	r6, [sp, #4]
  404d4c:	b337      	cbz	r7, 404d9c <__sfvwrite_r+0xd8>
  404d4e:	059a      	lsls	r2, r3, #22
  404d50:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404d54:	f140 8083 	bpl.w	404e5e <__sfvwrite_r+0x19a>
  404d58:	4547      	cmp	r7, r8
  404d5a:	46c3      	mov	fp, r8
  404d5c:	f0c0 80ab 	bcc.w	404eb6 <__sfvwrite_r+0x1f2>
  404d60:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404d64:	f040 80ac 	bne.w	404ec0 <__sfvwrite_r+0x1fc>
  404d68:	6820      	ldr	r0, [r4, #0]
  404d6a:	46ba      	mov	sl, r7
  404d6c:	465a      	mov	r2, fp
  404d6e:	4649      	mov	r1, r9
  404d70:	f000 fcf6 	bl	405760 <memmove>
  404d74:	68a2      	ldr	r2, [r4, #8]
  404d76:	6823      	ldr	r3, [r4, #0]
  404d78:	eba2 0208 	sub.w	r2, r2, r8
  404d7c:	445b      	add	r3, fp
  404d7e:	60a2      	str	r2, [r4, #8]
  404d80:	6023      	str	r3, [r4, #0]
  404d82:	9a01      	ldr	r2, [sp, #4]
  404d84:	6893      	ldr	r3, [r2, #8]
  404d86:	eba3 030a 	sub.w	r3, r3, sl
  404d8a:	44d1      	add	r9, sl
  404d8c:	eba7 070a 	sub.w	r7, r7, sl
  404d90:	6093      	str	r3, [r2, #8]
  404d92:	2b00      	cmp	r3, #0
  404d94:	d0c5      	beq.n	404d22 <__sfvwrite_r+0x5e>
  404d96:	89a3      	ldrh	r3, [r4, #12]
  404d98:	2f00      	cmp	r7, #0
  404d9a:	d1d8      	bne.n	404d4e <__sfvwrite_r+0x8a>
  404d9c:	f8d5 9000 	ldr.w	r9, [r5]
  404da0:	686f      	ldr	r7, [r5, #4]
  404da2:	3508      	adds	r5, #8
  404da4:	e7d2      	b.n	404d4c <__sfvwrite_r+0x88>
  404da6:	f8d5 9000 	ldr.w	r9, [r5]
  404daa:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404dae:	3508      	adds	r5, #8
  404db0:	e79f      	b.n	404cf2 <__sfvwrite_r+0x2e>
  404db2:	2000      	movs	r0, #0
  404db4:	4770      	bx	lr
  404db6:	4621      	mov	r1, r4
  404db8:	9800      	ldr	r0, [sp, #0]
  404dba:	f7ff fd1f 	bl	4047fc <_fflush_r>
  404dbe:	b370      	cbz	r0, 404e1e <__sfvwrite_r+0x15a>
  404dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404dc8:	f04f 30ff 	mov.w	r0, #4294967295
  404dcc:	81a3      	strh	r3, [r4, #12]
  404dce:	b003      	add	sp, #12
  404dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dd4:	4681      	mov	r9, r0
  404dd6:	4633      	mov	r3, r6
  404dd8:	464e      	mov	r6, r9
  404dda:	46a8      	mov	r8, r5
  404ddc:	469a      	mov	sl, r3
  404dde:	464d      	mov	r5, r9
  404de0:	b34e      	cbz	r6, 404e36 <__sfvwrite_r+0x172>
  404de2:	b380      	cbz	r0, 404e46 <__sfvwrite_r+0x182>
  404de4:	6820      	ldr	r0, [r4, #0]
  404de6:	6923      	ldr	r3, [r4, #16]
  404de8:	6962      	ldr	r2, [r4, #20]
  404dea:	45b1      	cmp	r9, r6
  404dec:	46cb      	mov	fp, r9
  404dee:	bf28      	it	cs
  404df0:	46b3      	movcs	fp, r6
  404df2:	4298      	cmp	r0, r3
  404df4:	465f      	mov	r7, fp
  404df6:	d904      	bls.n	404e02 <__sfvwrite_r+0x13e>
  404df8:	68a3      	ldr	r3, [r4, #8]
  404dfa:	4413      	add	r3, r2
  404dfc:	459b      	cmp	fp, r3
  404dfe:	f300 80a6 	bgt.w	404f4e <__sfvwrite_r+0x28a>
  404e02:	4593      	cmp	fp, r2
  404e04:	db4b      	blt.n	404e9e <__sfvwrite_r+0x1da>
  404e06:	4613      	mov	r3, r2
  404e08:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404e0a:	69e1      	ldr	r1, [r4, #28]
  404e0c:	9800      	ldr	r0, [sp, #0]
  404e0e:	462a      	mov	r2, r5
  404e10:	47b8      	blx	r7
  404e12:	1e07      	subs	r7, r0, #0
  404e14:	ddd4      	ble.n	404dc0 <__sfvwrite_r+0xfc>
  404e16:	ebb9 0907 	subs.w	r9, r9, r7
  404e1a:	d0cc      	beq.n	404db6 <__sfvwrite_r+0xf2>
  404e1c:	2001      	movs	r0, #1
  404e1e:	f8da 3008 	ldr.w	r3, [sl, #8]
  404e22:	1bdb      	subs	r3, r3, r7
  404e24:	443d      	add	r5, r7
  404e26:	1bf6      	subs	r6, r6, r7
  404e28:	f8ca 3008 	str.w	r3, [sl, #8]
  404e2c:	2b00      	cmp	r3, #0
  404e2e:	f43f af78 	beq.w	404d22 <__sfvwrite_r+0x5e>
  404e32:	2e00      	cmp	r6, #0
  404e34:	d1d5      	bne.n	404de2 <__sfvwrite_r+0x11e>
  404e36:	f108 0308 	add.w	r3, r8, #8
  404e3a:	e913 0060 	ldmdb	r3, {r5, r6}
  404e3e:	4698      	mov	r8, r3
  404e40:	3308      	adds	r3, #8
  404e42:	2e00      	cmp	r6, #0
  404e44:	d0f9      	beq.n	404e3a <__sfvwrite_r+0x176>
  404e46:	4632      	mov	r2, r6
  404e48:	210a      	movs	r1, #10
  404e4a:	4628      	mov	r0, r5
  404e4c:	f000 fc38 	bl	4056c0 <memchr>
  404e50:	2800      	cmp	r0, #0
  404e52:	f000 80a1 	beq.w	404f98 <__sfvwrite_r+0x2d4>
  404e56:	3001      	adds	r0, #1
  404e58:	eba0 0905 	sub.w	r9, r0, r5
  404e5c:	e7c2      	b.n	404de4 <__sfvwrite_r+0x120>
  404e5e:	6820      	ldr	r0, [r4, #0]
  404e60:	6923      	ldr	r3, [r4, #16]
  404e62:	4298      	cmp	r0, r3
  404e64:	d802      	bhi.n	404e6c <__sfvwrite_r+0x1a8>
  404e66:	6963      	ldr	r3, [r4, #20]
  404e68:	429f      	cmp	r7, r3
  404e6a:	d25d      	bcs.n	404f28 <__sfvwrite_r+0x264>
  404e6c:	45b8      	cmp	r8, r7
  404e6e:	bf28      	it	cs
  404e70:	46b8      	movcs	r8, r7
  404e72:	4642      	mov	r2, r8
  404e74:	4649      	mov	r1, r9
  404e76:	f000 fc73 	bl	405760 <memmove>
  404e7a:	68a3      	ldr	r3, [r4, #8]
  404e7c:	6822      	ldr	r2, [r4, #0]
  404e7e:	eba3 0308 	sub.w	r3, r3, r8
  404e82:	4442      	add	r2, r8
  404e84:	60a3      	str	r3, [r4, #8]
  404e86:	6022      	str	r2, [r4, #0]
  404e88:	b10b      	cbz	r3, 404e8e <__sfvwrite_r+0x1ca>
  404e8a:	46c2      	mov	sl, r8
  404e8c:	e779      	b.n	404d82 <__sfvwrite_r+0xbe>
  404e8e:	4621      	mov	r1, r4
  404e90:	9800      	ldr	r0, [sp, #0]
  404e92:	f7ff fcb3 	bl	4047fc <_fflush_r>
  404e96:	2800      	cmp	r0, #0
  404e98:	d192      	bne.n	404dc0 <__sfvwrite_r+0xfc>
  404e9a:	46c2      	mov	sl, r8
  404e9c:	e771      	b.n	404d82 <__sfvwrite_r+0xbe>
  404e9e:	465a      	mov	r2, fp
  404ea0:	4629      	mov	r1, r5
  404ea2:	f000 fc5d 	bl	405760 <memmove>
  404ea6:	68a2      	ldr	r2, [r4, #8]
  404ea8:	6823      	ldr	r3, [r4, #0]
  404eaa:	eba2 020b 	sub.w	r2, r2, fp
  404eae:	445b      	add	r3, fp
  404eb0:	60a2      	str	r2, [r4, #8]
  404eb2:	6023      	str	r3, [r4, #0]
  404eb4:	e7af      	b.n	404e16 <__sfvwrite_r+0x152>
  404eb6:	6820      	ldr	r0, [r4, #0]
  404eb8:	46b8      	mov	r8, r7
  404eba:	46ba      	mov	sl, r7
  404ebc:	46bb      	mov	fp, r7
  404ebe:	e755      	b.n	404d6c <__sfvwrite_r+0xa8>
  404ec0:	6962      	ldr	r2, [r4, #20]
  404ec2:	6820      	ldr	r0, [r4, #0]
  404ec4:	6921      	ldr	r1, [r4, #16]
  404ec6:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404eca:	eba0 0a01 	sub.w	sl, r0, r1
  404ece:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404ed2:	f10a 0001 	add.w	r0, sl, #1
  404ed6:	ea4f 0868 	mov.w	r8, r8, asr #1
  404eda:	4438      	add	r0, r7
  404edc:	4540      	cmp	r0, r8
  404ede:	4642      	mov	r2, r8
  404ee0:	bf84      	itt	hi
  404ee2:	4680      	movhi	r8, r0
  404ee4:	4642      	movhi	r2, r8
  404ee6:	055b      	lsls	r3, r3, #21
  404ee8:	d544      	bpl.n	404f74 <__sfvwrite_r+0x2b0>
  404eea:	4611      	mov	r1, r2
  404eec:	9800      	ldr	r0, [sp, #0]
  404eee:	f000 f921 	bl	405134 <_malloc_r>
  404ef2:	4683      	mov	fp, r0
  404ef4:	2800      	cmp	r0, #0
  404ef6:	d055      	beq.n	404fa4 <__sfvwrite_r+0x2e0>
  404ef8:	4652      	mov	r2, sl
  404efa:	6921      	ldr	r1, [r4, #16]
  404efc:	f7fe fa30 	bl	403360 <memcpy>
  404f00:	89a3      	ldrh	r3, [r4, #12]
  404f02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404f06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f0a:	81a3      	strh	r3, [r4, #12]
  404f0c:	eb0b 000a 	add.w	r0, fp, sl
  404f10:	eba8 030a 	sub.w	r3, r8, sl
  404f14:	f8c4 b010 	str.w	fp, [r4, #16]
  404f18:	f8c4 8014 	str.w	r8, [r4, #20]
  404f1c:	6020      	str	r0, [r4, #0]
  404f1e:	60a3      	str	r3, [r4, #8]
  404f20:	46b8      	mov	r8, r7
  404f22:	46ba      	mov	sl, r7
  404f24:	46bb      	mov	fp, r7
  404f26:	e721      	b.n	404d6c <__sfvwrite_r+0xa8>
  404f28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  404f2c:	42b9      	cmp	r1, r7
  404f2e:	bf28      	it	cs
  404f30:	4639      	movcs	r1, r7
  404f32:	464a      	mov	r2, r9
  404f34:	fb91 f1f3 	sdiv	r1, r1, r3
  404f38:	9800      	ldr	r0, [sp, #0]
  404f3a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404f3c:	fb03 f301 	mul.w	r3, r3, r1
  404f40:	69e1      	ldr	r1, [r4, #28]
  404f42:	47b0      	blx	r6
  404f44:	f1b0 0a00 	subs.w	sl, r0, #0
  404f48:	f73f af1b 	bgt.w	404d82 <__sfvwrite_r+0xbe>
  404f4c:	e738      	b.n	404dc0 <__sfvwrite_r+0xfc>
  404f4e:	461a      	mov	r2, r3
  404f50:	4629      	mov	r1, r5
  404f52:	9301      	str	r3, [sp, #4]
  404f54:	f000 fc04 	bl	405760 <memmove>
  404f58:	6822      	ldr	r2, [r4, #0]
  404f5a:	9b01      	ldr	r3, [sp, #4]
  404f5c:	9800      	ldr	r0, [sp, #0]
  404f5e:	441a      	add	r2, r3
  404f60:	6022      	str	r2, [r4, #0]
  404f62:	4621      	mov	r1, r4
  404f64:	f7ff fc4a 	bl	4047fc <_fflush_r>
  404f68:	9b01      	ldr	r3, [sp, #4]
  404f6a:	2800      	cmp	r0, #0
  404f6c:	f47f af28 	bne.w	404dc0 <__sfvwrite_r+0xfc>
  404f70:	461f      	mov	r7, r3
  404f72:	e750      	b.n	404e16 <__sfvwrite_r+0x152>
  404f74:	9800      	ldr	r0, [sp, #0]
  404f76:	f000 fc63 	bl	405840 <_realloc_r>
  404f7a:	4683      	mov	fp, r0
  404f7c:	2800      	cmp	r0, #0
  404f7e:	d1c5      	bne.n	404f0c <__sfvwrite_r+0x248>
  404f80:	9d00      	ldr	r5, [sp, #0]
  404f82:	6921      	ldr	r1, [r4, #16]
  404f84:	4628      	mov	r0, r5
  404f86:	f7ff fdb7 	bl	404af8 <_free_r>
  404f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f8e:	220c      	movs	r2, #12
  404f90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404f94:	602a      	str	r2, [r5, #0]
  404f96:	e715      	b.n	404dc4 <__sfvwrite_r+0x100>
  404f98:	f106 0901 	add.w	r9, r6, #1
  404f9c:	e722      	b.n	404de4 <__sfvwrite_r+0x120>
  404f9e:	f04f 30ff 	mov.w	r0, #4294967295
  404fa2:	e6bf      	b.n	404d24 <__sfvwrite_r+0x60>
  404fa4:	9a00      	ldr	r2, [sp, #0]
  404fa6:	230c      	movs	r3, #12
  404fa8:	6013      	str	r3, [r2, #0]
  404faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404fae:	e709      	b.n	404dc4 <__sfvwrite_r+0x100>
  404fb0:	7ffffc00 	.word	0x7ffffc00

00404fb4 <_fwalk_reent>:
  404fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404fb8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404fbc:	d01f      	beq.n	404ffe <_fwalk_reent+0x4a>
  404fbe:	4688      	mov	r8, r1
  404fc0:	4606      	mov	r6, r0
  404fc2:	f04f 0900 	mov.w	r9, #0
  404fc6:	687d      	ldr	r5, [r7, #4]
  404fc8:	68bc      	ldr	r4, [r7, #8]
  404fca:	3d01      	subs	r5, #1
  404fcc:	d411      	bmi.n	404ff2 <_fwalk_reent+0x3e>
  404fce:	89a3      	ldrh	r3, [r4, #12]
  404fd0:	2b01      	cmp	r3, #1
  404fd2:	f105 35ff 	add.w	r5, r5, #4294967295
  404fd6:	d908      	bls.n	404fea <_fwalk_reent+0x36>
  404fd8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404fdc:	3301      	adds	r3, #1
  404fde:	4621      	mov	r1, r4
  404fe0:	4630      	mov	r0, r6
  404fe2:	d002      	beq.n	404fea <_fwalk_reent+0x36>
  404fe4:	47c0      	blx	r8
  404fe6:	ea49 0900 	orr.w	r9, r9, r0
  404fea:	1c6b      	adds	r3, r5, #1
  404fec:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404ff0:	d1ed      	bne.n	404fce <_fwalk_reent+0x1a>
  404ff2:	683f      	ldr	r7, [r7, #0]
  404ff4:	2f00      	cmp	r7, #0
  404ff6:	d1e6      	bne.n	404fc6 <_fwalk_reent+0x12>
  404ff8:	4648      	mov	r0, r9
  404ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ffe:	46b9      	mov	r9, r7
  405000:	4648      	mov	r0, r9
  405002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405006:	bf00      	nop

00405008 <__locale_mb_cur_max>:
  405008:	4b04      	ldr	r3, [pc, #16]	; (40501c <__locale_mb_cur_max+0x14>)
  40500a:	4a05      	ldr	r2, [pc, #20]	; (405020 <__locale_mb_cur_max+0x18>)
  40500c:	681b      	ldr	r3, [r3, #0]
  40500e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405010:	2b00      	cmp	r3, #0
  405012:	bf08      	it	eq
  405014:	4613      	moveq	r3, r2
  405016:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40501a:	4770      	bx	lr
  40501c:	20400020 	.word	0x20400020
  405020:	20400454 	.word	0x20400454

00405024 <__retarget_lock_init_recursive>:
  405024:	4770      	bx	lr
  405026:	bf00      	nop

00405028 <__retarget_lock_close_recursive>:
  405028:	4770      	bx	lr
  40502a:	bf00      	nop

0040502c <__retarget_lock_acquire_recursive>:
  40502c:	4770      	bx	lr
  40502e:	bf00      	nop

00405030 <__retarget_lock_release_recursive>:
  405030:	4770      	bx	lr
  405032:	bf00      	nop

00405034 <__swhatbuf_r>:
  405034:	b570      	push	{r4, r5, r6, lr}
  405036:	460c      	mov	r4, r1
  405038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40503c:	2900      	cmp	r1, #0
  40503e:	b090      	sub	sp, #64	; 0x40
  405040:	4615      	mov	r5, r2
  405042:	461e      	mov	r6, r3
  405044:	db14      	blt.n	405070 <__swhatbuf_r+0x3c>
  405046:	aa01      	add	r2, sp, #4
  405048:	f000 ff72 	bl	405f30 <_fstat_r>
  40504c:	2800      	cmp	r0, #0
  40504e:	db0f      	blt.n	405070 <__swhatbuf_r+0x3c>
  405050:	9a02      	ldr	r2, [sp, #8]
  405052:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405056:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40505a:	fab2 f282 	clz	r2, r2
  40505e:	0952      	lsrs	r2, r2, #5
  405060:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405064:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405068:	6032      	str	r2, [r6, #0]
  40506a:	602b      	str	r3, [r5, #0]
  40506c:	b010      	add	sp, #64	; 0x40
  40506e:	bd70      	pop	{r4, r5, r6, pc}
  405070:	89a2      	ldrh	r2, [r4, #12]
  405072:	2300      	movs	r3, #0
  405074:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405078:	6033      	str	r3, [r6, #0]
  40507a:	d004      	beq.n	405086 <__swhatbuf_r+0x52>
  40507c:	2240      	movs	r2, #64	; 0x40
  40507e:	4618      	mov	r0, r3
  405080:	602a      	str	r2, [r5, #0]
  405082:	b010      	add	sp, #64	; 0x40
  405084:	bd70      	pop	{r4, r5, r6, pc}
  405086:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40508a:	602b      	str	r3, [r5, #0]
  40508c:	b010      	add	sp, #64	; 0x40
  40508e:	bd70      	pop	{r4, r5, r6, pc}

00405090 <__smakebuf_r>:
  405090:	898a      	ldrh	r2, [r1, #12]
  405092:	0792      	lsls	r2, r2, #30
  405094:	460b      	mov	r3, r1
  405096:	d506      	bpl.n	4050a6 <__smakebuf_r+0x16>
  405098:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40509c:	2101      	movs	r1, #1
  40509e:	601a      	str	r2, [r3, #0]
  4050a0:	611a      	str	r2, [r3, #16]
  4050a2:	6159      	str	r1, [r3, #20]
  4050a4:	4770      	bx	lr
  4050a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4050a8:	b083      	sub	sp, #12
  4050aa:	ab01      	add	r3, sp, #4
  4050ac:	466a      	mov	r2, sp
  4050ae:	460c      	mov	r4, r1
  4050b0:	4606      	mov	r6, r0
  4050b2:	f7ff ffbf 	bl	405034 <__swhatbuf_r>
  4050b6:	9900      	ldr	r1, [sp, #0]
  4050b8:	4605      	mov	r5, r0
  4050ba:	4630      	mov	r0, r6
  4050bc:	f000 f83a 	bl	405134 <_malloc_r>
  4050c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050c4:	b1d8      	cbz	r0, 4050fe <__smakebuf_r+0x6e>
  4050c6:	9a01      	ldr	r2, [sp, #4]
  4050c8:	4f15      	ldr	r7, [pc, #84]	; (405120 <__smakebuf_r+0x90>)
  4050ca:	9900      	ldr	r1, [sp, #0]
  4050cc:	63f7      	str	r7, [r6, #60]	; 0x3c
  4050ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4050d2:	81a3      	strh	r3, [r4, #12]
  4050d4:	6020      	str	r0, [r4, #0]
  4050d6:	6120      	str	r0, [r4, #16]
  4050d8:	6161      	str	r1, [r4, #20]
  4050da:	b91a      	cbnz	r2, 4050e4 <__smakebuf_r+0x54>
  4050dc:	432b      	orrs	r3, r5
  4050de:	81a3      	strh	r3, [r4, #12]
  4050e0:	b003      	add	sp, #12
  4050e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050e4:	4630      	mov	r0, r6
  4050e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4050ea:	f000 ff35 	bl	405f58 <_isatty_r>
  4050ee:	b1a0      	cbz	r0, 40511a <__smakebuf_r+0x8a>
  4050f0:	89a3      	ldrh	r3, [r4, #12]
  4050f2:	f023 0303 	bic.w	r3, r3, #3
  4050f6:	f043 0301 	orr.w	r3, r3, #1
  4050fa:	b21b      	sxth	r3, r3
  4050fc:	e7ee      	b.n	4050dc <__smakebuf_r+0x4c>
  4050fe:	059a      	lsls	r2, r3, #22
  405100:	d4ee      	bmi.n	4050e0 <__smakebuf_r+0x50>
  405102:	f023 0303 	bic.w	r3, r3, #3
  405106:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40510a:	f043 0302 	orr.w	r3, r3, #2
  40510e:	2101      	movs	r1, #1
  405110:	81a3      	strh	r3, [r4, #12]
  405112:	6022      	str	r2, [r4, #0]
  405114:	6122      	str	r2, [r4, #16]
  405116:	6161      	str	r1, [r4, #20]
  405118:	e7e2      	b.n	4050e0 <__smakebuf_r+0x50>
  40511a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40511e:	e7dd      	b.n	4050dc <__smakebuf_r+0x4c>
  405120:	00404851 	.word	0x00404851

00405124 <malloc>:
  405124:	4b02      	ldr	r3, [pc, #8]	; (405130 <malloc+0xc>)
  405126:	4601      	mov	r1, r0
  405128:	6818      	ldr	r0, [r3, #0]
  40512a:	f000 b803 	b.w	405134 <_malloc_r>
  40512e:	bf00      	nop
  405130:	20400020 	.word	0x20400020

00405134 <_malloc_r>:
  405134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405138:	f101 060b 	add.w	r6, r1, #11
  40513c:	2e16      	cmp	r6, #22
  40513e:	b083      	sub	sp, #12
  405140:	4605      	mov	r5, r0
  405142:	f240 809e 	bls.w	405282 <_malloc_r+0x14e>
  405146:	f036 0607 	bics.w	r6, r6, #7
  40514a:	f100 80bd 	bmi.w	4052c8 <_malloc_r+0x194>
  40514e:	42b1      	cmp	r1, r6
  405150:	f200 80ba 	bhi.w	4052c8 <_malloc_r+0x194>
  405154:	f000 fb68 	bl	405828 <__malloc_lock>
  405158:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40515c:	f0c0 8293 	bcc.w	405686 <_malloc_r+0x552>
  405160:	0a73      	lsrs	r3, r6, #9
  405162:	f000 80b8 	beq.w	4052d6 <_malloc_r+0x1a2>
  405166:	2b04      	cmp	r3, #4
  405168:	f200 8179 	bhi.w	40545e <_malloc_r+0x32a>
  40516c:	09b3      	lsrs	r3, r6, #6
  40516e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405172:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405176:	00c3      	lsls	r3, r0, #3
  405178:	4fbf      	ldr	r7, [pc, #764]	; (405478 <_malloc_r+0x344>)
  40517a:	443b      	add	r3, r7
  40517c:	f1a3 0108 	sub.w	r1, r3, #8
  405180:	685c      	ldr	r4, [r3, #4]
  405182:	42a1      	cmp	r1, r4
  405184:	d106      	bne.n	405194 <_malloc_r+0x60>
  405186:	e00c      	b.n	4051a2 <_malloc_r+0x6e>
  405188:	2a00      	cmp	r2, #0
  40518a:	f280 80aa 	bge.w	4052e2 <_malloc_r+0x1ae>
  40518e:	68e4      	ldr	r4, [r4, #12]
  405190:	42a1      	cmp	r1, r4
  405192:	d006      	beq.n	4051a2 <_malloc_r+0x6e>
  405194:	6863      	ldr	r3, [r4, #4]
  405196:	f023 0303 	bic.w	r3, r3, #3
  40519a:	1b9a      	subs	r2, r3, r6
  40519c:	2a0f      	cmp	r2, #15
  40519e:	ddf3      	ble.n	405188 <_malloc_r+0x54>
  4051a0:	4670      	mov	r0, lr
  4051a2:	693c      	ldr	r4, [r7, #16]
  4051a4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40548c <_malloc_r+0x358>
  4051a8:	4574      	cmp	r4, lr
  4051aa:	f000 81ab 	beq.w	405504 <_malloc_r+0x3d0>
  4051ae:	6863      	ldr	r3, [r4, #4]
  4051b0:	f023 0303 	bic.w	r3, r3, #3
  4051b4:	1b9a      	subs	r2, r3, r6
  4051b6:	2a0f      	cmp	r2, #15
  4051b8:	f300 8190 	bgt.w	4054dc <_malloc_r+0x3a8>
  4051bc:	2a00      	cmp	r2, #0
  4051be:	f8c7 e014 	str.w	lr, [r7, #20]
  4051c2:	f8c7 e010 	str.w	lr, [r7, #16]
  4051c6:	f280 809d 	bge.w	405304 <_malloc_r+0x1d0>
  4051ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051ce:	f080 8161 	bcs.w	405494 <_malloc_r+0x360>
  4051d2:	08db      	lsrs	r3, r3, #3
  4051d4:	f103 0c01 	add.w	ip, r3, #1
  4051d8:	1099      	asrs	r1, r3, #2
  4051da:	687a      	ldr	r2, [r7, #4]
  4051dc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4051e0:	f8c4 8008 	str.w	r8, [r4, #8]
  4051e4:	2301      	movs	r3, #1
  4051e6:	408b      	lsls	r3, r1
  4051e8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4051ec:	4313      	orrs	r3, r2
  4051ee:	3908      	subs	r1, #8
  4051f0:	60e1      	str	r1, [r4, #12]
  4051f2:	607b      	str	r3, [r7, #4]
  4051f4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4051f8:	f8c8 400c 	str.w	r4, [r8, #12]
  4051fc:	1082      	asrs	r2, r0, #2
  4051fe:	2401      	movs	r4, #1
  405200:	4094      	lsls	r4, r2
  405202:	429c      	cmp	r4, r3
  405204:	f200 808b 	bhi.w	40531e <_malloc_r+0x1ea>
  405208:	421c      	tst	r4, r3
  40520a:	d106      	bne.n	40521a <_malloc_r+0xe6>
  40520c:	f020 0003 	bic.w	r0, r0, #3
  405210:	0064      	lsls	r4, r4, #1
  405212:	421c      	tst	r4, r3
  405214:	f100 0004 	add.w	r0, r0, #4
  405218:	d0fa      	beq.n	405210 <_malloc_r+0xdc>
  40521a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40521e:	46cc      	mov	ip, r9
  405220:	4680      	mov	r8, r0
  405222:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405226:	459c      	cmp	ip, r3
  405228:	d107      	bne.n	40523a <_malloc_r+0x106>
  40522a:	e16d      	b.n	405508 <_malloc_r+0x3d4>
  40522c:	2a00      	cmp	r2, #0
  40522e:	f280 817b 	bge.w	405528 <_malloc_r+0x3f4>
  405232:	68db      	ldr	r3, [r3, #12]
  405234:	459c      	cmp	ip, r3
  405236:	f000 8167 	beq.w	405508 <_malloc_r+0x3d4>
  40523a:	6859      	ldr	r1, [r3, #4]
  40523c:	f021 0103 	bic.w	r1, r1, #3
  405240:	1b8a      	subs	r2, r1, r6
  405242:	2a0f      	cmp	r2, #15
  405244:	ddf2      	ble.n	40522c <_malloc_r+0xf8>
  405246:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40524a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40524e:	9300      	str	r3, [sp, #0]
  405250:	199c      	adds	r4, r3, r6
  405252:	4628      	mov	r0, r5
  405254:	f046 0601 	orr.w	r6, r6, #1
  405258:	f042 0501 	orr.w	r5, r2, #1
  40525c:	605e      	str	r6, [r3, #4]
  40525e:	f8c8 c00c 	str.w	ip, [r8, #12]
  405262:	f8cc 8008 	str.w	r8, [ip, #8]
  405266:	617c      	str	r4, [r7, #20]
  405268:	613c      	str	r4, [r7, #16]
  40526a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40526e:	f8c4 e008 	str.w	lr, [r4, #8]
  405272:	6065      	str	r5, [r4, #4]
  405274:	505a      	str	r2, [r3, r1]
  405276:	f000 fadd 	bl	405834 <__malloc_unlock>
  40527a:	9b00      	ldr	r3, [sp, #0]
  40527c:	f103 0408 	add.w	r4, r3, #8
  405280:	e01e      	b.n	4052c0 <_malloc_r+0x18c>
  405282:	2910      	cmp	r1, #16
  405284:	d820      	bhi.n	4052c8 <_malloc_r+0x194>
  405286:	f000 facf 	bl	405828 <__malloc_lock>
  40528a:	2610      	movs	r6, #16
  40528c:	2318      	movs	r3, #24
  40528e:	2002      	movs	r0, #2
  405290:	4f79      	ldr	r7, [pc, #484]	; (405478 <_malloc_r+0x344>)
  405292:	443b      	add	r3, r7
  405294:	f1a3 0208 	sub.w	r2, r3, #8
  405298:	685c      	ldr	r4, [r3, #4]
  40529a:	4294      	cmp	r4, r2
  40529c:	f000 813d 	beq.w	40551a <_malloc_r+0x3e6>
  4052a0:	6863      	ldr	r3, [r4, #4]
  4052a2:	68e1      	ldr	r1, [r4, #12]
  4052a4:	68a6      	ldr	r6, [r4, #8]
  4052a6:	f023 0303 	bic.w	r3, r3, #3
  4052aa:	4423      	add	r3, r4
  4052ac:	4628      	mov	r0, r5
  4052ae:	685a      	ldr	r2, [r3, #4]
  4052b0:	60f1      	str	r1, [r6, #12]
  4052b2:	f042 0201 	orr.w	r2, r2, #1
  4052b6:	608e      	str	r6, [r1, #8]
  4052b8:	605a      	str	r2, [r3, #4]
  4052ba:	f000 fabb 	bl	405834 <__malloc_unlock>
  4052be:	3408      	adds	r4, #8
  4052c0:	4620      	mov	r0, r4
  4052c2:	b003      	add	sp, #12
  4052c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052c8:	2400      	movs	r4, #0
  4052ca:	230c      	movs	r3, #12
  4052cc:	4620      	mov	r0, r4
  4052ce:	602b      	str	r3, [r5, #0]
  4052d0:	b003      	add	sp, #12
  4052d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052d6:	2040      	movs	r0, #64	; 0x40
  4052d8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4052dc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4052e0:	e74a      	b.n	405178 <_malloc_r+0x44>
  4052e2:	4423      	add	r3, r4
  4052e4:	68e1      	ldr	r1, [r4, #12]
  4052e6:	685a      	ldr	r2, [r3, #4]
  4052e8:	68a6      	ldr	r6, [r4, #8]
  4052ea:	f042 0201 	orr.w	r2, r2, #1
  4052ee:	60f1      	str	r1, [r6, #12]
  4052f0:	4628      	mov	r0, r5
  4052f2:	608e      	str	r6, [r1, #8]
  4052f4:	605a      	str	r2, [r3, #4]
  4052f6:	f000 fa9d 	bl	405834 <__malloc_unlock>
  4052fa:	3408      	adds	r4, #8
  4052fc:	4620      	mov	r0, r4
  4052fe:	b003      	add	sp, #12
  405300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405304:	4423      	add	r3, r4
  405306:	4628      	mov	r0, r5
  405308:	685a      	ldr	r2, [r3, #4]
  40530a:	f042 0201 	orr.w	r2, r2, #1
  40530e:	605a      	str	r2, [r3, #4]
  405310:	f000 fa90 	bl	405834 <__malloc_unlock>
  405314:	3408      	adds	r4, #8
  405316:	4620      	mov	r0, r4
  405318:	b003      	add	sp, #12
  40531a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40531e:	68bc      	ldr	r4, [r7, #8]
  405320:	6863      	ldr	r3, [r4, #4]
  405322:	f023 0803 	bic.w	r8, r3, #3
  405326:	45b0      	cmp	r8, r6
  405328:	d304      	bcc.n	405334 <_malloc_r+0x200>
  40532a:	eba8 0306 	sub.w	r3, r8, r6
  40532e:	2b0f      	cmp	r3, #15
  405330:	f300 8085 	bgt.w	40543e <_malloc_r+0x30a>
  405334:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405490 <_malloc_r+0x35c>
  405338:	4b50      	ldr	r3, [pc, #320]	; (40547c <_malloc_r+0x348>)
  40533a:	f8d9 2000 	ldr.w	r2, [r9]
  40533e:	681b      	ldr	r3, [r3, #0]
  405340:	3201      	adds	r2, #1
  405342:	4433      	add	r3, r6
  405344:	eb04 0a08 	add.w	sl, r4, r8
  405348:	f000 8155 	beq.w	4055f6 <_malloc_r+0x4c2>
  40534c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405350:	330f      	adds	r3, #15
  405352:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405356:	f02b 0b0f 	bic.w	fp, fp, #15
  40535a:	4659      	mov	r1, fp
  40535c:	4628      	mov	r0, r5
  40535e:	f000 fc15 	bl	405b8c <_sbrk_r>
  405362:	1c41      	adds	r1, r0, #1
  405364:	4602      	mov	r2, r0
  405366:	f000 80fc 	beq.w	405562 <_malloc_r+0x42e>
  40536a:	4582      	cmp	sl, r0
  40536c:	f200 80f7 	bhi.w	40555e <_malloc_r+0x42a>
  405370:	4b43      	ldr	r3, [pc, #268]	; (405480 <_malloc_r+0x34c>)
  405372:	6819      	ldr	r1, [r3, #0]
  405374:	4459      	add	r1, fp
  405376:	6019      	str	r1, [r3, #0]
  405378:	f000 814d 	beq.w	405616 <_malloc_r+0x4e2>
  40537c:	f8d9 0000 	ldr.w	r0, [r9]
  405380:	3001      	adds	r0, #1
  405382:	bf1b      	ittet	ne
  405384:	eba2 0a0a 	subne.w	sl, r2, sl
  405388:	4451      	addne	r1, sl
  40538a:	f8c9 2000 	streq.w	r2, [r9]
  40538e:	6019      	strne	r1, [r3, #0]
  405390:	f012 0107 	ands.w	r1, r2, #7
  405394:	f000 8115 	beq.w	4055c2 <_malloc_r+0x48e>
  405398:	f1c1 0008 	rsb	r0, r1, #8
  40539c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4053a0:	4402      	add	r2, r0
  4053a2:	3108      	adds	r1, #8
  4053a4:	eb02 090b 	add.w	r9, r2, fp
  4053a8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4053ac:	eba1 0909 	sub.w	r9, r1, r9
  4053b0:	4649      	mov	r1, r9
  4053b2:	4628      	mov	r0, r5
  4053b4:	9301      	str	r3, [sp, #4]
  4053b6:	9200      	str	r2, [sp, #0]
  4053b8:	f000 fbe8 	bl	405b8c <_sbrk_r>
  4053bc:	1c43      	adds	r3, r0, #1
  4053be:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4053c2:	f000 8143 	beq.w	40564c <_malloc_r+0x518>
  4053c6:	1a80      	subs	r0, r0, r2
  4053c8:	4448      	add	r0, r9
  4053ca:	f040 0001 	orr.w	r0, r0, #1
  4053ce:	6819      	ldr	r1, [r3, #0]
  4053d0:	60ba      	str	r2, [r7, #8]
  4053d2:	4449      	add	r1, r9
  4053d4:	42bc      	cmp	r4, r7
  4053d6:	6050      	str	r0, [r2, #4]
  4053d8:	6019      	str	r1, [r3, #0]
  4053da:	d017      	beq.n	40540c <_malloc_r+0x2d8>
  4053dc:	f1b8 0f0f 	cmp.w	r8, #15
  4053e0:	f240 80fb 	bls.w	4055da <_malloc_r+0x4a6>
  4053e4:	6860      	ldr	r0, [r4, #4]
  4053e6:	f1a8 020c 	sub.w	r2, r8, #12
  4053ea:	f022 0207 	bic.w	r2, r2, #7
  4053ee:	eb04 0e02 	add.w	lr, r4, r2
  4053f2:	f000 0001 	and.w	r0, r0, #1
  4053f6:	f04f 0c05 	mov.w	ip, #5
  4053fa:	4310      	orrs	r0, r2
  4053fc:	2a0f      	cmp	r2, #15
  4053fe:	6060      	str	r0, [r4, #4]
  405400:	f8ce c004 	str.w	ip, [lr, #4]
  405404:	f8ce c008 	str.w	ip, [lr, #8]
  405408:	f200 8117 	bhi.w	40563a <_malloc_r+0x506>
  40540c:	4b1d      	ldr	r3, [pc, #116]	; (405484 <_malloc_r+0x350>)
  40540e:	68bc      	ldr	r4, [r7, #8]
  405410:	681a      	ldr	r2, [r3, #0]
  405412:	4291      	cmp	r1, r2
  405414:	bf88      	it	hi
  405416:	6019      	strhi	r1, [r3, #0]
  405418:	4b1b      	ldr	r3, [pc, #108]	; (405488 <_malloc_r+0x354>)
  40541a:	681a      	ldr	r2, [r3, #0]
  40541c:	4291      	cmp	r1, r2
  40541e:	6862      	ldr	r2, [r4, #4]
  405420:	bf88      	it	hi
  405422:	6019      	strhi	r1, [r3, #0]
  405424:	f022 0203 	bic.w	r2, r2, #3
  405428:	4296      	cmp	r6, r2
  40542a:	eba2 0306 	sub.w	r3, r2, r6
  40542e:	d801      	bhi.n	405434 <_malloc_r+0x300>
  405430:	2b0f      	cmp	r3, #15
  405432:	dc04      	bgt.n	40543e <_malloc_r+0x30a>
  405434:	4628      	mov	r0, r5
  405436:	f000 f9fd 	bl	405834 <__malloc_unlock>
  40543a:	2400      	movs	r4, #0
  40543c:	e740      	b.n	4052c0 <_malloc_r+0x18c>
  40543e:	19a2      	adds	r2, r4, r6
  405440:	f043 0301 	orr.w	r3, r3, #1
  405444:	f046 0601 	orr.w	r6, r6, #1
  405448:	6066      	str	r6, [r4, #4]
  40544a:	4628      	mov	r0, r5
  40544c:	60ba      	str	r2, [r7, #8]
  40544e:	6053      	str	r3, [r2, #4]
  405450:	f000 f9f0 	bl	405834 <__malloc_unlock>
  405454:	3408      	adds	r4, #8
  405456:	4620      	mov	r0, r4
  405458:	b003      	add	sp, #12
  40545a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40545e:	2b14      	cmp	r3, #20
  405460:	d971      	bls.n	405546 <_malloc_r+0x412>
  405462:	2b54      	cmp	r3, #84	; 0x54
  405464:	f200 80a3 	bhi.w	4055ae <_malloc_r+0x47a>
  405468:	0b33      	lsrs	r3, r6, #12
  40546a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40546e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405472:	00c3      	lsls	r3, r0, #3
  405474:	e680      	b.n	405178 <_malloc_r+0x44>
  405476:	bf00      	nop
  405478:	204005c0 	.word	0x204005c0
  40547c:	2040abe0 	.word	0x2040abe0
  405480:	2040abb0 	.word	0x2040abb0
  405484:	2040abd8 	.word	0x2040abd8
  405488:	2040abdc 	.word	0x2040abdc
  40548c:	204005c8 	.word	0x204005c8
  405490:	204009c8 	.word	0x204009c8
  405494:	0a5a      	lsrs	r2, r3, #9
  405496:	2a04      	cmp	r2, #4
  405498:	d95b      	bls.n	405552 <_malloc_r+0x41e>
  40549a:	2a14      	cmp	r2, #20
  40549c:	f200 80ae 	bhi.w	4055fc <_malloc_r+0x4c8>
  4054a0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4054a4:	00c9      	lsls	r1, r1, #3
  4054a6:	325b      	adds	r2, #91	; 0x5b
  4054a8:	eb07 0c01 	add.w	ip, r7, r1
  4054ac:	5879      	ldr	r1, [r7, r1]
  4054ae:	f1ac 0c08 	sub.w	ip, ip, #8
  4054b2:	458c      	cmp	ip, r1
  4054b4:	f000 8088 	beq.w	4055c8 <_malloc_r+0x494>
  4054b8:	684a      	ldr	r2, [r1, #4]
  4054ba:	f022 0203 	bic.w	r2, r2, #3
  4054be:	4293      	cmp	r3, r2
  4054c0:	d273      	bcs.n	4055aa <_malloc_r+0x476>
  4054c2:	6889      	ldr	r1, [r1, #8]
  4054c4:	458c      	cmp	ip, r1
  4054c6:	d1f7      	bne.n	4054b8 <_malloc_r+0x384>
  4054c8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4054cc:	687b      	ldr	r3, [r7, #4]
  4054ce:	60e2      	str	r2, [r4, #12]
  4054d0:	f8c4 c008 	str.w	ip, [r4, #8]
  4054d4:	6094      	str	r4, [r2, #8]
  4054d6:	f8cc 400c 	str.w	r4, [ip, #12]
  4054da:	e68f      	b.n	4051fc <_malloc_r+0xc8>
  4054dc:	19a1      	adds	r1, r4, r6
  4054de:	f046 0c01 	orr.w	ip, r6, #1
  4054e2:	f042 0601 	orr.w	r6, r2, #1
  4054e6:	f8c4 c004 	str.w	ip, [r4, #4]
  4054ea:	4628      	mov	r0, r5
  4054ec:	6179      	str	r1, [r7, #20]
  4054ee:	6139      	str	r1, [r7, #16]
  4054f0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4054f4:	f8c1 e008 	str.w	lr, [r1, #8]
  4054f8:	604e      	str	r6, [r1, #4]
  4054fa:	50e2      	str	r2, [r4, r3]
  4054fc:	f000 f99a 	bl	405834 <__malloc_unlock>
  405500:	3408      	adds	r4, #8
  405502:	e6dd      	b.n	4052c0 <_malloc_r+0x18c>
  405504:	687b      	ldr	r3, [r7, #4]
  405506:	e679      	b.n	4051fc <_malloc_r+0xc8>
  405508:	f108 0801 	add.w	r8, r8, #1
  40550c:	f018 0f03 	tst.w	r8, #3
  405510:	f10c 0c08 	add.w	ip, ip, #8
  405514:	f47f ae85 	bne.w	405222 <_malloc_r+0xee>
  405518:	e02d      	b.n	405576 <_malloc_r+0x442>
  40551a:	68dc      	ldr	r4, [r3, #12]
  40551c:	42a3      	cmp	r3, r4
  40551e:	bf08      	it	eq
  405520:	3002      	addeq	r0, #2
  405522:	f43f ae3e 	beq.w	4051a2 <_malloc_r+0x6e>
  405526:	e6bb      	b.n	4052a0 <_malloc_r+0x16c>
  405528:	4419      	add	r1, r3
  40552a:	461c      	mov	r4, r3
  40552c:	684a      	ldr	r2, [r1, #4]
  40552e:	68db      	ldr	r3, [r3, #12]
  405530:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405534:	f042 0201 	orr.w	r2, r2, #1
  405538:	604a      	str	r2, [r1, #4]
  40553a:	4628      	mov	r0, r5
  40553c:	60f3      	str	r3, [r6, #12]
  40553e:	609e      	str	r6, [r3, #8]
  405540:	f000 f978 	bl	405834 <__malloc_unlock>
  405544:	e6bc      	b.n	4052c0 <_malloc_r+0x18c>
  405546:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40554a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40554e:	00c3      	lsls	r3, r0, #3
  405550:	e612      	b.n	405178 <_malloc_r+0x44>
  405552:	099a      	lsrs	r2, r3, #6
  405554:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405558:	00c9      	lsls	r1, r1, #3
  40555a:	3238      	adds	r2, #56	; 0x38
  40555c:	e7a4      	b.n	4054a8 <_malloc_r+0x374>
  40555e:	42bc      	cmp	r4, r7
  405560:	d054      	beq.n	40560c <_malloc_r+0x4d8>
  405562:	68bc      	ldr	r4, [r7, #8]
  405564:	6862      	ldr	r2, [r4, #4]
  405566:	f022 0203 	bic.w	r2, r2, #3
  40556a:	e75d      	b.n	405428 <_malloc_r+0x2f4>
  40556c:	f859 3908 	ldr.w	r3, [r9], #-8
  405570:	4599      	cmp	r9, r3
  405572:	f040 8086 	bne.w	405682 <_malloc_r+0x54e>
  405576:	f010 0f03 	tst.w	r0, #3
  40557a:	f100 30ff 	add.w	r0, r0, #4294967295
  40557e:	d1f5      	bne.n	40556c <_malloc_r+0x438>
  405580:	687b      	ldr	r3, [r7, #4]
  405582:	ea23 0304 	bic.w	r3, r3, r4
  405586:	607b      	str	r3, [r7, #4]
  405588:	0064      	lsls	r4, r4, #1
  40558a:	429c      	cmp	r4, r3
  40558c:	f63f aec7 	bhi.w	40531e <_malloc_r+0x1ea>
  405590:	2c00      	cmp	r4, #0
  405592:	f43f aec4 	beq.w	40531e <_malloc_r+0x1ea>
  405596:	421c      	tst	r4, r3
  405598:	4640      	mov	r0, r8
  40559a:	f47f ae3e 	bne.w	40521a <_malloc_r+0xe6>
  40559e:	0064      	lsls	r4, r4, #1
  4055a0:	421c      	tst	r4, r3
  4055a2:	f100 0004 	add.w	r0, r0, #4
  4055a6:	d0fa      	beq.n	40559e <_malloc_r+0x46a>
  4055a8:	e637      	b.n	40521a <_malloc_r+0xe6>
  4055aa:	468c      	mov	ip, r1
  4055ac:	e78c      	b.n	4054c8 <_malloc_r+0x394>
  4055ae:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4055b2:	d815      	bhi.n	4055e0 <_malloc_r+0x4ac>
  4055b4:	0bf3      	lsrs	r3, r6, #15
  4055b6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4055ba:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4055be:	00c3      	lsls	r3, r0, #3
  4055c0:	e5da      	b.n	405178 <_malloc_r+0x44>
  4055c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4055c6:	e6ed      	b.n	4053a4 <_malloc_r+0x270>
  4055c8:	687b      	ldr	r3, [r7, #4]
  4055ca:	1092      	asrs	r2, r2, #2
  4055cc:	2101      	movs	r1, #1
  4055ce:	fa01 f202 	lsl.w	r2, r1, r2
  4055d2:	4313      	orrs	r3, r2
  4055d4:	607b      	str	r3, [r7, #4]
  4055d6:	4662      	mov	r2, ip
  4055d8:	e779      	b.n	4054ce <_malloc_r+0x39a>
  4055da:	2301      	movs	r3, #1
  4055dc:	6053      	str	r3, [r2, #4]
  4055de:	e729      	b.n	405434 <_malloc_r+0x300>
  4055e0:	f240 5254 	movw	r2, #1364	; 0x554
  4055e4:	4293      	cmp	r3, r2
  4055e6:	d822      	bhi.n	40562e <_malloc_r+0x4fa>
  4055e8:	0cb3      	lsrs	r3, r6, #18
  4055ea:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4055ee:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4055f2:	00c3      	lsls	r3, r0, #3
  4055f4:	e5c0      	b.n	405178 <_malloc_r+0x44>
  4055f6:	f103 0b10 	add.w	fp, r3, #16
  4055fa:	e6ae      	b.n	40535a <_malloc_r+0x226>
  4055fc:	2a54      	cmp	r2, #84	; 0x54
  4055fe:	d829      	bhi.n	405654 <_malloc_r+0x520>
  405600:	0b1a      	lsrs	r2, r3, #12
  405602:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405606:	00c9      	lsls	r1, r1, #3
  405608:	326e      	adds	r2, #110	; 0x6e
  40560a:	e74d      	b.n	4054a8 <_malloc_r+0x374>
  40560c:	4b20      	ldr	r3, [pc, #128]	; (405690 <_malloc_r+0x55c>)
  40560e:	6819      	ldr	r1, [r3, #0]
  405610:	4459      	add	r1, fp
  405612:	6019      	str	r1, [r3, #0]
  405614:	e6b2      	b.n	40537c <_malloc_r+0x248>
  405616:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40561a:	2800      	cmp	r0, #0
  40561c:	f47f aeae 	bne.w	40537c <_malloc_r+0x248>
  405620:	eb08 030b 	add.w	r3, r8, fp
  405624:	68ba      	ldr	r2, [r7, #8]
  405626:	f043 0301 	orr.w	r3, r3, #1
  40562a:	6053      	str	r3, [r2, #4]
  40562c:	e6ee      	b.n	40540c <_malloc_r+0x2d8>
  40562e:	207f      	movs	r0, #127	; 0x7f
  405630:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405634:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405638:	e59e      	b.n	405178 <_malloc_r+0x44>
  40563a:	f104 0108 	add.w	r1, r4, #8
  40563e:	4628      	mov	r0, r5
  405640:	9300      	str	r3, [sp, #0]
  405642:	f7ff fa59 	bl	404af8 <_free_r>
  405646:	9b00      	ldr	r3, [sp, #0]
  405648:	6819      	ldr	r1, [r3, #0]
  40564a:	e6df      	b.n	40540c <_malloc_r+0x2d8>
  40564c:	2001      	movs	r0, #1
  40564e:	f04f 0900 	mov.w	r9, #0
  405652:	e6bc      	b.n	4053ce <_malloc_r+0x29a>
  405654:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405658:	d805      	bhi.n	405666 <_malloc_r+0x532>
  40565a:	0bda      	lsrs	r2, r3, #15
  40565c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405660:	00c9      	lsls	r1, r1, #3
  405662:	3277      	adds	r2, #119	; 0x77
  405664:	e720      	b.n	4054a8 <_malloc_r+0x374>
  405666:	f240 5154 	movw	r1, #1364	; 0x554
  40566a:	428a      	cmp	r2, r1
  40566c:	d805      	bhi.n	40567a <_malloc_r+0x546>
  40566e:	0c9a      	lsrs	r2, r3, #18
  405670:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405674:	00c9      	lsls	r1, r1, #3
  405676:	327c      	adds	r2, #124	; 0x7c
  405678:	e716      	b.n	4054a8 <_malloc_r+0x374>
  40567a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40567e:	227e      	movs	r2, #126	; 0x7e
  405680:	e712      	b.n	4054a8 <_malloc_r+0x374>
  405682:	687b      	ldr	r3, [r7, #4]
  405684:	e780      	b.n	405588 <_malloc_r+0x454>
  405686:	08f0      	lsrs	r0, r6, #3
  405688:	f106 0308 	add.w	r3, r6, #8
  40568c:	e600      	b.n	405290 <_malloc_r+0x15c>
  40568e:	bf00      	nop
  405690:	2040abb0 	.word	0x2040abb0

00405694 <__ascii_mbtowc>:
  405694:	b082      	sub	sp, #8
  405696:	b149      	cbz	r1, 4056ac <__ascii_mbtowc+0x18>
  405698:	b15a      	cbz	r2, 4056b2 <__ascii_mbtowc+0x1e>
  40569a:	b16b      	cbz	r3, 4056b8 <__ascii_mbtowc+0x24>
  40569c:	7813      	ldrb	r3, [r2, #0]
  40569e:	600b      	str	r3, [r1, #0]
  4056a0:	7812      	ldrb	r2, [r2, #0]
  4056a2:	1c10      	adds	r0, r2, #0
  4056a4:	bf18      	it	ne
  4056a6:	2001      	movne	r0, #1
  4056a8:	b002      	add	sp, #8
  4056aa:	4770      	bx	lr
  4056ac:	a901      	add	r1, sp, #4
  4056ae:	2a00      	cmp	r2, #0
  4056b0:	d1f3      	bne.n	40569a <__ascii_mbtowc+0x6>
  4056b2:	4610      	mov	r0, r2
  4056b4:	b002      	add	sp, #8
  4056b6:	4770      	bx	lr
  4056b8:	f06f 0001 	mvn.w	r0, #1
  4056bc:	e7f4      	b.n	4056a8 <__ascii_mbtowc+0x14>
  4056be:	bf00      	nop

004056c0 <memchr>:
  4056c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4056c4:	2a10      	cmp	r2, #16
  4056c6:	db2b      	blt.n	405720 <memchr+0x60>
  4056c8:	f010 0f07 	tst.w	r0, #7
  4056cc:	d008      	beq.n	4056e0 <memchr+0x20>
  4056ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4056d2:	3a01      	subs	r2, #1
  4056d4:	428b      	cmp	r3, r1
  4056d6:	d02d      	beq.n	405734 <memchr+0x74>
  4056d8:	f010 0f07 	tst.w	r0, #7
  4056dc:	b342      	cbz	r2, 405730 <memchr+0x70>
  4056de:	d1f6      	bne.n	4056ce <memchr+0xe>
  4056e0:	b4f0      	push	{r4, r5, r6, r7}
  4056e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4056e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4056ea:	f022 0407 	bic.w	r4, r2, #7
  4056ee:	f07f 0700 	mvns.w	r7, #0
  4056f2:	2300      	movs	r3, #0
  4056f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4056f8:	3c08      	subs	r4, #8
  4056fa:	ea85 0501 	eor.w	r5, r5, r1
  4056fe:	ea86 0601 	eor.w	r6, r6, r1
  405702:	fa85 f547 	uadd8	r5, r5, r7
  405706:	faa3 f587 	sel	r5, r3, r7
  40570a:	fa86 f647 	uadd8	r6, r6, r7
  40570e:	faa5 f687 	sel	r6, r5, r7
  405712:	b98e      	cbnz	r6, 405738 <memchr+0x78>
  405714:	d1ee      	bne.n	4056f4 <memchr+0x34>
  405716:	bcf0      	pop	{r4, r5, r6, r7}
  405718:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40571c:	f002 0207 	and.w	r2, r2, #7
  405720:	b132      	cbz	r2, 405730 <memchr+0x70>
  405722:	f810 3b01 	ldrb.w	r3, [r0], #1
  405726:	3a01      	subs	r2, #1
  405728:	ea83 0301 	eor.w	r3, r3, r1
  40572c:	b113      	cbz	r3, 405734 <memchr+0x74>
  40572e:	d1f8      	bne.n	405722 <memchr+0x62>
  405730:	2000      	movs	r0, #0
  405732:	4770      	bx	lr
  405734:	3801      	subs	r0, #1
  405736:	4770      	bx	lr
  405738:	2d00      	cmp	r5, #0
  40573a:	bf06      	itte	eq
  40573c:	4635      	moveq	r5, r6
  40573e:	3803      	subeq	r0, #3
  405740:	3807      	subne	r0, #7
  405742:	f015 0f01 	tst.w	r5, #1
  405746:	d107      	bne.n	405758 <memchr+0x98>
  405748:	3001      	adds	r0, #1
  40574a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40574e:	bf02      	ittt	eq
  405750:	3001      	addeq	r0, #1
  405752:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405756:	3001      	addeq	r0, #1
  405758:	bcf0      	pop	{r4, r5, r6, r7}
  40575a:	3801      	subs	r0, #1
  40575c:	4770      	bx	lr
  40575e:	bf00      	nop

00405760 <memmove>:
  405760:	4288      	cmp	r0, r1
  405762:	b5f0      	push	{r4, r5, r6, r7, lr}
  405764:	d90d      	bls.n	405782 <memmove+0x22>
  405766:	188b      	adds	r3, r1, r2
  405768:	4298      	cmp	r0, r3
  40576a:	d20a      	bcs.n	405782 <memmove+0x22>
  40576c:	1884      	adds	r4, r0, r2
  40576e:	2a00      	cmp	r2, #0
  405770:	d051      	beq.n	405816 <memmove+0xb6>
  405772:	4622      	mov	r2, r4
  405774:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405778:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40577c:	4299      	cmp	r1, r3
  40577e:	d1f9      	bne.n	405774 <memmove+0x14>
  405780:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405782:	2a0f      	cmp	r2, #15
  405784:	d948      	bls.n	405818 <memmove+0xb8>
  405786:	ea41 0300 	orr.w	r3, r1, r0
  40578a:	079b      	lsls	r3, r3, #30
  40578c:	d146      	bne.n	40581c <memmove+0xbc>
  40578e:	f100 0410 	add.w	r4, r0, #16
  405792:	f101 0310 	add.w	r3, r1, #16
  405796:	4615      	mov	r5, r2
  405798:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40579c:	f844 6c10 	str.w	r6, [r4, #-16]
  4057a0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4057a4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4057a8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4057ac:	f844 6c08 	str.w	r6, [r4, #-8]
  4057b0:	3d10      	subs	r5, #16
  4057b2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4057b6:	f844 6c04 	str.w	r6, [r4, #-4]
  4057ba:	2d0f      	cmp	r5, #15
  4057bc:	f103 0310 	add.w	r3, r3, #16
  4057c0:	f104 0410 	add.w	r4, r4, #16
  4057c4:	d8e8      	bhi.n	405798 <memmove+0x38>
  4057c6:	f1a2 0310 	sub.w	r3, r2, #16
  4057ca:	f023 030f 	bic.w	r3, r3, #15
  4057ce:	f002 0e0f 	and.w	lr, r2, #15
  4057d2:	3310      	adds	r3, #16
  4057d4:	f1be 0f03 	cmp.w	lr, #3
  4057d8:	4419      	add	r1, r3
  4057da:	4403      	add	r3, r0
  4057dc:	d921      	bls.n	405822 <memmove+0xc2>
  4057de:	1f1e      	subs	r6, r3, #4
  4057e0:	460d      	mov	r5, r1
  4057e2:	4674      	mov	r4, lr
  4057e4:	3c04      	subs	r4, #4
  4057e6:	f855 7b04 	ldr.w	r7, [r5], #4
  4057ea:	f846 7f04 	str.w	r7, [r6, #4]!
  4057ee:	2c03      	cmp	r4, #3
  4057f0:	d8f8      	bhi.n	4057e4 <memmove+0x84>
  4057f2:	f1ae 0404 	sub.w	r4, lr, #4
  4057f6:	f024 0403 	bic.w	r4, r4, #3
  4057fa:	3404      	adds	r4, #4
  4057fc:	4421      	add	r1, r4
  4057fe:	4423      	add	r3, r4
  405800:	f002 0203 	and.w	r2, r2, #3
  405804:	b162      	cbz	r2, 405820 <memmove+0xc0>
  405806:	3b01      	subs	r3, #1
  405808:	440a      	add	r2, r1
  40580a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40580e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405812:	428a      	cmp	r2, r1
  405814:	d1f9      	bne.n	40580a <memmove+0xaa>
  405816:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405818:	4603      	mov	r3, r0
  40581a:	e7f3      	b.n	405804 <memmove+0xa4>
  40581c:	4603      	mov	r3, r0
  40581e:	e7f2      	b.n	405806 <memmove+0xa6>
  405820:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405822:	4672      	mov	r2, lr
  405824:	e7ee      	b.n	405804 <memmove+0xa4>
  405826:	bf00      	nop

00405828 <__malloc_lock>:
  405828:	4801      	ldr	r0, [pc, #4]	; (405830 <__malloc_lock+0x8>)
  40582a:	f7ff bbff 	b.w	40502c <__retarget_lock_acquire_recursive>
  40582e:	bf00      	nop
  405830:	2040ac80 	.word	0x2040ac80

00405834 <__malloc_unlock>:
  405834:	4801      	ldr	r0, [pc, #4]	; (40583c <__malloc_unlock+0x8>)
  405836:	f7ff bbfb 	b.w	405030 <__retarget_lock_release_recursive>
  40583a:	bf00      	nop
  40583c:	2040ac80 	.word	0x2040ac80

00405840 <_realloc_r>:
  405840:	2900      	cmp	r1, #0
  405842:	f000 8095 	beq.w	405970 <_realloc_r+0x130>
  405846:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40584a:	460d      	mov	r5, r1
  40584c:	4616      	mov	r6, r2
  40584e:	b083      	sub	sp, #12
  405850:	4680      	mov	r8, r0
  405852:	f106 070b 	add.w	r7, r6, #11
  405856:	f7ff ffe7 	bl	405828 <__malloc_lock>
  40585a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40585e:	2f16      	cmp	r7, #22
  405860:	f02e 0403 	bic.w	r4, lr, #3
  405864:	f1a5 0908 	sub.w	r9, r5, #8
  405868:	d83c      	bhi.n	4058e4 <_realloc_r+0xa4>
  40586a:	2210      	movs	r2, #16
  40586c:	4617      	mov	r7, r2
  40586e:	42be      	cmp	r6, r7
  405870:	d83d      	bhi.n	4058ee <_realloc_r+0xae>
  405872:	4294      	cmp	r4, r2
  405874:	da43      	bge.n	4058fe <_realloc_r+0xbe>
  405876:	4bc4      	ldr	r3, [pc, #784]	; (405b88 <_realloc_r+0x348>)
  405878:	6899      	ldr	r1, [r3, #8]
  40587a:	eb09 0004 	add.w	r0, r9, r4
  40587e:	4288      	cmp	r0, r1
  405880:	f000 80b4 	beq.w	4059ec <_realloc_r+0x1ac>
  405884:	6843      	ldr	r3, [r0, #4]
  405886:	f023 0101 	bic.w	r1, r3, #1
  40588a:	4401      	add	r1, r0
  40588c:	6849      	ldr	r1, [r1, #4]
  40588e:	07c9      	lsls	r1, r1, #31
  405890:	d54c      	bpl.n	40592c <_realloc_r+0xec>
  405892:	f01e 0f01 	tst.w	lr, #1
  405896:	f000 809b 	beq.w	4059d0 <_realloc_r+0x190>
  40589a:	4631      	mov	r1, r6
  40589c:	4640      	mov	r0, r8
  40589e:	f7ff fc49 	bl	405134 <_malloc_r>
  4058a2:	4606      	mov	r6, r0
  4058a4:	2800      	cmp	r0, #0
  4058a6:	d03a      	beq.n	40591e <_realloc_r+0xde>
  4058a8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4058ac:	f023 0301 	bic.w	r3, r3, #1
  4058b0:	444b      	add	r3, r9
  4058b2:	f1a0 0208 	sub.w	r2, r0, #8
  4058b6:	429a      	cmp	r2, r3
  4058b8:	f000 8121 	beq.w	405afe <_realloc_r+0x2be>
  4058bc:	1f22      	subs	r2, r4, #4
  4058be:	2a24      	cmp	r2, #36	; 0x24
  4058c0:	f200 8107 	bhi.w	405ad2 <_realloc_r+0x292>
  4058c4:	2a13      	cmp	r2, #19
  4058c6:	f200 80db 	bhi.w	405a80 <_realloc_r+0x240>
  4058ca:	4603      	mov	r3, r0
  4058cc:	462a      	mov	r2, r5
  4058ce:	6811      	ldr	r1, [r2, #0]
  4058d0:	6019      	str	r1, [r3, #0]
  4058d2:	6851      	ldr	r1, [r2, #4]
  4058d4:	6059      	str	r1, [r3, #4]
  4058d6:	6892      	ldr	r2, [r2, #8]
  4058d8:	609a      	str	r2, [r3, #8]
  4058da:	4629      	mov	r1, r5
  4058dc:	4640      	mov	r0, r8
  4058de:	f7ff f90b 	bl	404af8 <_free_r>
  4058e2:	e01c      	b.n	40591e <_realloc_r+0xde>
  4058e4:	f027 0707 	bic.w	r7, r7, #7
  4058e8:	2f00      	cmp	r7, #0
  4058ea:	463a      	mov	r2, r7
  4058ec:	dabf      	bge.n	40586e <_realloc_r+0x2e>
  4058ee:	2600      	movs	r6, #0
  4058f0:	230c      	movs	r3, #12
  4058f2:	4630      	mov	r0, r6
  4058f4:	f8c8 3000 	str.w	r3, [r8]
  4058f8:	b003      	add	sp, #12
  4058fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058fe:	462e      	mov	r6, r5
  405900:	1be3      	subs	r3, r4, r7
  405902:	2b0f      	cmp	r3, #15
  405904:	d81e      	bhi.n	405944 <_realloc_r+0x104>
  405906:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40590a:	f003 0301 	and.w	r3, r3, #1
  40590e:	4323      	orrs	r3, r4
  405910:	444c      	add	r4, r9
  405912:	f8c9 3004 	str.w	r3, [r9, #4]
  405916:	6863      	ldr	r3, [r4, #4]
  405918:	f043 0301 	orr.w	r3, r3, #1
  40591c:	6063      	str	r3, [r4, #4]
  40591e:	4640      	mov	r0, r8
  405920:	f7ff ff88 	bl	405834 <__malloc_unlock>
  405924:	4630      	mov	r0, r6
  405926:	b003      	add	sp, #12
  405928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40592c:	f023 0303 	bic.w	r3, r3, #3
  405930:	18e1      	adds	r1, r4, r3
  405932:	4291      	cmp	r1, r2
  405934:	db1f      	blt.n	405976 <_realloc_r+0x136>
  405936:	68c3      	ldr	r3, [r0, #12]
  405938:	6882      	ldr	r2, [r0, #8]
  40593a:	462e      	mov	r6, r5
  40593c:	60d3      	str	r3, [r2, #12]
  40593e:	460c      	mov	r4, r1
  405940:	609a      	str	r2, [r3, #8]
  405942:	e7dd      	b.n	405900 <_realloc_r+0xc0>
  405944:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405948:	eb09 0107 	add.w	r1, r9, r7
  40594c:	f002 0201 	and.w	r2, r2, #1
  405950:	444c      	add	r4, r9
  405952:	f043 0301 	orr.w	r3, r3, #1
  405956:	4317      	orrs	r7, r2
  405958:	f8c9 7004 	str.w	r7, [r9, #4]
  40595c:	604b      	str	r3, [r1, #4]
  40595e:	6863      	ldr	r3, [r4, #4]
  405960:	f043 0301 	orr.w	r3, r3, #1
  405964:	3108      	adds	r1, #8
  405966:	6063      	str	r3, [r4, #4]
  405968:	4640      	mov	r0, r8
  40596a:	f7ff f8c5 	bl	404af8 <_free_r>
  40596e:	e7d6      	b.n	40591e <_realloc_r+0xde>
  405970:	4611      	mov	r1, r2
  405972:	f7ff bbdf 	b.w	405134 <_malloc_r>
  405976:	f01e 0f01 	tst.w	lr, #1
  40597a:	d18e      	bne.n	40589a <_realloc_r+0x5a>
  40597c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405980:	eba9 0a01 	sub.w	sl, r9, r1
  405984:	f8da 1004 	ldr.w	r1, [sl, #4]
  405988:	f021 0103 	bic.w	r1, r1, #3
  40598c:	440b      	add	r3, r1
  40598e:	4423      	add	r3, r4
  405990:	4293      	cmp	r3, r2
  405992:	db25      	blt.n	4059e0 <_realloc_r+0x1a0>
  405994:	68c2      	ldr	r2, [r0, #12]
  405996:	6881      	ldr	r1, [r0, #8]
  405998:	4656      	mov	r6, sl
  40599a:	60ca      	str	r2, [r1, #12]
  40599c:	6091      	str	r1, [r2, #8]
  40599e:	f8da 100c 	ldr.w	r1, [sl, #12]
  4059a2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4059a6:	1f22      	subs	r2, r4, #4
  4059a8:	2a24      	cmp	r2, #36	; 0x24
  4059aa:	60c1      	str	r1, [r0, #12]
  4059ac:	6088      	str	r0, [r1, #8]
  4059ae:	f200 8094 	bhi.w	405ada <_realloc_r+0x29a>
  4059b2:	2a13      	cmp	r2, #19
  4059b4:	d96f      	bls.n	405a96 <_realloc_r+0x256>
  4059b6:	6829      	ldr	r1, [r5, #0]
  4059b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4059bc:	6869      	ldr	r1, [r5, #4]
  4059be:	f8ca 100c 	str.w	r1, [sl, #12]
  4059c2:	2a1b      	cmp	r2, #27
  4059c4:	f200 80a2 	bhi.w	405b0c <_realloc_r+0x2cc>
  4059c8:	3508      	adds	r5, #8
  4059ca:	f10a 0210 	add.w	r2, sl, #16
  4059ce:	e063      	b.n	405a98 <_realloc_r+0x258>
  4059d0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4059d4:	eba9 0a03 	sub.w	sl, r9, r3
  4059d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4059dc:	f021 0103 	bic.w	r1, r1, #3
  4059e0:	1863      	adds	r3, r4, r1
  4059e2:	4293      	cmp	r3, r2
  4059e4:	f6ff af59 	blt.w	40589a <_realloc_r+0x5a>
  4059e8:	4656      	mov	r6, sl
  4059ea:	e7d8      	b.n	40599e <_realloc_r+0x15e>
  4059ec:	6841      	ldr	r1, [r0, #4]
  4059ee:	f021 0b03 	bic.w	fp, r1, #3
  4059f2:	44a3      	add	fp, r4
  4059f4:	f107 0010 	add.w	r0, r7, #16
  4059f8:	4583      	cmp	fp, r0
  4059fa:	da56      	bge.n	405aaa <_realloc_r+0x26a>
  4059fc:	f01e 0f01 	tst.w	lr, #1
  405a00:	f47f af4b 	bne.w	40589a <_realloc_r+0x5a>
  405a04:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405a08:	eba9 0a01 	sub.w	sl, r9, r1
  405a0c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405a10:	f021 0103 	bic.w	r1, r1, #3
  405a14:	448b      	add	fp, r1
  405a16:	4558      	cmp	r0, fp
  405a18:	dce2      	bgt.n	4059e0 <_realloc_r+0x1a0>
  405a1a:	4656      	mov	r6, sl
  405a1c:	f8da 100c 	ldr.w	r1, [sl, #12]
  405a20:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405a24:	1f22      	subs	r2, r4, #4
  405a26:	2a24      	cmp	r2, #36	; 0x24
  405a28:	60c1      	str	r1, [r0, #12]
  405a2a:	6088      	str	r0, [r1, #8]
  405a2c:	f200 808f 	bhi.w	405b4e <_realloc_r+0x30e>
  405a30:	2a13      	cmp	r2, #19
  405a32:	f240 808a 	bls.w	405b4a <_realloc_r+0x30a>
  405a36:	6829      	ldr	r1, [r5, #0]
  405a38:	f8ca 1008 	str.w	r1, [sl, #8]
  405a3c:	6869      	ldr	r1, [r5, #4]
  405a3e:	f8ca 100c 	str.w	r1, [sl, #12]
  405a42:	2a1b      	cmp	r2, #27
  405a44:	f200 808a 	bhi.w	405b5c <_realloc_r+0x31c>
  405a48:	3508      	adds	r5, #8
  405a4a:	f10a 0210 	add.w	r2, sl, #16
  405a4e:	6829      	ldr	r1, [r5, #0]
  405a50:	6011      	str	r1, [r2, #0]
  405a52:	6869      	ldr	r1, [r5, #4]
  405a54:	6051      	str	r1, [r2, #4]
  405a56:	68a9      	ldr	r1, [r5, #8]
  405a58:	6091      	str	r1, [r2, #8]
  405a5a:	eb0a 0107 	add.w	r1, sl, r7
  405a5e:	ebab 0207 	sub.w	r2, fp, r7
  405a62:	f042 0201 	orr.w	r2, r2, #1
  405a66:	6099      	str	r1, [r3, #8]
  405a68:	604a      	str	r2, [r1, #4]
  405a6a:	f8da 3004 	ldr.w	r3, [sl, #4]
  405a6e:	f003 0301 	and.w	r3, r3, #1
  405a72:	431f      	orrs	r7, r3
  405a74:	4640      	mov	r0, r8
  405a76:	f8ca 7004 	str.w	r7, [sl, #4]
  405a7a:	f7ff fedb 	bl	405834 <__malloc_unlock>
  405a7e:	e751      	b.n	405924 <_realloc_r+0xe4>
  405a80:	682b      	ldr	r3, [r5, #0]
  405a82:	6003      	str	r3, [r0, #0]
  405a84:	686b      	ldr	r3, [r5, #4]
  405a86:	6043      	str	r3, [r0, #4]
  405a88:	2a1b      	cmp	r2, #27
  405a8a:	d82d      	bhi.n	405ae8 <_realloc_r+0x2a8>
  405a8c:	f100 0308 	add.w	r3, r0, #8
  405a90:	f105 0208 	add.w	r2, r5, #8
  405a94:	e71b      	b.n	4058ce <_realloc_r+0x8e>
  405a96:	4632      	mov	r2, r6
  405a98:	6829      	ldr	r1, [r5, #0]
  405a9a:	6011      	str	r1, [r2, #0]
  405a9c:	6869      	ldr	r1, [r5, #4]
  405a9e:	6051      	str	r1, [r2, #4]
  405aa0:	68a9      	ldr	r1, [r5, #8]
  405aa2:	6091      	str	r1, [r2, #8]
  405aa4:	461c      	mov	r4, r3
  405aa6:	46d1      	mov	r9, sl
  405aa8:	e72a      	b.n	405900 <_realloc_r+0xc0>
  405aaa:	eb09 0107 	add.w	r1, r9, r7
  405aae:	ebab 0b07 	sub.w	fp, fp, r7
  405ab2:	f04b 0201 	orr.w	r2, fp, #1
  405ab6:	6099      	str	r1, [r3, #8]
  405ab8:	604a      	str	r2, [r1, #4]
  405aba:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405abe:	f003 0301 	and.w	r3, r3, #1
  405ac2:	431f      	orrs	r7, r3
  405ac4:	4640      	mov	r0, r8
  405ac6:	f845 7c04 	str.w	r7, [r5, #-4]
  405aca:	f7ff feb3 	bl	405834 <__malloc_unlock>
  405ace:	462e      	mov	r6, r5
  405ad0:	e728      	b.n	405924 <_realloc_r+0xe4>
  405ad2:	4629      	mov	r1, r5
  405ad4:	f7ff fe44 	bl	405760 <memmove>
  405ad8:	e6ff      	b.n	4058da <_realloc_r+0x9a>
  405ada:	4629      	mov	r1, r5
  405adc:	4630      	mov	r0, r6
  405ade:	461c      	mov	r4, r3
  405ae0:	46d1      	mov	r9, sl
  405ae2:	f7ff fe3d 	bl	405760 <memmove>
  405ae6:	e70b      	b.n	405900 <_realloc_r+0xc0>
  405ae8:	68ab      	ldr	r3, [r5, #8]
  405aea:	6083      	str	r3, [r0, #8]
  405aec:	68eb      	ldr	r3, [r5, #12]
  405aee:	60c3      	str	r3, [r0, #12]
  405af0:	2a24      	cmp	r2, #36	; 0x24
  405af2:	d017      	beq.n	405b24 <_realloc_r+0x2e4>
  405af4:	f100 0310 	add.w	r3, r0, #16
  405af8:	f105 0210 	add.w	r2, r5, #16
  405afc:	e6e7      	b.n	4058ce <_realloc_r+0x8e>
  405afe:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405b02:	f023 0303 	bic.w	r3, r3, #3
  405b06:	441c      	add	r4, r3
  405b08:	462e      	mov	r6, r5
  405b0a:	e6f9      	b.n	405900 <_realloc_r+0xc0>
  405b0c:	68a9      	ldr	r1, [r5, #8]
  405b0e:	f8ca 1010 	str.w	r1, [sl, #16]
  405b12:	68e9      	ldr	r1, [r5, #12]
  405b14:	f8ca 1014 	str.w	r1, [sl, #20]
  405b18:	2a24      	cmp	r2, #36	; 0x24
  405b1a:	d00c      	beq.n	405b36 <_realloc_r+0x2f6>
  405b1c:	3510      	adds	r5, #16
  405b1e:	f10a 0218 	add.w	r2, sl, #24
  405b22:	e7b9      	b.n	405a98 <_realloc_r+0x258>
  405b24:	692b      	ldr	r3, [r5, #16]
  405b26:	6103      	str	r3, [r0, #16]
  405b28:	696b      	ldr	r3, [r5, #20]
  405b2a:	6143      	str	r3, [r0, #20]
  405b2c:	f105 0218 	add.w	r2, r5, #24
  405b30:	f100 0318 	add.w	r3, r0, #24
  405b34:	e6cb      	b.n	4058ce <_realloc_r+0x8e>
  405b36:	692a      	ldr	r2, [r5, #16]
  405b38:	f8ca 2018 	str.w	r2, [sl, #24]
  405b3c:	696a      	ldr	r2, [r5, #20]
  405b3e:	f8ca 201c 	str.w	r2, [sl, #28]
  405b42:	3518      	adds	r5, #24
  405b44:	f10a 0220 	add.w	r2, sl, #32
  405b48:	e7a6      	b.n	405a98 <_realloc_r+0x258>
  405b4a:	4632      	mov	r2, r6
  405b4c:	e77f      	b.n	405a4e <_realloc_r+0x20e>
  405b4e:	4629      	mov	r1, r5
  405b50:	4630      	mov	r0, r6
  405b52:	9301      	str	r3, [sp, #4]
  405b54:	f7ff fe04 	bl	405760 <memmove>
  405b58:	9b01      	ldr	r3, [sp, #4]
  405b5a:	e77e      	b.n	405a5a <_realloc_r+0x21a>
  405b5c:	68a9      	ldr	r1, [r5, #8]
  405b5e:	f8ca 1010 	str.w	r1, [sl, #16]
  405b62:	68e9      	ldr	r1, [r5, #12]
  405b64:	f8ca 1014 	str.w	r1, [sl, #20]
  405b68:	2a24      	cmp	r2, #36	; 0x24
  405b6a:	d003      	beq.n	405b74 <_realloc_r+0x334>
  405b6c:	3510      	adds	r5, #16
  405b6e:	f10a 0218 	add.w	r2, sl, #24
  405b72:	e76c      	b.n	405a4e <_realloc_r+0x20e>
  405b74:	692a      	ldr	r2, [r5, #16]
  405b76:	f8ca 2018 	str.w	r2, [sl, #24]
  405b7a:	696a      	ldr	r2, [r5, #20]
  405b7c:	f8ca 201c 	str.w	r2, [sl, #28]
  405b80:	3518      	adds	r5, #24
  405b82:	f10a 0220 	add.w	r2, sl, #32
  405b86:	e762      	b.n	405a4e <_realloc_r+0x20e>
  405b88:	204005c0 	.word	0x204005c0

00405b8c <_sbrk_r>:
  405b8c:	b538      	push	{r3, r4, r5, lr}
  405b8e:	4c07      	ldr	r4, [pc, #28]	; (405bac <_sbrk_r+0x20>)
  405b90:	2300      	movs	r3, #0
  405b92:	4605      	mov	r5, r0
  405b94:	4608      	mov	r0, r1
  405b96:	6023      	str	r3, [r4, #0]
  405b98:	f7fd f998 	bl	402ecc <_sbrk>
  405b9c:	1c43      	adds	r3, r0, #1
  405b9e:	d000      	beq.n	405ba2 <_sbrk_r+0x16>
  405ba0:	bd38      	pop	{r3, r4, r5, pc}
  405ba2:	6823      	ldr	r3, [r4, #0]
  405ba4:	2b00      	cmp	r3, #0
  405ba6:	d0fb      	beq.n	405ba0 <_sbrk_r+0x14>
  405ba8:	602b      	str	r3, [r5, #0]
  405baa:	bd38      	pop	{r3, r4, r5, pc}
  405bac:	2040ac94 	.word	0x2040ac94

00405bb0 <__sread>:
  405bb0:	b510      	push	{r4, lr}
  405bb2:	460c      	mov	r4, r1
  405bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405bb8:	f000 f9f6 	bl	405fa8 <_read_r>
  405bbc:	2800      	cmp	r0, #0
  405bbe:	db03      	blt.n	405bc8 <__sread+0x18>
  405bc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405bc2:	4403      	add	r3, r0
  405bc4:	6523      	str	r3, [r4, #80]	; 0x50
  405bc6:	bd10      	pop	{r4, pc}
  405bc8:	89a3      	ldrh	r3, [r4, #12]
  405bca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405bce:	81a3      	strh	r3, [r4, #12]
  405bd0:	bd10      	pop	{r4, pc}
  405bd2:	bf00      	nop

00405bd4 <__swrite>:
  405bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405bd8:	4616      	mov	r6, r2
  405bda:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405bde:	461f      	mov	r7, r3
  405be0:	05d3      	lsls	r3, r2, #23
  405be2:	460c      	mov	r4, r1
  405be4:	4605      	mov	r5, r0
  405be6:	d507      	bpl.n	405bf8 <__swrite+0x24>
  405be8:	2200      	movs	r2, #0
  405bea:	2302      	movs	r3, #2
  405bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405bf0:	f000 f9c4 	bl	405f7c <_lseek_r>
  405bf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405bf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405bfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405c00:	81a2      	strh	r2, [r4, #12]
  405c02:	463b      	mov	r3, r7
  405c04:	4632      	mov	r2, r6
  405c06:	4628      	mov	r0, r5
  405c08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405c0c:	f000 b8a4 	b.w	405d58 <_write_r>

00405c10 <__sseek>:
  405c10:	b510      	push	{r4, lr}
  405c12:	460c      	mov	r4, r1
  405c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405c18:	f000 f9b0 	bl	405f7c <_lseek_r>
  405c1c:	89a3      	ldrh	r3, [r4, #12]
  405c1e:	1c42      	adds	r2, r0, #1
  405c20:	bf0e      	itee	eq
  405c22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405c26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405c2a:	6520      	strne	r0, [r4, #80]	; 0x50
  405c2c:	81a3      	strh	r3, [r4, #12]
  405c2e:	bd10      	pop	{r4, pc}

00405c30 <__sclose>:
  405c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405c34:	f000 b908 	b.w	405e48 <_close_r>

00405c38 <__swbuf_r>:
  405c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405c3a:	460d      	mov	r5, r1
  405c3c:	4614      	mov	r4, r2
  405c3e:	4606      	mov	r6, r0
  405c40:	b110      	cbz	r0, 405c48 <__swbuf_r+0x10>
  405c42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405c44:	2b00      	cmp	r3, #0
  405c46:	d04b      	beq.n	405ce0 <__swbuf_r+0xa8>
  405c48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405c4c:	69a3      	ldr	r3, [r4, #24]
  405c4e:	60a3      	str	r3, [r4, #8]
  405c50:	b291      	uxth	r1, r2
  405c52:	0708      	lsls	r0, r1, #28
  405c54:	d539      	bpl.n	405cca <__swbuf_r+0x92>
  405c56:	6923      	ldr	r3, [r4, #16]
  405c58:	2b00      	cmp	r3, #0
  405c5a:	d036      	beq.n	405cca <__swbuf_r+0x92>
  405c5c:	b2ed      	uxtb	r5, r5
  405c5e:	0489      	lsls	r1, r1, #18
  405c60:	462f      	mov	r7, r5
  405c62:	d515      	bpl.n	405c90 <__swbuf_r+0x58>
  405c64:	6822      	ldr	r2, [r4, #0]
  405c66:	6961      	ldr	r1, [r4, #20]
  405c68:	1ad3      	subs	r3, r2, r3
  405c6a:	428b      	cmp	r3, r1
  405c6c:	da1c      	bge.n	405ca8 <__swbuf_r+0x70>
  405c6e:	3301      	adds	r3, #1
  405c70:	68a1      	ldr	r1, [r4, #8]
  405c72:	1c50      	adds	r0, r2, #1
  405c74:	3901      	subs	r1, #1
  405c76:	60a1      	str	r1, [r4, #8]
  405c78:	6020      	str	r0, [r4, #0]
  405c7a:	7015      	strb	r5, [r2, #0]
  405c7c:	6962      	ldr	r2, [r4, #20]
  405c7e:	429a      	cmp	r2, r3
  405c80:	d01a      	beq.n	405cb8 <__swbuf_r+0x80>
  405c82:	89a3      	ldrh	r3, [r4, #12]
  405c84:	07db      	lsls	r3, r3, #31
  405c86:	d501      	bpl.n	405c8c <__swbuf_r+0x54>
  405c88:	2d0a      	cmp	r5, #10
  405c8a:	d015      	beq.n	405cb8 <__swbuf_r+0x80>
  405c8c:	4638      	mov	r0, r7
  405c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405c90:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405c92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405c96:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  405c9a:	81a2      	strh	r2, [r4, #12]
  405c9c:	6822      	ldr	r2, [r4, #0]
  405c9e:	6661      	str	r1, [r4, #100]	; 0x64
  405ca0:	6961      	ldr	r1, [r4, #20]
  405ca2:	1ad3      	subs	r3, r2, r3
  405ca4:	428b      	cmp	r3, r1
  405ca6:	dbe2      	blt.n	405c6e <__swbuf_r+0x36>
  405ca8:	4621      	mov	r1, r4
  405caa:	4630      	mov	r0, r6
  405cac:	f7fe fda6 	bl	4047fc <_fflush_r>
  405cb0:	b940      	cbnz	r0, 405cc4 <__swbuf_r+0x8c>
  405cb2:	6822      	ldr	r2, [r4, #0]
  405cb4:	2301      	movs	r3, #1
  405cb6:	e7db      	b.n	405c70 <__swbuf_r+0x38>
  405cb8:	4621      	mov	r1, r4
  405cba:	4630      	mov	r0, r6
  405cbc:	f7fe fd9e 	bl	4047fc <_fflush_r>
  405cc0:	2800      	cmp	r0, #0
  405cc2:	d0e3      	beq.n	405c8c <__swbuf_r+0x54>
  405cc4:	f04f 37ff 	mov.w	r7, #4294967295
  405cc8:	e7e0      	b.n	405c8c <__swbuf_r+0x54>
  405cca:	4621      	mov	r1, r4
  405ccc:	4630      	mov	r0, r6
  405cce:	f7fe fc81 	bl	4045d4 <__swsetup_r>
  405cd2:	2800      	cmp	r0, #0
  405cd4:	d1f6      	bne.n	405cc4 <__swbuf_r+0x8c>
  405cd6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405cda:	6923      	ldr	r3, [r4, #16]
  405cdc:	b291      	uxth	r1, r2
  405cde:	e7bd      	b.n	405c5c <__swbuf_r+0x24>
  405ce0:	f7fe fde4 	bl	4048ac <__sinit>
  405ce4:	e7b0      	b.n	405c48 <__swbuf_r+0x10>
  405ce6:	bf00      	nop

00405ce8 <_wcrtomb_r>:
  405ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
  405cea:	4606      	mov	r6, r0
  405cec:	b085      	sub	sp, #20
  405cee:	461f      	mov	r7, r3
  405cf0:	b189      	cbz	r1, 405d16 <_wcrtomb_r+0x2e>
  405cf2:	4c10      	ldr	r4, [pc, #64]	; (405d34 <_wcrtomb_r+0x4c>)
  405cf4:	4d10      	ldr	r5, [pc, #64]	; (405d38 <_wcrtomb_r+0x50>)
  405cf6:	6824      	ldr	r4, [r4, #0]
  405cf8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  405cfa:	2c00      	cmp	r4, #0
  405cfc:	bf08      	it	eq
  405cfe:	462c      	moveq	r4, r5
  405d00:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405d04:	47a0      	blx	r4
  405d06:	1c43      	adds	r3, r0, #1
  405d08:	d103      	bne.n	405d12 <_wcrtomb_r+0x2a>
  405d0a:	2200      	movs	r2, #0
  405d0c:	238a      	movs	r3, #138	; 0x8a
  405d0e:	603a      	str	r2, [r7, #0]
  405d10:	6033      	str	r3, [r6, #0]
  405d12:	b005      	add	sp, #20
  405d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d16:	460c      	mov	r4, r1
  405d18:	4906      	ldr	r1, [pc, #24]	; (405d34 <_wcrtomb_r+0x4c>)
  405d1a:	4a07      	ldr	r2, [pc, #28]	; (405d38 <_wcrtomb_r+0x50>)
  405d1c:	6809      	ldr	r1, [r1, #0]
  405d1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405d20:	2900      	cmp	r1, #0
  405d22:	bf08      	it	eq
  405d24:	4611      	moveq	r1, r2
  405d26:	4622      	mov	r2, r4
  405d28:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405d2c:	a901      	add	r1, sp, #4
  405d2e:	47a0      	blx	r4
  405d30:	e7e9      	b.n	405d06 <_wcrtomb_r+0x1e>
  405d32:	bf00      	nop
  405d34:	20400020 	.word	0x20400020
  405d38:	20400454 	.word	0x20400454

00405d3c <__ascii_wctomb>:
  405d3c:	b121      	cbz	r1, 405d48 <__ascii_wctomb+0xc>
  405d3e:	2aff      	cmp	r2, #255	; 0xff
  405d40:	d804      	bhi.n	405d4c <__ascii_wctomb+0x10>
  405d42:	700a      	strb	r2, [r1, #0]
  405d44:	2001      	movs	r0, #1
  405d46:	4770      	bx	lr
  405d48:	4608      	mov	r0, r1
  405d4a:	4770      	bx	lr
  405d4c:	238a      	movs	r3, #138	; 0x8a
  405d4e:	6003      	str	r3, [r0, #0]
  405d50:	f04f 30ff 	mov.w	r0, #4294967295
  405d54:	4770      	bx	lr
  405d56:	bf00      	nop

00405d58 <_write_r>:
  405d58:	b570      	push	{r4, r5, r6, lr}
  405d5a:	460d      	mov	r5, r1
  405d5c:	4c08      	ldr	r4, [pc, #32]	; (405d80 <_write_r+0x28>)
  405d5e:	4611      	mov	r1, r2
  405d60:	4606      	mov	r6, r0
  405d62:	461a      	mov	r2, r3
  405d64:	4628      	mov	r0, r5
  405d66:	2300      	movs	r3, #0
  405d68:	6023      	str	r3, [r4, #0]
  405d6a:	f7fc fc03 	bl	402574 <_write>
  405d6e:	1c43      	adds	r3, r0, #1
  405d70:	d000      	beq.n	405d74 <_write_r+0x1c>
  405d72:	bd70      	pop	{r4, r5, r6, pc}
  405d74:	6823      	ldr	r3, [r4, #0]
  405d76:	2b00      	cmp	r3, #0
  405d78:	d0fb      	beq.n	405d72 <_write_r+0x1a>
  405d7a:	6033      	str	r3, [r6, #0]
  405d7c:	bd70      	pop	{r4, r5, r6, pc}
  405d7e:	bf00      	nop
  405d80:	2040ac94 	.word	0x2040ac94

00405d84 <__register_exitproc>:
  405d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405d88:	4d2c      	ldr	r5, [pc, #176]	; (405e3c <__register_exitproc+0xb8>)
  405d8a:	4606      	mov	r6, r0
  405d8c:	6828      	ldr	r0, [r5, #0]
  405d8e:	4698      	mov	r8, r3
  405d90:	460f      	mov	r7, r1
  405d92:	4691      	mov	r9, r2
  405d94:	f7ff f94a 	bl	40502c <__retarget_lock_acquire_recursive>
  405d98:	4b29      	ldr	r3, [pc, #164]	; (405e40 <__register_exitproc+0xbc>)
  405d9a:	681c      	ldr	r4, [r3, #0]
  405d9c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405da0:	2b00      	cmp	r3, #0
  405da2:	d03e      	beq.n	405e22 <__register_exitproc+0x9e>
  405da4:	685a      	ldr	r2, [r3, #4]
  405da6:	2a1f      	cmp	r2, #31
  405da8:	dc1c      	bgt.n	405de4 <__register_exitproc+0x60>
  405daa:	f102 0e01 	add.w	lr, r2, #1
  405dae:	b176      	cbz	r6, 405dce <__register_exitproc+0x4a>
  405db0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405db4:	2401      	movs	r4, #1
  405db6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405dba:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405dbe:	4094      	lsls	r4, r2
  405dc0:	4320      	orrs	r0, r4
  405dc2:	2e02      	cmp	r6, #2
  405dc4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405dc8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405dcc:	d023      	beq.n	405e16 <__register_exitproc+0x92>
  405dce:	3202      	adds	r2, #2
  405dd0:	f8c3 e004 	str.w	lr, [r3, #4]
  405dd4:	6828      	ldr	r0, [r5, #0]
  405dd6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405dda:	f7ff f929 	bl	405030 <__retarget_lock_release_recursive>
  405dde:	2000      	movs	r0, #0
  405de0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405de4:	4b17      	ldr	r3, [pc, #92]	; (405e44 <__register_exitproc+0xc0>)
  405de6:	b30b      	cbz	r3, 405e2c <__register_exitproc+0xa8>
  405de8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405dec:	f7ff f99a 	bl	405124 <malloc>
  405df0:	4603      	mov	r3, r0
  405df2:	b1d8      	cbz	r0, 405e2c <__register_exitproc+0xa8>
  405df4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405df8:	6002      	str	r2, [r0, #0]
  405dfa:	2100      	movs	r1, #0
  405dfc:	6041      	str	r1, [r0, #4]
  405dfe:	460a      	mov	r2, r1
  405e00:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405e04:	f04f 0e01 	mov.w	lr, #1
  405e08:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405e0c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405e10:	2e00      	cmp	r6, #0
  405e12:	d0dc      	beq.n	405dce <__register_exitproc+0x4a>
  405e14:	e7cc      	b.n	405db0 <__register_exitproc+0x2c>
  405e16:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405e1a:	430c      	orrs	r4, r1
  405e1c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405e20:	e7d5      	b.n	405dce <__register_exitproc+0x4a>
  405e22:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405e26:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405e2a:	e7bb      	b.n	405da4 <__register_exitproc+0x20>
  405e2c:	6828      	ldr	r0, [r5, #0]
  405e2e:	f7ff f8ff 	bl	405030 <__retarget_lock_release_recursive>
  405e32:	f04f 30ff 	mov.w	r0, #4294967295
  405e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e3a:	bf00      	nop
  405e3c:	20400450 	.word	0x20400450
  405e40:	00406768 	.word	0x00406768
  405e44:	00405125 	.word	0x00405125

00405e48 <_close_r>:
  405e48:	b538      	push	{r3, r4, r5, lr}
  405e4a:	4c07      	ldr	r4, [pc, #28]	; (405e68 <_close_r+0x20>)
  405e4c:	2300      	movs	r3, #0
  405e4e:	4605      	mov	r5, r0
  405e50:	4608      	mov	r0, r1
  405e52:	6023      	str	r3, [r4, #0]
  405e54:	f7fd f856 	bl	402f04 <_close>
  405e58:	1c43      	adds	r3, r0, #1
  405e5a:	d000      	beq.n	405e5e <_close_r+0x16>
  405e5c:	bd38      	pop	{r3, r4, r5, pc}
  405e5e:	6823      	ldr	r3, [r4, #0]
  405e60:	2b00      	cmp	r3, #0
  405e62:	d0fb      	beq.n	405e5c <_close_r+0x14>
  405e64:	602b      	str	r3, [r5, #0]
  405e66:	bd38      	pop	{r3, r4, r5, pc}
  405e68:	2040ac94 	.word	0x2040ac94

00405e6c <_fclose_r>:
  405e6c:	b570      	push	{r4, r5, r6, lr}
  405e6e:	b159      	cbz	r1, 405e88 <_fclose_r+0x1c>
  405e70:	4605      	mov	r5, r0
  405e72:	460c      	mov	r4, r1
  405e74:	b110      	cbz	r0, 405e7c <_fclose_r+0x10>
  405e76:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405e78:	2b00      	cmp	r3, #0
  405e7a:	d03c      	beq.n	405ef6 <_fclose_r+0x8a>
  405e7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405e7e:	07d8      	lsls	r0, r3, #31
  405e80:	d505      	bpl.n	405e8e <_fclose_r+0x22>
  405e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405e86:	b92b      	cbnz	r3, 405e94 <_fclose_r+0x28>
  405e88:	2600      	movs	r6, #0
  405e8a:	4630      	mov	r0, r6
  405e8c:	bd70      	pop	{r4, r5, r6, pc}
  405e8e:	89a3      	ldrh	r3, [r4, #12]
  405e90:	0599      	lsls	r1, r3, #22
  405e92:	d53c      	bpl.n	405f0e <_fclose_r+0xa2>
  405e94:	4621      	mov	r1, r4
  405e96:	4628      	mov	r0, r5
  405e98:	f7fe fc10 	bl	4046bc <__sflush_r>
  405e9c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405e9e:	4606      	mov	r6, r0
  405ea0:	b133      	cbz	r3, 405eb0 <_fclose_r+0x44>
  405ea2:	69e1      	ldr	r1, [r4, #28]
  405ea4:	4628      	mov	r0, r5
  405ea6:	4798      	blx	r3
  405ea8:	2800      	cmp	r0, #0
  405eaa:	bfb8      	it	lt
  405eac:	f04f 36ff 	movlt.w	r6, #4294967295
  405eb0:	89a3      	ldrh	r3, [r4, #12]
  405eb2:	061a      	lsls	r2, r3, #24
  405eb4:	d422      	bmi.n	405efc <_fclose_r+0x90>
  405eb6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405eb8:	b141      	cbz	r1, 405ecc <_fclose_r+0x60>
  405eba:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405ebe:	4299      	cmp	r1, r3
  405ec0:	d002      	beq.n	405ec8 <_fclose_r+0x5c>
  405ec2:	4628      	mov	r0, r5
  405ec4:	f7fe fe18 	bl	404af8 <_free_r>
  405ec8:	2300      	movs	r3, #0
  405eca:	6323      	str	r3, [r4, #48]	; 0x30
  405ecc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405ece:	b121      	cbz	r1, 405eda <_fclose_r+0x6e>
  405ed0:	4628      	mov	r0, r5
  405ed2:	f7fe fe11 	bl	404af8 <_free_r>
  405ed6:	2300      	movs	r3, #0
  405ed8:	6463      	str	r3, [r4, #68]	; 0x44
  405eda:	f7fe fd13 	bl	404904 <__sfp_lock_acquire>
  405ede:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405ee0:	2200      	movs	r2, #0
  405ee2:	07db      	lsls	r3, r3, #31
  405ee4:	81a2      	strh	r2, [r4, #12]
  405ee6:	d50e      	bpl.n	405f06 <_fclose_r+0x9a>
  405ee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405eea:	f7ff f89d 	bl	405028 <__retarget_lock_close_recursive>
  405eee:	f7fe fd0f 	bl	404910 <__sfp_lock_release>
  405ef2:	4630      	mov	r0, r6
  405ef4:	bd70      	pop	{r4, r5, r6, pc}
  405ef6:	f7fe fcd9 	bl	4048ac <__sinit>
  405efa:	e7bf      	b.n	405e7c <_fclose_r+0x10>
  405efc:	6921      	ldr	r1, [r4, #16]
  405efe:	4628      	mov	r0, r5
  405f00:	f7fe fdfa 	bl	404af8 <_free_r>
  405f04:	e7d7      	b.n	405eb6 <_fclose_r+0x4a>
  405f06:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405f08:	f7ff f892 	bl	405030 <__retarget_lock_release_recursive>
  405f0c:	e7ec      	b.n	405ee8 <_fclose_r+0x7c>
  405f0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405f10:	f7ff f88c 	bl	40502c <__retarget_lock_acquire_recursive>
  405f14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f18:	2b00      	cmp	r3, #0
  405f1a:	d1bb      	bne.n	405e94 <_fclose_r+0x28>
  405f1c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405f1e:	f016 0601 	ands.w	r6, r6, #1
  405f22:	d1b1      	bne.n	405e88 <_fclose_r+0x1c>
  405f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405f26:	f7ff f883 	bl	405030 <__retarget_lock_release_recursive>
  405f2a:	4630      	mov	r0, r6
  405f2c:	bd70      	pop	{r4, r5, r6, pc}
  405f2e:	bf00      	nop

00405f30 <_fstat_r>:
  405f30:	b538      	push	{r3, r4, r5, lr}
  405f32:	460b      	mov	r3, r1
  405f34:	4c07      	ldr	r4, [pc, #28]	; (405f54 <_fstat_r+0x24>)
  405f36:	4605      	mov	r5, r0
  405f38:	4611      	mov	r1, r2
  405f3a:	4618      	mov	r0, r3
  405f3c:	2300      	movs	r3, #0
  405f3e:	6023      	str	r3, [r4, #0]
  405f40:	f7fc ffe3 	bl	402f0a <_fstat>
  405f44:	1c43      	adds	r3, r0, #1
  405f46:	d000      	beq.n	405f4a <_fstat_r+0x1a>
  405f48:	bd38      	pop	{r3, r4, r5, pc}
  405f4a:	6823      	ldr	r3, [r4, #0]
  405f4c:	2b00      	cmp	r3, #0
  405f4e:	d0fb      	beq.n	405f48 <_fstat_r+0x18>
  405f50:	602b      	str	r3, [r5, #0]
  405f52:	bd38      	pop	{r3, r4, r5, pc}
  405f54:	2040ac94 	.word	0x2040ac94

00405f58 <_isatty_r>:
  405f58:	b538      	push	{r3, r4, r5, lr}
  405f5a:	4c07      	ldr	r4, [pc, #28]	; (405f78 <_isatty_r+0x20>)
  405f5c:	2300      	movs	r3, #0
  405f5e:	4605      	mov	r5, r0
  405f60:	4608      	mov	r0, r1
  405f62:	6023      	str	r3, [r4, #0]
  405f64:	f7fc ffd6 	bl	402f14 <_isatty>
  405f68:	1c43      	adds	r3, r0, #1
  405f6a:	d000      	beq.n	405f6e <_isatty_r+0x16>
  405f6c:	bd38      	pop	{r3, r4, r5, pc}
  405f6e:	6823      	ldr	r3, [r4, #0]
  405f70:	2b00      	cmp	r3, #0
  405f72:	d0fb      	beq.n	405f6c <_isatty_r+0x14>
  405f74:	602b      	str	r3, [r5, #0]
  405f76:	bd38      	pop	{r3, r4, r5, pc}
  405f78:	2040ac94 	.word	0x2040ac94

00405f7c <_lseek_r>:
  405f7c:	b570      	push	{r4, r5, r6, lr}
  405f7e:	460d      	mov	r5, r1
  405f80:	4c08      	ldr	r4, [pc, #32]	; (405fa4 <_lseek_r+0x28>)
  405f82:	4611      	mov	r1, r2
  405f84:	4606      	mov	r6, r0
  405f86:	461a      	mov	r2, r3
  405f88:	4628      	mov	r0, r5
  405f8a:	2300      	movs	r3, #0
  405f8c:	6023      	str	r3, [r4, #0]
  405f8e:	f7fc ffc3 	bl	402f18 <_lseek>
  405f92:	1c43      	adds	r3, r0, #1
  405f94:	d000      	beq.n	405f98 <_lseek_r+0x1c>
  405f96:	bd70      	pop	{r4, r5, r6, pc}
  405f98:	6823      	ldr	r3, [r4, #0]
  405f9a:	2b00      	cmp	r3, #0
  405f9c:	d0fb      	beq.n	405f96 <_lseek_r+0x1a>
  405f9e:	6033      	str	r3, [r6, #0]
  405fa0:	bd70      	pop	{r4, r5, r6, pc}
  405fa2:	bf00      	nop
  405fa4:	2040ac94 	.word	0x2040ac94

00405fa8 <_read_r>:
  405fa8:	b570      	push	{r4, r5, r6, lr}
  405faa:	460d      	mov	r5, r1
  405fac:	4c08      	ldr	r4, [pc, #32]	; (405fd0 <_read_r+0x28>)
  405fae:	4611      	mov	r1, r2
  405fb0:	4606      	mov	r6, r0
  405fb2:	461a      	mov	r2, r3
  405fb4:	4628      	mov	r0, r5
  405fb6:	2300      	movs	r3, #0
  405fb8:	6023      	str	r3, [r4, #0]
  405fba:	f7fc fabd 	bl	402538 <_read>
  405fbe:	1c43      	adds	r3, r0, #1
  405fc0:	d000      	beq.n	405fc4 <_read_r+0x1c>
  405fc2:	bd70      	pop	{r4, r5, r6, pc}
  405fc4:	6823      	ldr	r3, [r4, #0]
  405fc6:	2b00      	cmp	r3, #0
  405fc8:	d0fb      	beq.n	405fc2 <_read_r+0x1a>
  405fca:	6033      	str	r3, [r6, #0]
  405fcc:	bd70      	pop	{r4, r5, r6, pc}
  405fce:	bf00      	nop
  405fd0:	2040ac94 	.word	0x2040ac94

00405fd4 <__aeabi_uldivmod>:
  405fd4:	b953      	cbnz	r3, 405fec <__aeabi_uldivmod+0x18>
  405fd6:	b94a      	cbnz	r2, 405fec <__aeabi_uldivmod+0x18>
  405fd8:	2900      	cmp	r1, #0
  405fda:	bf08      	it	eq
  405fdc:	2800      	cmpeq	r0, #0
  405fde:	bf1c      	itt	ne
  405fe0:	f04f 31ff 	movne.w	r1, #4294967295
  405fe4:	f04f 30ff 	movne.w	r0, #4294967295
  405fe8:	f000 b97a 	b.w	4062e0 <__aeabi_idiv0>
  405fec:	f1ad 0c08 	sub.w	ip, sp, #8
  405ff0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405ff4:	f000 f806 	bl	406004 <__udivmoddi4>
  405ff8:	f8dd e004 	ldr.w	lr, [sp, #4]
  405ffc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406000:	b004      	add	sp, #16
  406002:	4770      	bx	lr

00406004 <__udivmoddi4>:
  406004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406008:	468c      	mov	ip, r1
  40600a:	460d      	mov	r5, r1
  40600c:	4604      	mov	r4, r0
  40600e:	9e08      	ldr	r6, [sp, #32]
  406010:	2b00      	cmp	r3, #0
  406012:	d151      	bne.n	4060b8 <__udivmoddi4+0xb4>
  406014:	428a      	cmp	r2, r1
  406016:	4617      	mov	r7, r2
  406018:	d96d      	bls.n	4060f6 <__udivmoddi4+0xf2>
  40601a:	fab2 fe82 	clz	lr, r2
  40601e:	f1be 0f00 	cmp.w	lr, #0
  406022:	d00b      	beq.n	40603c <__udivmoddi4+0x38>
  406024:	f1ce 0c20 	rsb	ip, lr, #32
  406028:	fa01 f50e 	lsl.w	r5, r1, lr
  40602c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406030:	fa02 f70e 	lsl.w	r7, r2, lr
  406034:	ea4c 0c05 	orr.w	ip, ip, r5
  406038:	fa00 f40e 	lsl.w	r4, r0, lr
  40603c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406040:	0c25      	lsrs	r5, r4, #16
  406042:	fbbc f8fa 	udiv	r8, ip, sl
  406046:	fa1f f987 	uxth.w	r9, r7
  40604a:	fb0a cc18 	mls	ip, sl, r8, ip
  40604e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406052:	fb08 f309 	mul.w	r3, r8, r9
  406056:	42ab      	cmp	r3, r5
  406058:	d90a      	bls.n	406070 <__udivmoddi4+0x6c>
  40605a:	19ed      	adds	r5, r5, r7
  40605c:	f108 32ff 	add.w	r2, r8, #4294967295
  406060:	f080 8123 	bcs.w	4062aa <__udivmoddi4+0x2a6>
  406064:	42ab      	cmp	r3, r5
  406066:	f240 8120 	bls.w	4062aa <__udivmoddi4+0x2a6>
  40606a:	f1a8 0802 	sub.w	r8, r8, #2
  40606e:	443d      	add	r5, r7
  406070:	1aed      	subs	r5, r5, r3
  406072:	b2a4      	uxth	r4, r4
  406074:	fbb5 f0fa 	udiv	r0, r5, sl
  406078:	fb0a 5510 	mls	r5, sl, r0, r5
  40607c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406080:	fb00 f909 	mul.w	r9, r0, r9
  406084:	45a1      	cmp	r9, r4
  406086:	d909      	bls.n	40609c <__udivmoddi4+0x98>
  406088:	19e4      	adds	r4, r4, r7
  40608a:	f100 33ff 	add.w	r3, r0, #4294967295
  40608e:	f080 810a 	bcs.w	4062a6 <__udivmoddi4+0x2a2>
  406092:	45a1      	cmp	r9, r4
  406094:	f240 8107 	bls.w	4062a6 <__udivmoddi4+0x2a2>
  406098:	3802      	subs	r0, #2
  40609a:	443c      	add	r4, r7
  40609c:	eba4 0409 	sub.w	r4, r4, r9
  4060a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4060a4:	2100      	movs	r1, #0
  4060a6:	2e00      	cmp	r6, #0
  4060a8:	d061      	beq.n	40616e <__udivmoddi4+0x16a>
  4060aa:	fa24 f40e 	lsr.w	r4, r4, lr
  4060ae:	2300      	movs	r3, #0
  4060b0:	6034      	str	r4, [r6, #0]
  4060b2:	6073      	str	r3, [r6, #4]
  4060b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060b8:	428b      	cmp	r3, r1
  4060ba:	d907      	bls.n	4060cc <__udivmoddi4+0xc8>
  4060bc:	2e00      	cmp	r6, #0
  4060be:	d054      	beq.n	40616a <__udivmoddi4+0x166>
  4060c0:	2100      	movs	r1, #0
  4060c2:	e886 0021 	stmia.w	r6, {r0, r5}
  4060c6:	4608      	mov	r0, r1
  4060c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060cc:	fab3 f183 	clz	r1, r3
  4060d0:	2900      	cmp	r1, #0
  4060d2:	f040 808e 	bne.w	4061f2 <__udivmoddi4+0x1ee>
  4060d6:	42ab      	cmp	r3, r5
  4060d8:	d302      	bcc.n	4060e0 <__udivmoddi4+0xdc>
  4060da:	4282      	cmp	r2, r0
  4060dc:	f200 80fa 	bhi.w	4062d4 <__udivmoddi4+0x2d0>
  4060e0:	1a84      	subs	r4, r0, r2
  4060e2:	eb65 0503 	sbc.w	r5, r5, r3
  4060e6:	2001      	movs	r0, #1
  4060e8:	46ac      	mov	ip, r5
  4060ea:	2e00      	cmp	r6, #0
  4060ec:	d03f      	beq.n	40616e <__udivmoddi4+0x16a>
  4060ee:	e886 1010 	stmia.w	r6, {r4, ip}
  4060f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060f6:	b912      	cbnz	r2, 4060fe <__udivmoddi4+0xfa>
  4060f8:	2701      	movs	r7, #1
  4060fa:	fbb7 f7f2 	udiv	r7, r7, r2
  4060fe:	fab7 fe87 	clz	lr, r7
  406102:	f1be 0f00 	cmp.w	lr, #0
  406106:	d134      	bne.n	406172 <__udivmoddi4+0x16e>
  406108:	1beb      	subs	r3, r5, r7
  40610a:	0c3a      	lsrs	r2, r7, #16
  40610c:	fa1f fc87 	uxth.w	ip, r7
  406110:	2101      	movs	r1, #1
  406112:	fbb3 f8f2 	udiv	r8, r3, r2
  406116:	0c25      	lsrs	r5, r4, #16
  406118:	fb02 3318 	mls	r3, r2, r8, r3
  40611c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406120:	fb0c f308 	mul.w	r3, ip, r8
  406124:	42ab      	cmp	r3, r5
  406126:	d907      	bls.n	406138 <__udivmoddi4+0x134>
  406128:	19ed      	adds	r5, r5, r7
  40612a:	f108 30ff 	add.w	r0, r8, #4294967295
  40612e:	d202      	bcs.n	406136 <__udivmoddi4+0x132>
  406130:	42ab      	cmp	r3, r5
  406132:	f200 80d1 	bhi.w	4062d8 <__udivmoddi4+0x2d4>
  406136:	4680      	mov	r8, r0
  406138:	1aed      	subs	r5, r5, r3
  40613a:	b2a3      	uxth	r3, r4
  40613c:	fbb5 f0f2 	udiv	r0, r5, r2
  406140:	fb02 5510 	mls	r5, r2, r0, r5
  406144:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406148:	fb0c fc00 	mul.w	ip, ip, r0
  40614c:	45a4      	cmp	ip, r4
  40614e:	d907      	bls.n	406160 <__udivmoddi4+0x15c>
  406150:	19e4      	adds	r4, r4, r7
  406152:	f100 33ff 	add.w	r3, r0, #4294967295
  406156:	d202      	bcs.n	40615e <__udivmoddi4+0x15a>
  406158:	45a4      	cmp	ip, r4
  40615a:	f200 80b8 	bhi.w	4062ce <__udivmoddi4+0x2ca>
  40615e:	4618      	mov	r0, r3
  406160:	eba4 040c 	sub.w	r4, r4, ip
  406164:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406168:	e79d      	b.n	4060a6 <__udivmoddi4+0xa2>
  40616a:	4631      	mov	r1, r6
  40616c:	4630      	mov	r0, r6
  40616e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406172:	f1ce 0420 	rsb	r4, lr, #32
  406176:	fa05 f30e 	lsl.w	r3, r5, lr
  40617a:	fa07 f70e 	lsl.w	r7, r7, lr
  40617e:	fa20 f804 	lsr.w	r8, r0, r4
  406182:	0c3a      	lsrs	r2, r7, #16
  406184:	fa25 f404 	lsr.w	r4, r5, r4
  406188:	ea48 0803 	orr.w	r8, r8, r3
  40618c:	fbb4 f1f2 	udiv	r1, r4, r2
  406190:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406194:	fb02 4411 	mls	r4, r2, r1, r4
  406198:	fa1f fc87 	uxth.w	ip, r7
  40619c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4061a0:	fb01 f30c 	mul.w	r3, r1, ip
  4061a4:	42ab      	cmp	r3, r5
  4061a6:	fa00 f40e 	lsl.w	r4, r0, lr
  4061aa:	d909      	bls.n	4061c0 <__udivmoddi4+0x1bc>
  4061ac:	19ed      	adds	r5, r5, r7
  4061ae:	f101 30ff 	add.w	r0, r1, #4294967295
  4061b2:	f080 808a 	bcs.w	4062ca <__udivmoddi4+0x2c6>
  4061b6:	42ab      	cmp	r3, r5
  4061b8:	f240 8087 	bls.w	4062ca <__udivmoddi4+0x2c6>
  4061bc:	3902      	subs	r1, #2
  4061be:	443d      	add	r5, r7
  4061c0:	1aeb      	subs	r3, r5, r3
  4061c2:	fa1f f588 	uxth.w	r5, r8
  4061c6:	fbb3 f0f2 	udiv	r0, r3, r2
  4061ca:	fb02 3310 	mls	r3, r2, r0, r3
  4061ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4061d2:	fb00 f30c 	mul.w	r3, r0, ip
  4061d6:	42ab      	cmp	r3, r5
  4061d8:	d907      	bls.n	4061ea <__udivmoddi4+0x1e6>
  4061da:	19ed      	adds	r5, r5, r7
  4061dc:	f100 38ff 	add.w	r8, r0, #4294967295
  4061e0:	d26f      	bcs.n	4062c2 <__udivmoddi4+0x2be>
  4061e2:	42ab      	cmp	r3, r5
  4061e4:	d96d      	bls.n	4062c2 <__udivmoddi4+0x2be>
  4061e6:	3802      	subs	r0, #2
  4061e8:	443d      	add	r5, r7
  4061ea:	1aeb      	subs	r3, r5, r3
  4061ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4061f0:	e78f      	b.n	406112 <__udivmoddi4+0x10e>
  4061f2:	f1c1 0720 	rsb	r7, r1, #32
  4061f6:	fa22 f807 	lsr.w	r8, r2, r7
  4061fa:	408b      	lsls	r3, r1
  4061fc:	fa05 f401 	lsl.w	r4, r5, r1
  406200:	ea48 0303 	orr.w	r3, r8, r3
  406204:	fa20 fe07 	lsr.w	lr, r0, r7
  406208:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40620c:	40fd      	lsrs	r5, r7
  40620e:	ea4e 0e04 	orr.w	lr, lr, r4
  406212:	fbb5 f9fc 	udiv	r9, r5, ip
  406216:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40621a:	fb0c 5519 	mls	r5, ip, r9, r5
  40621e:	fa1f f883 	uxth.w	r8, r3
  406222:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406226:	fb09 f408 	mul.w	r4, r9, r8
  40622a:	42ac      	cmp	r4, r5
  40622c:	fa02 f201 	lsl.w	r2, r2, r1
  406230:	fa00 fa01 	lsl.w	sl, r0, r1
  406234:	d908      	bls.n	406248 <__udivmoddi4+0x244>
  406236:	18ed      	adds	r5, r5, r3
  406238:	f109 30ff 	add.w	r0, r9, #4294967295
  40623c:	d243      	bcs.n	4062c6 <__udivmoddi4+0x2c2>
  40623e:	42ac      	cmp	r4, r5
  406240:	d941      	bls.n	4062c6 <__udivmoddi4+0x2c2>
  406242:	f1a9 0902 	sub.w	r9, r9, #2
  406246:	441d      	add	r5, r3
  406248:	1b2d      	subs	r5, r5, r4
  40624a:	fa1f fe8e 	uxth.w	lr, lr
  40624e:	fbb5 f0fc 	udiv	r0, r5, ip
  406252:	fb0c 5510 	mls	r5, ip, r0, r5
  406256:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40625a:	fb00 f808 	mul.w	r8, r0, r8
  40625e:	45a0      	cmp	r8, r4
  406260:	d907      	bls.n	406272 <__udivmoddi4+0x26e>
  406262:	18e4      	adds	r4, r4, r3
  406264:	f100 35ff 	add.w	r5, r0, #4294967295
  406268:	d229      	bcs.n	4062be <__udivmoddi4+0x2ba>
  40626a:	45a0      	cmp	r8, r4
  40626c:	d927      	bls.n	4062be <__udivmoddi4+0x2ba>
  40626e:	3802      	subs	r0, #2
  406270:	441c      	add	r4, r3
  406272:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406276:	eba4 0408 	sub.w	r4, r4, r8
  40627a:	fba0 8902 	umull	r8, r9, r0, r2
  40627e:	454c      	cmp	r4, r9
  406280:	46c6      	mov	lr, r8
  406282:	464d      	mov	r5, r9
  406284:	d315      	bcc.n	4062b2 <__udivmoddi4+0x2ae>
  406286:	d012      	beq.n	4062ae <__udivmoddi4+0x2aa>
  406288:	b156      	cbz	r6, 4062a0 <__udivmoddi4+0x29c>
  40628a:	ebba 030e 	subs.w	r3, sl, lr
  40628e:	eb64 0405 	sbc.w	r4, r4, r5
  406292:	fa04 f707 	lsl.w	r7, r4, r7
  406296:	40cb      	lsrs	r3, r1
  406298:	431f      	orrs	r7, r3
  40629a:	40cc      	lsrs	r4, r1
  40629c:	6037      	str	r7, [r6, #0]
  40629e:	6074      	str	r4, [r6, #4]
  4062a0:	2100      	movs	r1, #0
  4062a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062a6:	4618      	mov	r0, r3
  4062a8:	e6f8      	b.n	40609c <__udivmoddi4+0x98>
  4062aa:	4690      	mov	r8, r2
  4062ac:	e6e0      	b.n	406070 <__udivmoddi4+0x6c>
  4062ae:	45c2      	cmp	sl, r8
  4062b0:	d2ea      	bcs.n	406288 <__udivmoddi4+0x284>
  4062b2:	ebb8 0e02 	subs.w	lr, r8, r2
  4062b6:	eb69 0503 	sbc.w	r5, r9, r3
  4062ba:	3801      	subs	r0, #1
  4062bc:	e7e4      	b.n	406288 <__udivmoddi4+0x284>
  4062be:	4628      	mov	r0, r5
  4062c0:	e7d7      	b.n	406272 <__udivmoddi4+0x26e>
  4062c2:	4640      	mov	r0, r8
  4062c4:	e791      	b.n	4061ea <__udivmoddi4+0x1e6>
  4062c6:	4681      	mov	r9, r0
  4062c8:	e7be      	b.n	406248 <__udivmoddi4+0x244>
  4062ca:	4601      	mov	r1, r0
  4062cc:	e778      	b.n	4061c0 <__udivmoddi4+0x1bc>
  4062ce:	3802      	subs	r0, #2
  4062d0:	443c      	add	r4, r7
  4062d2:	e745      	b.n	406160 <__udivmoddi4+0x15c>
  4062d4:	4608      	mov	r0, r1
  4062d6:	e708      	b.n	4060ea <__udivmoddi4+0xe6>
  4062d8:	f1a8 0802 	sub.w	r8, r8, #2
  4062dc:	443d      	add	r5, r7
  4062de:	e72b      	b.n	406138 <__udivmoddi4+0x134>

004062e0 <__aeabi_idiv0>:
  4062e0:	4770      	bx	lr
  4062e2:	bf00      	nop
  4062e4:	454c4449 	.word	0x454c4449
  4062e8:	00000000 	.word	0x00000000
  4062ec:	20726d54 	.word	0x20726d54
  4062f0:	00637653 	.word	0x00637653
  4062f4:	6c63614d 	.word	0x6c63614d
  4062f8:	206b6e69 	.word	0x206b6e69
  4062fc:	48746567 	.word	0x48746567
  406300:	65646165 	.word	0x65646165
  406304:	66754272 	.word	0x66754272
  406308:	0a726566 	.word	0x0a726566
  40630c:	00000000 	.word	0x00000000
  406310:	74696177 	.word	0x74696177
  406314:	726f6620 	.word	0x726f6620
  406318:	43206120 	.word	0x43206120
  40631c:	454e4e4f 	.word	0x454e4e4f
  406320:	50205443 	.word	0x50205443
  406324:	000a5544 	.word	0x000a5544
  406328:	20747570 	.word	0x20747570
  40632c:	43432061 	.word	0x43432061
  406330:	6e6f4328 	.word	0x6e6f4328
  406334:	7463656e 	.word	0x7463656e
  406338:	206e6f69 	.word	0x206e6f69
  40633c:	706d6f43 	.word	0x706d6f43
  406340:	6574656c 	.word	0x6574656c
  406344:	44502029 	.word	0x44502029
  406348:	6f742055 	.word	0x6f742055
  40634c:	73657220 	.word	0x73657220
  406350:	736e6f70 	.word	0x736e6f70
  406354:	68742065 	.word	0x68742065
  406358:	4f432065 	.word	0x4f432065
  40635c:	43454e4e 	.word	0x43454e4e
  406360:	44502054 	.word	0x44502054
  406364:	00000a55 	.word	0x00000a55
  406368:	356e705b 	.word	0x356e705b
  40636c:	205d3233 	.word	0x205d3233
  406370:	434d4153 	.word	0x434d4153
  406374:	69666e6f 	.word	0x69666e6f
  406378:	72772067 	.word	0x72772067
  40637c:	65747469 	.word	0x65747469
  406380:	00000a6e 	.word	0x00000a6e
  406384:	686c6146 	.word	0x686c6146
  406388:	6d652061 	.word	0x6d652061
  40638c:	69726320 	.word	0x69726320
  406390:	61207261 	.word	0x61207261
  406394:	6c696620 	.word	0x6c696620
  406398:	00000a61 	.word	0x00000a61
  40639c:	43464e5b 	.word	0x43464e5b
  4063a0:	6552205d 	.word	0x6552205d
  4063a4:	6e696461 	.word	0x6e696461
  4063a8:	2e2e2e67 	.word	0x2e2e2e67
  4063ac:	0000000a 	.word	0x0000000a
  4063b0:	45435553 	.word	0x45435553
  4063b4:	0a4f5353 	.word	0x0a4f5353
  4063b8:	00000000 	.word	0x00000000
  4063bc:	484c4146 	.word	0x484c4146
  4063c0:	000a554f 	.word	0x000a554f
  4063c4:	646a7361 	.word	0x646a7361
  4063c8:	696a7361 	.word	0x696a7361
  4063cc:	00000a64 	.word	0x00000a64
  4063d0:	32323232 	.word	0x32323232
  4063d4:	0000000a 	.word	0x0000000a
  4063d8:	00ff0000 	.word	0x00ff0000
  4063dc:	000000ff 	.word	0x000000ff
  4063e0:	0000008c 	.word	0x0000008c
  4063e4:	40000000 	.word	0x40000000
  4063e8:	bb0ffe01 	.word	0xbb0ffe01
  4063ec:	89c9a6ba 	.word	0x89c9a6ba
	...
  4063f8:	fe01ffff 	.word	0xfe01ffff
  4063fc:	a6babb0f 	.word	0xa6babb0f
  406400:	000089c9 	.word	0x000089c9
  406404:	6d664606 	.word	0x6d664606
  406408:	00100101 	.word	0x00100101
  40640c:	356e705b 	.word	0x356e705b
  406410:	205d3233 	.word	0x205d3233
  406414:	00000000 	.word	0x00000000
  406418:	00000a0d 	.word	0x00000a0d
  40641c:	00207825 	.word	0x00207825
  406420:	000a6425 	.word	0x000a6425
  406424:	356e705b 	.word	0x356e705b
  406428:	205d3233 	.word	0x205d3233
  40642c:	74697257 	.word	0x74697257
  406430:	20676e69 	.word	0x20676e69
  406434:	434d4153 	.word	0x434d4153
  406438:	69666e6f 	.word	0x69666e6f
  40643c:	00000067 	.word	0x00000067
  406440:	6b63410a 	.word	0x6b63410a
  406444:	0000203a 	.word	0x0000203a
  406448:	6165725b 	.word	0x6165725b
  40644c:	6b634164 	.word	0x6b634164
  406450:	6d617246 	.word	0x6d617246
  406454:	54205d65 	.word	0x54205d65
  406458:	6f656d69 	.word	0x6f656d69
  40645c:	000a7475 	.word	0x000a7475
  406460:	6165725b 	.word	0x6165725b
  406464:	6b634164 	.word	0x6b634164
  406468:	6d617246 	.word	0x6d617246
  40646c:	49205d65 	.word	0x49205d65
  406470:	6c61766e 	.word	0x6c61766e
  406474:	000a6469 	.word	0x000a6469
  406478:	6165725b 	.word	0x6165725b
  40647c:	6b634164 	.word	0x6b634164
  406480:	6d617246 	.word	0x6d617246
  406484:	56205d65 	.word	0x56205d65
  406488:	64696c61 	.word	0x64696c61
  40648c:	6b636120 	.word	0x6b636120
  406490:	00000a21 	.word	0x00000a21
  406494:	6165520a 	.word	0x6165520a
  406498:	00203a64 	.word	0x00203a64
  40649c:	656d6974 	.word	0x656d6974
  4064a0:	2174756f 	.word	0x2174756f
  4064a4:	0000000a 	.word	0x0000000a
  4064a8:	61657250 	.word	0x61657250
  4064ac:	656c626d 	.word	0x656c626d
  4064b0:	72726520 	.word	0x72726520
  4064b4:	0000726f 	.word	0x0000726f
  4064b8:	676e654c 	.word	0x676e654c
  4064bc:	65206874 	.word	0x65206874
  4064c0:	726f7272 	.word	0x726f7272
  4064c4:	00000000 	.word	0x00000000
  4064c8:	6d6d6f43 	.word	0x6d6d6f43
  4064cc:	20646e61 	.word	0x20646e61
  4064d0:	6f727265 	.word	0x6f727265
  4064d4:	00000072 	.word	0x00000072
  4064d8:	63656843 	.word	0x63656843
  4064dc:	6d75736b 	.word	0x6d75736b
  4064e0:	72726520 	.word	0x72726520
  4064e4:	0000726f 	.word	0x0000726f
  4064e8:	74617473 	.word	0x74617473
  4064ec:	69207375 	.word	0x69207375
  4064f0:	6f6e2073 	.word	0x6f6e2073
  4064f4:	6b6f2074 	.word	0x6b6f2074
  4064f8:	0000000a 	.word	0x0000000a
  4064fc:	65536774 	.word	0x65536774
  406500:	74614474 	.word	0x74614474
  406504:	75623a61 	.word	0x75623a61
  406508:	72656666 	.word	0x72656666
  40650c:	6f6f7420 	.word	0x6f6f7420
  406510:	616d7320 	.word	0x616d7320
  406514:	000a6c6c 	.word	0x000a6c6c
  406518:	356e705b 	.word	0x356e705b
  40651c:	205d3233 	.word	0x205d3233
  406520:	646e6573 	.word	0x646e6573
  406524:	20676e69 	.word	0x20676e69
  406528:	656b6177 	.word	0x656b6177
  40652c:	0a217075 	.word	0x0a217075
  406530:	00000000 	.word	0x00000000
  406534:	706d7544 	.word	0x706d7544
  406538:	72657320 	.word	0x72657320
  40653c:	206c6169 	.word	0x206c6169
  406540:	66667562 	.word	0x66667562
  406544:	203a7265 	.word	0x203a7265
  406548:	00000000 	.word	0x00000000
  40654c:	356e705b 	.word	0x356e705b
  406550:	205d3233 	.word	0x205d3233
  406554:	656b6157 	.word	0x656b6157
  406558:	63207075 	.word	0x63207075
  40655c:	616d6d6f 	.word	0x616d6d6f
  406560:	7320646e 	.word	0x7320646e
  406564:	21746e65 	.word	0x21746e65
  406568:	0000000a 	.word	0x0000000a
  40656c:	6972570a 	.word	0x6972570a
  406570:	203a6574 	.word	0x203a6574
  406574:	00000000 	.word	0x00000000
  406578:	656e735b 	.word	0x656e735b
  40657c:	53205d70 	.word	0x53205d70
  406580:	74726174 	.word	0x74726174
  406584:	20676e69 	.word	0x20676e69
  406588:	72206f74 	.word	0x72206f74
  40658c:	0a646165 	.word	0x0a646165
  406590:	00000000 	.word	0x00000000
  406594:	656e735b 	.word	0x656e735b
  406598:	66205d70 	.word	0x66205d70
  40659c:	656c6961 	.word	0x656c6961
  4065a0:	6f742064 	.word	0x6f742064
  4065a4:	74636120 	.word	0x74636120
  4065a8:	74617669 	.word	0x74617669
  4065ac:	4e502065 	.word	0x4e502065
  4065b0:	20323335 	.word	0x20323335
  4065b4:	61207361 	.word	0x61207361
  4065b8:	72617420 	.word	0x72617420
  4065bc:	0a746567 	.word	0x0a746567
  4065c0:	00000000 	.word	0x00000000
  4065c4:	656e735b 	.word	0x656e735b
  4065c8:	61205d70 	.word	0x61205d70
  4065cc:	76697463 	.word	0x76697463
  4065d0:	6f697461 	.word	0x6f697461
  4065d4:	6f63206e 	.word	0x6f63206e
  4065d8:	656c706d 	.word	0x656c706d
  4065dc:	000a6574 	.word	0x000a6574
  4065e0:	656e735b 	.word	0x656e735b
  4065e4:	66205d70 	.word	0x66205d70
  4065e8:	656c6961 	.word	0x656c6961
  4065ec:	6f742064 	.word	0x6f742064
  4065f0:	74657320 	.word	0x74657320
  4065f4:	20707520 	.word	0x20707520
  4065f8:	6f632061 	.word	0x6f632061
  4065fc:	63656e6e 	.word	0x63656e6e
  406600:	6e6f6974 	.word	0x6e6f6974
  406604:	0000000a 	.word	0x0000000a
  406608:	656e735b 	.word	0x656e735b
  40660c:	63205d70 	.word	0x63205d70
  406610:	656e6e6f 	.word	0x656e6e6f
  406614:	6f697463 	.word	0x6f697463
  406618:	6f63206e 	.word	0x6f63206e
  40661c:	656c706d 	.word	0x656c706d
  406620:	000a6574 	.word	0x000a6574
  406624:	656e735b 	.word	0x656e735b
  406628:	54205d70 	.word	0x54205d70
  40662c:	72206568 	.word	0x72206568
  406630:	69656365 	.word	0x69656365
  406634:	20646576 	.word	0x20646576
  406638:	50454e53 	.word	0x50454e53
  40663c:	73656d20 	.word	0x73656d20
  406640:	65676173 	.word	0x65676173
  406644:	6d207327 	.word	0x6d207327
  406648:	726f6a61 	.word	0x726f6a61
  40664c:	72657620 	.word	0x72657620
  406650:	6e6f6973 	.word	0x6e6f6973
  406654:	20736920 	.word	0x20736920
  406658:	66666964 	.word	0x66666964
  40665c:	6e657265 	.word	0x6e657265
  406660:	00000a74 	.word	0x00000a74
  406664:	65707845 	.word	0x65707845
  406668:	61207463 	.word	0x61207463
  40666c:	74757020 	.word	0x74757020
  406670:	71657220 	.word	0x71657220
  406674:	74736575 	.word	0x74736575
  406678:	0000000a 	.word	0x0000000a
  40667c:	20656854 	.word	0x20656854
  406680:	50454e53 	.word	0x50454e53
  406684:	73656d20 	.word	0x73656d20
  406688:	65676173 	.word	0x65676173
  40668c:	20736920 	.word	0x20736920
  406690:	206f6f74 	.word	0x206f6f74
  406694:	6772616c 	.word	0x6772616c
  406698:	00203a65 	.word	0x00203a65
  40669c:	57202d2d 	.word	0x57202d2d
  4066a0:	31434e49 	.word	0x31434e49
  4066a4:	20303035 	.word	0x20303035
  4066a8:	74616577 	.word	0x74616577
  4066ac:	20726568 	.word	0x20726568
  4066b0:	65696c63 	.word	0x65696c63
  4066b4:	6520746e 	.word	0x6520746e
  4066b8:	706d6178 	.word	0x706d6178
  4066bc:	2d20656c 	.word	0x2d20656c
  4066c0:	2d0a0d2d 	.word	0x2d0a0d2d
  4066c4:	4153202d 	.word	0x4153202d
  4066c8:	3037454d 	.word	0x3037454d
  4066cc:	4c50582d 	.word	0x4c50582d
  4066d0:	2d2d2044 	.word	0x2d2d2044
  4066d4:	2d2d0a0d 	.word	0x2d2d0a0d
  4066d8:	6d6f4320 	.word	0x6d6f4320
  4066dc:	656c6970 	.word	0x656c6970
  4066e0:	4d203a64 	.word	0x4d203a64
  4066e4:	32207961 	.word	0x32207961
  4066e8:	30322037 	.word	0x30322037
  4066ec:	30203831 	.word	0x30203831
  4066f0:	31353a34 	.word	0x31353a34
  4066f4:	2038343a 	.word	0x2038343a
  4066f8:	0a0d2d2d 	.word	0x0a0d2d2d
  4066fc:	00000000 	.word	0x00000000
  406700:	4e49414d 	.word	0x4e49414d
  406704:	00000000 	.word	0x00000000
  406708:	6c696146 	.word	0x6c696146
  40670c:	74206465 	.word	0x74206465
  406710:	7263206f 	.word	0x7263206f
  406714:	65746165 	.word	0x65746165
  406718:	69614d20 	.word	0x69614d20
  40671c:	6174206e 	.word	0x6174206e
  406720:	0a0d6b73 	.word	0x0a0d6b73
  406724:	00000000 	.word	0x00000000
  406728:	0043464e 	.word	0x0043464e
  40672c:	6c696146 	.word	0x6c696146
  406730:	74206465 	.word	0x74206465
  406734:	7263206f 	.word	0x7263206f
  406738:	65746165 	.word	0x65746165
  40673c:	43464e20 	.word	0x43464e20
  406740:	73617420 	.word	0x73617420
  406744:	000a0d6b 	.word	0x000a0d6b
  406748:	0044454c 	.word	0x0044454c
  40674c:	6c696146 	.word	0x6c696146
  406750:	74206465 	.word	0x74206465
  406754:	7263206f 	.word	0x7263206f
  406758:	65746165 	.word	0x65746165
  40675c:	44454c20 	.word	0x44454c20
  406760:	73617420 	.word	0x73617420
  406764:	000a0d6b 	.word	0x000a0d6b

00406768 <_global_impure_ptr>:
  406768:	20400028 33323130 37363534 42413938     (.@ 0123456789AB
  406778:	46454443 00000000 33323130 37363534     CDEF....01234567
  406788:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406798:	0000296c                                l)..

0040679c <blanks.7217>:
  40679c:	20202020 20202020 20202020 20202020                     

004067ac <zeroes.7218>:
  4067ac:	30303030 30303030 30303030 30303030     0000000000000000
  4067bc:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004067cc <_ctype_>:
  4067cc:	20202000 20202020 28282020 20282828     .         ((((( 
  4067dc:	20202020 20202020 20202020 20202020                     
  4067ec:	10108820 10101010 10101010 10101010      ...............
  4067fc:	04040410 04040404 10040404 10101010     ................
  40680c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40681c:	01010101 01010101 01010101 10101010     ................
  40682c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40683c:	02020202 02020202 02020202 10101010     ................
  40684c:	00000020 00000000 00000000 00000000      ...............
	...

004068d0 <_init>:
  4068d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4068d2:	bf00      	nop
  4068d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4068d6:	bc08      	pop	{r3}
  4068d8:	469e      	mov	lr, r3
  4068da:	4770      	bx	lr

004068dc <__init_array_start>:
  4068dc:	0040469d 	.word	0x0040469d

004068e0 <__frame_dummy_init_array_entry>:
  4068e0:	00400165                                e.@.

004068e4 <_fini>:
  4068e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4068e6:	bf00      	nop
  4068e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4068ea:	bc08      	pop	{r3}
  4068ec:	469e      	mov	lr, r3
  4068ee:	4770      	bx	lr

004068f0 <__fini_array_start>:
  4068f0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <uxCriticalNesting>:
2040000c:	aaaa aaaa                                   ....

20400010 <xFreeBytesRemaining>:
20400010:	a000 0000                                   ....

20400014 <xNextTaskUnblockTime>:
20400014:	ffff ffff                                   ....

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	ac70 2040                                   p.@ 

20400454 <__global_locale>:
20400454:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400534:	5d3d 0040 5695 0040 0000 0000 67cc 0040     =]@..V@......g@.
20400544:	67c8 0040 66fc 0040 66fc 0040 66fc 0040     .g@..f@..f@..f@.
20400554:	66fc 0040 66fc 0040 66fc 0040 66fc 0040     .f@..f@..f@..f@.
20400564:	66fc 0040 66fc 0040 ffff ffff ffff ffff     .f@..f@.........
20400574:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040059c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c0 <__malloc_av_>:
	...
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 
204009b8:	09b0 2040 09b0 2040 09b8 2040 09b8 2040     ..@ ..@ ..@ ..@ 

204009c8 <__malloc_sbrk_base>:
204009c8:	ffff ffff                                   ....

204009cc <__malloc_trim_threshold>:
204009cc:	0000 0002                                   ....
