// Seed: 1255916662
module module_0;
  logic [1 : -1] id_1;
  assign module_1.id_2 = 0;
  assign id_1 = -1 == id_1++;
  logic id_2 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    output wor id_9,
    inout supply1 id_10,
    input wand id_11,
    output tri id_12,
    output wire id_13,
    input wor id_14,
    input wor id_15,
    output wire id_16,
    input wor id_17,
    output supply0 id_18,
    output wand id_19,
    input wire id_20,
    input tri0 id_21,
    output supply1 id_22,
    output tri id_23,
    input wire id_24,
    input supply1 id_25,
    output tri id_26
    , id_29,
    output wire id_27
);
  wire  id_30;
  logic id_31;
  module_0 modCall_1 ();
  struct packed {logic ["" == 'b0 : 'b0] id_32;} [-1 'b0 : 1] id_33;
endmodule
