Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jan  9 17:28:29 2023
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file kc705_timing.rpt
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[10]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[11]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[4]_rep/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__2/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[8]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[9]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/wen_reg/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[3]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[4]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/load_packet_fifo/rptr_empty/rempty_reg/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/spike_en_sync_inst/dest_ptr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[1]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep/Q (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.575     -523.215                   2029               127811        0.044        0.000                      0               127811        0.264        0.000                       0                 54223  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk200_p            {0.000 2.500}        5.000           200.000         
  clkout            {0.000 5.000}        10.000          100.000         
  crg_clkout0       {0.000 4.000}        8.000           125.000         
  crg_clkout1       {0.000 1.000}        2.000           500.000         
  crg_clkout2       {0.000 2.500}        5.000           200.000         
  soclinux_mmcm_fb  {0.000 2.500}        5.000           200.000         
eth_clocks_rx       {0.000 4.000}        8.000           125.000         
eth_clocks_tx       {0.000 4.000}        8.000           125.000         
eth_rx_clk          {0.000 4.000}        8.000           125.000         
eth_tx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                  3.970        0.000                      0                    7        0.188        0.000                      0                    7        1.100        0.000                       0                    10  
  clkout                 -0.559      -68.559                    224                42117        0.073        0.000                      0                42117        4.232        0.000                       0                 31245  
  crg_clkout0            -0.575     -454.656                   1805                84662        0.044        0.000                      0                84662        3.232        0.000                       0                 22369  
  crg_clkout1                                                                                                                                                         0.591        0.000                       0                   237  
  crg_clkout2             1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  
  soclinux_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                         6.591        0.000                       0                     2  
eth_clocks_tx                                                                                                                                                         6.591        0.000                       0                     1  
eth_rx_clk                1.621        0.000                      0                  486        0.098        0.000                      0                  486        3.232        0.000                       0                   185  
eth_tx_clk                1.592        0.000                      0                  351        0.108        0.000                      0                  351        3.600        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              3.365        0.000                      0                  174        0.555        0.000                      0                  174  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        3.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.223ns (23.061%)  route 0.744ns (76.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 9.502 - 5.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.575     4.873    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.223     5.096 r  FDCE_3/Q
                         net (fo=1, routed)           0.744     5.840    soclinux_reset3
    SLICE_X115Y71        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.502    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.349     9.852    
                         clock uncertainty           -0.035     9.816    
    SLICE_X115Y71        FDCE (Setup_fdce_C_D)       -0.007     9.809    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.259ns (30.330%)  route 0.595ns (69.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.569     4.867    crg_clkin
    SLICE_X98Y69         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDCE (Prop_fdce_C_Q)         0.259     5.126 r  FDCE/Q
                         net (fo=1, routed)           0.595     5.721    soclinux_reset0
    SLICE_X112Y72        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.328     9.830    
                         clock uncertainty           -0.035     9.794    
    SLICE_X112Y72        FDCE (Setup_fdce_C_D)       -0.022     9.772    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.223ns (32.575%)  route 0.462ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.575     4.873    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.223     5.096 r  FDCE_1/Q
                         net (fo=1, routed)           0.462     5.557    soclinux_reset1
    SLICE_X112Y72        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.371     9.873    
                         clock uncertainty           -0.035     9.837    
    SLICE_X112Y72        FDCE (Setup_fdce_C_D)       -0.031     9.806    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.422%)  route 0.329ns (59.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.576     4.874    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDCE (Prop_fdce_C_Q)         0.223     5.097 r  FDCE_5/Q
                         net (fo=1, routed)           0.329     5.425    soclinux_reset5
    SLICE_X114Y72        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X114Y72        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.349     9.851    
                         clock uncertainty           -0.035     9.815    
    SLICE_X114Y72        FDCE (Setup_fdce_C_D)        0.022     9.837    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.438%)  route 0.302ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.575     4.873    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.223     5.096 r  FDCE_2/Q
                         net (fo=1, routed)           0.302     5.398    soclinux_reset2
    SLICE_X112Y72        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.371     9.873    
                         clock uncertainty           -0.035     9.837    
    SLICE_X112Y72        FDCE (Setup_fdce_C_D)       -0.019     9.818    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.259ns (48.183%)  route 0.279ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.575     4.873    crg_clkin
    SLICE_X114Y72        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y72        FDCE (Prop_fdce_C_Q)         0.259     5.132 r  FDCE_6/Q
                         net (fo=1, routed)           0.279     5.410    soclinux_reset6
    SLICE_X114Y72        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X114Y72        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.371     9.873    
                         clock uncertainty           -0.035     9.837    
    SLICE_X114Y72        FDCE (Setup_fdce_C_D)        0.018     9.855    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.461%)  route 0.268ns (54.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 9.502 - 5.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.576     4.874    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDCE (Prop_fdce_C_Q)         0.223     5.097 r  FDCE_4/Q
                         net (fo=1, routed)           0.268     5.364    soclinux_reset4
    SLICE_X115Y71        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.502    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.371     9.874    
                         clock uncertainty           -0.035     9.838    
    SLICE_X115Y71        FDCE (Setup_fdce_C_D)       -0.013     9.825    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  4.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.069%)  route 0.163ns (61.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.652     2.149    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDCE (Prop_fdce_C_Q)         0.100     2.249 r  FDCE_5/Q
                         net (fo=1, routed)           0.163     2.412    soclinux_reset5
    SLICE_X114Y72        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.889     2.543    crg_clkin
    SLICE_X114Y72        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.382     2.160    
    SLICE_X114Y72        FDCE (Hold_fdce_C_D)         0.064     2.224    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.378%)  route 0.131ns (56.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.652     2.149    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDCE (Prop_fdce_C_Q)         0.100     2.249 r  FDCE_4/Q
                         net (fo=1, routed)           0.131     2.380    soclinux_reset4
    SLICE_X115Y71        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.544    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.394     2.149    
    SLICE_X115Y71        FDCE (Hold_fdce_C_D)         0.039     2.188    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.998%)  route 0.139ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X114Y72        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y72        FDCE (Prop_fdce_C_Q)         0.118     2.266 r  FDCE_6/Q
                         net (fo=1, routed)           0.139     2.405    soclinux_reset6
    SLICE_X114Y72        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.889     2.543    crg_clkin
    SLICE_X114Y72        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.394     2.148    
    SLICE_X114Y72        FDCE (Hold_fdce_C_D)         0.062     2.210    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.246%)  route 0.148ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_2/Q
                         net (fo=1, routed)           0.148     2.397    soclinux_reset2
    SLICE_X112Y72        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.889     2.543    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.394     2.148    
    SLICE_X112Y72        FDCE (Hold_fdce_C_D)         0.041     2.189    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.801%)  route 0.236ns (70.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_1/Q
                         net (fo=1, routed)           0.236     2.484    soclinux_reset1
    SLICE_X112Y72        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.889     2.543    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.394     2.148    
    SLICE_X112Y72        FDCE (Hold_fdce_C_D)         0.038     2.186    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.118ns (25.938%)  route 0.337ns (74.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.647     2.144    crg_clkin
    SLICE_X98Y69         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDCE (Prop_fdce_C_Q)         0.118     2.262 r  FDCE/Q
                         net (fo=1, routed)           0.337     2.599    soclinux_reset0
    SLICE_X112Y72        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.889     2.543    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.364     2.178    
    SLICE_X112Y72        FDCE (Hold_fdce_C_D)         0.040     2.218    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.100ns (20.534%)  route 0.387ns (79.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X112Y72        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_3/Q
                         net (fo=1, routed)           0.387     2.635    soclinux_reset3
    SLICE_X115Y71        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.544    crg_clkin
    SLICE_X115Y71        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.382     2.161    
    SLICE_X115Y71        FDCE (Hold_fdce_C_D)         0.039     2.200    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y11   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X98Y69     FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X112Y72    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X112Y72    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X112Y72    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X115Y71    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X115Y71    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X114Y72    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X114Y72    FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X115Y71    FDCE_4/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X115Y71    FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y72    FDCE_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y72    FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X98Y69     FDCE/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y72    FDCE_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y72    FDCE_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X98Y69     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X98Y69     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y72    FDCE_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout
  To Clock:  clkout

Setup :          224  Failing Endpoints,  Worst Slack       -0.559ns,  Total Violation      -68.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.815ns (51.015%)  route 2.703ns (48.985%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.605ns = ( 13.605 - 5.000 ) 
    Source Clock Delay      (SCD):    9.192ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.320     9.192    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y81         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y81         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.992 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.742    12.734    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X114Y131       LUT2 (Prop_lut2_I1_O)        0.043    12.777 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4/O
                         net (fo=1, routed)           0.000    12.777    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4_n_0
    SLICE_X114Y131       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    13.069 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/O[3]
                         net (fo=8, routed)           0.510    13.579    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[3]
    SLICE_X108Y129       LUT4 (Prop_lut4_I3_O)        0.120    13.699 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_7/O
                         net (fo=1, routed)           0.000    13.699    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[1]
    SLICE_X108Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.955 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.955    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.088 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.343    14.432    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/CO[0]
    SLICE_X108Y134       LUT4 (Prop_lut4_I3_O)        0.128    14.560 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/spike_out_valid_i_2/O
                         net (fo=1, routed)           0.108    14.667    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/spike_out_valid_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I0_O)        0.043    14.710 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/spike_out_valid_i_1/O
                         net (fo=1, routed)           0.000    14.710    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X108Y134       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.278    13.605    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X108Y134       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.545    14.151    
                         clock uncertainty           -0.066    14.084    
    SLICE_X108Y134       FDCE (Setup_fdce_C_D)        0.067    14.151    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.835ns (51.696%)  route 2.649ns (48.304%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.596ns = ( 13.596 - 5.000 ) 
    Source Clock Delay      (SCD):    9.201ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.329     9.201    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y79         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y79         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    11.001 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.822    12.824    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.043    12.867 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.867    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1_n_0
    SLICE_X109Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.126 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.292 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[1]
                         net (fo=8, routed)           0.433    13.725    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[5]
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.123    13.848 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.848    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[2]
    SLICE_X106Y127       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    14.031 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.031    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.164 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.393    14.557    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/CO[0]_alias
    SLICE_X105Y128       LUT6 (Prop_lut6_I5_O)        0.128    14.685 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/spike_out_valid_i_1__1_comp/O
                         net (fo=1, routed)           0.000    14.685    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X105Y128       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.269    13.596    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X105Y128       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.558    14.155    
                         clock uncertainty           -0.066    14.088    
    SLICE_X105Y128       FDCE (Setup_fdce_C_D)        0.038    14.126    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.553ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 2.834ns (51.351%)  route 2.685ns (48.649%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.608ns = ( 13.608 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.557    12.547    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y150       LUT2 (Prop_lut2_I1_O)        0.043    12.590 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2/O
                         net (fo=1, routed)           0.000    12.590    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2_n_0
    SLICE_X109Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.849 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.849    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.998 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.685    13.683    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[7]
    SLICE_X107Y139       LUT4 (Prop_lut4_I3_O)        0.120    13.803 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.803    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X107Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.996 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.996    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X107Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.135 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.443    14.578    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/CO[0]
    SLICE_X106Y142       LUT5 (Prop_lut5_I0_O)        0.131    14.709 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/packet_out[9]_i_1__2/O
                         net (fo=1, routed)           0.000    14.709    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[29]_1[9]
    SLICE_X106Y142       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.281    13.608    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X106Y142       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.154    
                         clock uncertainty           -0.066    14.087    
    SLICE_X106Y142       FDCE (Setup_fdce_C_D)        0.069    14.156    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                         -14.709    
  -------------------------------------------------------------------
                         slack                                 -0.553    

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.835ns (51.768%)  route 2.641ns (48.232%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.597ns = ( 13.597 - 5.000 ) 
    Source Clock Delay      (SCD):    9.201ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.329     9.201    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y79         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y79         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    11.001 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.822    12.824    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.043    12.867 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.867    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1_n_0
    SLICE_X109Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.126 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.292 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[1]
                         net (fo=8, routed)           0.433    13.725    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[5]
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.123    13.848 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.848    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[2]
    SLICE_X106Y127       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    14.031 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.031    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.164 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.386    14.550    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/CO[0]
    SLICE_X107Y128       LUT5 (Prop_lut5_I0_O)        0.128    14.678 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/packet_out[10]_i_1__1/O
                         net (fo=1, routed)           0.000    14.678    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[29]_1[10]
    SLICE_X107Y128       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.270    13.597    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X107Y128       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.558    14.156    
                         clock uncertainty           -0.066    14.089    
    SLICE_X107Y128       FDCE (Setup_fdce_C_D)        0.038    14.127    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.772ns (50.357%)  route 2.733ns (49.643%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.602ns = ( 13.602 - 5.000 ) 
    Source Clock Delay      (SCD):    9.192ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.320     9.192    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y81         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y81         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.992 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.742    12.734    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X114Y131       LUT2 (Prop_lut2_I1_O)        0.043    12.777 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4/O
                         net (fo=1, routed)           0.000    12.777    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4_n_0
    SLICE_X114Y131       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    13.069 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/O[3]
                         net (fo=8, routed)           0.510    13.579    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[3]
    SLICE_X108Y129       LUT4 (Prop_lut4_I3_O)        0.120    13.699 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_7/O
                         net (fo=1, routed)           0.000    13.699    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[1]
    SLICE_X108Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.955 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.955    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.088 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.481    14.569    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/CO[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I0_O)        0.128    14.697 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/packet_out[16]_i_1/O
                         net (fo=1, routed)           0.000    14.697    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[29]_1[16]
    SLICE_X110Y130       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.275    13.602    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X110Y130       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.148    
                         clock uncertainty           -0.066    14.081    
    SLICE_X110Y130       FDCE (Setup_fdce_C_D)        0.067    14.148    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[16]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.834ns (51.421%)  route 2.677ns (48.579%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.607ns = ( 13.607 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.557    12.547    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y150       LUT2 (Prop_lut2_I1_O)        0.043    12.590 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2/O
                         net (fo=1, routed)           0.000    12.590    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2_n_0
    SLICE_X109Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.849 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.849    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.998 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.685    13.683    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[7]
    SLICE_X107Y139       LUT4 (Prop_lut4_I3_O)        0.120    13.803 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.803    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X107Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.996 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.996    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X107Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.135 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.436    14.571    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/CO[0]
    SLICE_X106Y140       LUT5 (Prop_lut5_I0_O)        0.131    14.702 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/packet_out[14]_i_1__2/O
                         net (fo=1, routed)           0.000    14.702    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[29]_1[14]
    SLICE_X106Y140       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.280    13.607    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X106Y140       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.153    
                         clock uncertainty           -0.066    14.086    
    SLICE_X106Y140       FDCE (Setup_fdce_C_D)        0.069    14.155    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.834ns (51.722%)  route 2.645ns (48.278%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.606ns = ( 13.606 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.557    12.547    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y150       LUT2 (Prop_lut2_I1_O)        0.043    12.590 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2/O
                         net (fo=1, routed)           0.000    12.590    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2_n_0
    SLICE_X109Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.849 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.849    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.998 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.685    13.683    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[7]
    SLICE_X107Y139       LUT4 (Prop_lut4_I3_O)        0.120    13.803 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.803    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X107Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.996 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.996    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X107Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.135 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.404    14.538    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/CO[0]
    SLICE_X105Y141       LUT5 (Prop_lut5_I0_O)        0.131    14.669 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/packet_out[26]_i_1__2/O
                         net (fo=1, routed)           0.000    14.669    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[29]_1[26]
    SLICE_X105Y141       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.279    13.606    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X105Y141       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.152    
                         clock uncertainty           -0.066    14.085    
    SLICE_X105Y141       FDCE (Setup_fdce_C_D)        0.038    14.123    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.545ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.772ns (50.375%)  route 2.731ns (49.625%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.602ns = ( 13.602 - 5.000 ) 
    Source Clock Delay      (SCD):    9.192ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.320     9.192    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y81         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y81         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.992 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.742    12.734    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X114Y131       LUT2 (Prop_lut2_I1_O)        0.043    12.777 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4/O
                         net (fo=1, routed)           0.000    12.777    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4_n_0
    SLICE_X114Y131       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    13.069 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/O[3]
                         net (fo=8, routed)           0.510    13.579    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[3]
    SLICE_X108Y129       LUT4 (Prop_lut4_I3_O)        0.120    13.699 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_7/O
                         net (fo=1, routed)           0.000    13.699    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[1]
    SLICE_X108Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.955 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.955    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.088 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.479    14.567    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/CO[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I0_O)        0.128    14.695 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/packet_out[17]_i_1/O
                         net (fo=1, routed)           0.000    14.695    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[29]_1[17]
    SLICE_X110Y130       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.275    13.602    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X110Y130       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.148    
                         clock uncertainty           -0.066    14.081    
    SLICE_X110Y130       FDCE (Setup_fdce_C_D)        0.068    14.149    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/packet_out_reg[17]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                 -0.545    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.835ns (51.865%)  route 2.631ns (48.135%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.598ns = ( 13.598 - 5.000 ) 
    Source Clock Delay      (SCD):    9.201ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.329     9.201    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y79         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y79         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    11.001 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.822    12.824    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.043    12.867 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.867    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1_n_0
    SLICE_X109Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.126 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.292 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[1]
                         net (fo=8, routed)           0.433    13.725    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[5]
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.123    13.848 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.848    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[2]
    SLICE_X106Y127       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    14.031 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.031    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.164 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.375    14.539    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/CO[0]
    SLICE_X105Y129       LUT5 (Prop_lut5_I0_O)        0.128    14.667 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/packet_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.667    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[29]_1[1]
    SLICE_X105Y129       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.271    13.598    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X105Y129       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.558    14.157    
                         clock uncertainty           -0.066    14.090    
    SLICE_X105Y129       FDCE (Setup_fdce_C_D)        0.038    14.128    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.538ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.834ns (51.782%)  route 2.639ns (48.218%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.608ns = ( 13.608 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31243, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.557    12.547    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X109Y150       LUT2 (Prop_lut2_I1_O)        0.043    12.590 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2/O
                         net (fo=1, routed)           0.000    12.590    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__2_n_0
    SLICE_X109Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.849 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.849    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X109Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.998 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.685    13.683    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[7]
    SLICE_X107Y139       LUT4 (Prop_lut4_I3_O)        0.120    13.803 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.803    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X107Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.996 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.996    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X107Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.135 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.397    14.532    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/CO[0]
    SLICE_X107Y142       LUT5 (Prop_lut5_I0_O)        0.131    14.663 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/packet_out[2]_i_1__2/O
                         net (fo=1, routed)           0.000    14.663    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[29]_1[2]
    SLICE_X107Y142       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31243, routed)       1.281    13.608    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X107Y142       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.154    
                         clock uncertainty           -0.066    14.087    
    SLICE_X107Y142       FDCE (Setup_fdce_C_D)        0.038    14.125    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                 -0.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.343%)  route 0.128ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.656     4.117    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X98Y99         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.118     4.235 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1][11]/Q
                         net (fo=1, routed)           0.128     4.363    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1]_1[11]
    SLICE_X101Y100       LUT6 (Prop_lut6_I5_O)        0.028     4.391 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data[11]_i_1/O
                         net (fo=1, routed)           0.000     4.391    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data[11]_i_1_n_0
    SLICE_X101Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.825     4.788    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X101Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[11]/C
                         clock pessimism             -0.529     4.258    
    SLICE_X101Y100       FDCE (Hold_fdce_C_D)         0.060     4.318    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.171ns (57.089%)  route 0.129ns (42.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.652     4.113    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X90Y99         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDCE (Prop_fdce_C_Q)         0.107     4.220 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1][28]/Q
                         net (fo=1, routed)           0.129     4.349    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[1]_1[28]
    SLICE_X90Y100        LUT6 (Prop_lut6_I5_O)        0.064     4.413 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data[28]_i_1/O
                         net (fo=1, routed)           0.000     4.413    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data[28]_i_1_n_0
    SLICE_X90Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.819     4.782    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X90Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[28]/C
                         clock pessimism             -0.529     4.252    
    SLICE_X90Y100        FDCE (Hold_fdce_C_D)         0.087     4.339    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.413    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.564%)  route 0.147ns (53.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.654     4.115    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X93Y99         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDCE (Prop_fdce_C_Q)         0.100     4.215 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[3][6]/Q
                         net (fo=1, routed)           0.147     4.362    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data_reg[3]_3[6]
    SLICE_X92Y100        LUT6 (Prop_lut6_I1_O)        0.028     4.390 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.390    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data[6]_i_1_n_0
    SLICE_X92Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.821     4.784    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X92Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[6]/C
                         clock pessimism             -0.529     4.254    
    SLICE_X92Y100        FDCE (Hold_fdce_C_D)         0.060     4.314    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           4.390    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.104%)  route 0.164ns (52.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.664     4.125    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X116Y99        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y99        FDCE (Prop_fdce_C_Q)         0.118     4.243 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg[2][4]/Q
                         net (fo=1, routed)           0.164     4.407    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg_n_0_[2][4]
    SLICE_X116Y100       LUT6 (Prop_lut6_I0_O)        0.028     4.435 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.435    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data[4]_i_1__1_n_0
    SLICE_X116Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.831     4.794    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X116Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[4]/C
                         clock pessimism             -0.529     4.264    
    SLICE_X116Y100       FDCE (Hold_fdce_C_D)         0.087     4.351    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data_reg[3][13]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/output_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.659     4.120    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X105Y91        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDCE (Prop_fdce_C_Q)         0.100     4.220 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data_reg[3][13]/Q
                         net (fo=1, routed)           0.055     4.275    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data_reg_n_0_[3][13]
    SLICE_X104Y91        LUT6 (Prop_lut6_I1_O)        0.028     4.303 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/output_data[13]_i_1/O
                         net (fo=1, routed)           0.000     4.303    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/output_data[13]_i_1_n_0
    SLICE_X104Y91        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/output_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.899     4.862    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X104Y91        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/output_data_reg[13]/C
                         clock pessimism             -0.730     4.131    
    SLICE_X104Y91        FDCE (Hold_fdce_C_D)         0.087     4.218    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/output_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.608     4.069    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X107Y106       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDCE (Prop_fdce_C_Q)         0.100     4.169 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[2][1]/Q
                         net (fo=1, routed)           0.055     4.224    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg_n_0_[2][1]
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.028     4.252 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.252    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data[1]_i_1__0_n_0
    SLICE_X106Y106       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.828     4.791    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X106Y106       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[1]/C
                         clock pessimism             -0.710     4.080    
    SLICE_X106Y106       FDCE (Hold_fdce_C_D)         0.087     4.167    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[2][21]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.609     4.070    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X107Y101       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDCE (Prop_fdce_C_Q)         0.100     4.170 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[2][21]/Q
                         net (fo=1, routed)           0.055     4.225    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg_n_0_[2][21]
    SLICE_X106Y101       LUT6 (Prop_lut6_I0_O)        0.028     4.253 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data[21]_i_1__0/O
                         net (fo=1, routed)           0.000     4.253    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data[21]_i_1__0_n_0
    SLICE_X106Y101       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.829     4.792    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X106Y101       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[21]/C
                         clock pessimism             -0.710     4.081    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.087     4.168    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    4.073ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.612     4.073    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X117Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y100       FDCE (Prop_fdce_C_Q)         0.100     4.173 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg[1][1]/Q
                         net (fo=1, routed)           0.055     4.228    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data_reg_n_0_[1][1]
    SLICE_X116Y100       LUT6 (Prop_lut6_I5_O)        0.028     4.256 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.256    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data[1]_i_1__1_n_0
    SLICE_X116Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.831     4.794    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X116Y100       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[1]/C
                         clock pessimism             -0.709     4.084    
    SLICE_X116Y100       FDCE (Hold_fdce_C_D)         0.087     4.171    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.171    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data_reg[1][17]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/output_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.640     4.101    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/snn_clk_clk
    SLICE_X131Y107       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y107       FDCE (Prop_fdce_C_Q)         0.100     4.201 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data_reg[1][17]/Q
                         net (fo=1, routed)           0.055     4.256    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data_reg[1]_31[17]
    SLICE_X130Y107       LUT6 (Prop_lut6_I5_O)        0.028     4.284 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/output_data[17]_i_1__1/O
                         net (fo=1, routed)           0.000     4.284    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/output_data[17]_i_1__1_n_0
    SLICE_X130Y107       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/output_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.860     4.823    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/snn_clk_clk
    SLICE_X130Y107       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/output_data_reg[17]/C
                         clock pessimism             -0.710     4.112    
    SLICE_X130Y107       FDCE (Hold_fdce_C_D)         0.087     4.199    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/output_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/output_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31243, routed)       0.662     4.123    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/snn_clk_clk
    SLICE_X111Y98        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDCE (Prop_fdce_C_Q)         0.100     4.223 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data_reg[3][4]/Q
                         net (fo=1, routed)           0.055     4.278    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data_reg[3]_28[4]
    SLICE_X110Y98        LUT6 (Prop_lut6_I1_O)        0.028     4.306 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/output_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.306    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/output_data[4]_i_1__0_n_0
    SLICE_X110Y98        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31243, routed)       0.902     4.865    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/snn_clk_clk
    SLICE_X110Y98        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/output_data_reg[4]/C
                         clock pessimism             -0.730     4.134    
    SLICE_X110Y98        FDCE (Hold_fdce_C_D)         0.087     4.221    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y106    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y106    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_9/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y96     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y96     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y78     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y78     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y92     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y92     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y54     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y54     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y165    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y165    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y165    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y165    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y166    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y166    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y166    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y166    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y75     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y75     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y75     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y75     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y75     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y75     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y74     SNN_3x2/packet_out_fifo/fifomem/mem_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y74     SNN_3x2/packet_out_fifo/fifomem/mem_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y74     SNN_3x2/packet_out_fifo/fifomem/mem_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y74     SNN_3x2/packet_out_fifo/fifomem/mem_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y160    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y160    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :         1805  Failing Endpoints,  Worst Slack       -0.575ns,  Total Violation     -454.656ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_0_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 0.544ns (7.078%)  route 7.142ns (92.922%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.763ns = ( 16.763 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    10.664 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O[2]
                         net (fo=3923, routed)        6.655    17.319    soclinux_socbushandler_adapted_interface_adr[2]
    RAMB36_X4Y60         RAMB36E1                                     r  sram_reg_2_0_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.436    16.763    sys_clk
    RAMB36_X4Y60         RAMB36E1                                     r  sram_reg_2_0_3/CLKARDCLK
                         clock pessimism              0.545    17.308    
                         clock uncertainty           -0.064    17.244    
    RAMB36_X4Y60         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.500    16.744    sram_reg_2_0_3
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_2_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 0.642ns (8.502%)  route 6.910ns (91.498%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.642 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.642    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    10.762 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3/O[2]
                         net (fo=4128, routed)        6.422    17.184    soclinux_socbushandler_adapted_interface_adr[6]
    RAMB36_X4Y52         RAMB36E1                                     r  sram_reg_2_2_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.302    16.629    sys_clk
    RAMB36_X4Y52         RAMB36E1                                     r  sram_reg_2_2_3/CLKARDCLK
                         clock pessimism              0.545    17.174    
                         clock uncertainty           -0.064    17.110    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.500    16.610    sram_reg_2_2_3
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -17.184    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_6_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 0.749ns (10.104%)  route 6.664ns (89.896%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.489ns = ( 16.489 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.642 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.642    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.696 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.696    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.869 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/O[1]
                         net (fo=2670, routed)        6.177    17.046    soclinux_socbushandler_adapted_interface_adr[9]
    RAMB36_X4Y44         RAMB36E1                                     r  sram_reg_2_6_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.162    16.489    sys_clk
    RAMB36_X4Y44         RAMB36E1                                     r  sram_reg_2_6_3/CLKARDCLK
                         clock pessimism              0.545    17.034    
                         clock uncertainty           -0.064    16.970    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.498    16.472    sram_reg_2_6_3
  -------------------------------------------------------------------
                         required time                         16.472    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.573ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_3_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 0.544ns (7.253%)  route 6.956ns (92.747%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.578ns = ( 16.578 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    10.664 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O[2]
                         net (fo=3923, routed)        6.469    17.132    soclinux_socbushandler_adapted_interface_adr[2]
    RAMB36_X3Y57         RAMB36E1                                     r  sram_reg_0_3_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.251    16.578    sys_clk
    RAMB36_X3Y57         RAMB36E1                                     r  sram_reg_0_3_7/CLKARDCLK
                         clock pessimism              0.545    17.123    
                         clock uncertainty           -0.064    17.059    
    RAMB36_X3Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.500    16.559    sram_reg_0_3_7
  -------------------------------------------------------------------
                         required time                         16.559    
                         arrival time                         -17.132    
  -------------------------------------------------------------------
                         slack                                 -0.573    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_2_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 0.544ns (7.131%)  route 7.085ns (92.869%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.708ns = ( 16.708 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    10.664 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O[2]
                         net (fo=3923, routed)        6.598    17.261    soclinux_socbushandler_adapted_interface_adr[2]
    RAMB36_X3Y62         RAMB36E1                                     r  sram_reg_3_2_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.381    16.708    sys_clk
    RAMB36_X3Y62         RAMB36E1                                     r  sram_reg_3_2_4/CLKARDCLK
                         clock pessimism              0.545    17.253    
                         clock uncertainty           -0.064    17.189    
    RAMB36_X3Y62         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.500    16.689    sram_reg_3_2_4
  -------------------------------------------------------------------
                         required time                         16.689    
                         arrival time                         -17.261    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_1_6/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.636ns (8.624%)  route 6.739ns (91.376%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.450ns = ( 16.450 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.642 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.642    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    10.756 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3/O[0]
                         net (fo=5385, routed)        6.251    17.007    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X3Y41         RAMB36E1                                     r  sram_reg_2_1_6/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.123    16.450    sys_clk
    RAMB36_X3Y41         RAMB36E1                                     r  sram_reg_2_1_6/CLKARDCLK
                         clock pessimism              0.545    16.995    
                         clock uncertainty           -0.064    16.931    
    RAMB36_X3Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.496    16.435    sram_reg_2_1_6
  -------------------------------------------------------------------
                         required time                         16.435    
                         arrival time                         -17.007    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_6_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.636ns (8.418%)  route 6.919ns (91.582%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.631ns = ( 16.631 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.642 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.642    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    10.756 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3/O[0]
                         net (fo=5385, routed)        6.432    17.188    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X0Y56         RAMB36E1                                     r  sram_reg_3_6_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.304    16.631    sys_clk
    RAMB36_X0Y56         RAMB36E1                                     r  sram_reg_3_6_3/CLKARDCLK
                         clock pessimism              0.545    17.176    
                         clock uncertainty           -0.064    17.112    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.496    16.616    sram_reg_3_6_3
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_1_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 0.695ns (9.201%)  route 6.859ns (90.799%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns = ( 16.632 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.642 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.642    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.815 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3/O[1]
                         net (fo=4983, routed)        6.371    17.186    soclinux_socbushandler_adapted_interface_adr[5]
    RAMB36_X1Y57         RAMB36E1                                     r  sram_reg_3_1_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.305    16.632    sys_clk
    RAMB36_X1Y57         RAMB36E1                                     r  sram_reg_3_1_7/CLKARDCLK
                         clock pessimism              0.545    17.177    
                         clock uncertainty           -0.064    17.113    
    RAMB36_X1Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.498    16.615    sram_reg_3_1_7
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_1_2_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.574ns (7.802%)  route 6.783ns (92.198%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 16.431 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    10.694 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O[3]
                         net (fo=3949, routed)        6.296    16.989    soclinux_socbushandler_adapted_interface_adr[3]
    RAMB36_X2Y48         RAMB36E1                                     r  sram_reg_1_2_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.104    16.431    sys_clk
    RAMB36_X2Y48         RAMB36E1                                     r  sram_reg_1_2_0/CLKARDCLK
                         clock pessimism              0.545    16.976    
                         clock uncertainty           -0.064    16.912    
    RAMB36_X2Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.493    16.419    sram_reg_1_2_0
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_11_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 0.574ns (7.461%)  route 7.120ns (92.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.768ns = ( 16.768 - 8.000 ) 
    Source Clock Delay      (SCD):    9.633ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.760     9.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_1
    SLICE_X105Y49        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.223     9.856 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.487    10.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.043    10.386 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8/O
                         net (fo=1, routed)           0.000    10.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_8_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    10.694 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O[3]
                         net (fo=3949, routed)        6.633    17.326    soclinux_socbushandler_adapted_interface_adr[3]
    RAMB36_X0Y69         RAMB36E1                                     r  sram_reg_2_11_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.441    16.768    sys_clk
    RAMB36_X0Y69         RAMB36E1                                     r  sram_reg_2_11_7/CLKARDCLK
                         clock pessimism              0.545    17.313    
                         clock uncertainty           -0.064    17.249    
    RAMB36_X0Y69         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.493    16.756    sram_reg_2_11_7
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -17.326    
  -------------------------------------------------------------------
                         slack                                 -0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 snn_3x2_param0_storage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.489%)  route 0.106ns (51.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.643     4.104    sys_clk
    SLICE_X77Y96         FDRE                                         r  snn_3x2_param0_storage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.100     4.204 r  snn_3x2_param0_storage_reg[18]/Q
                         net (fo=2, routed)           0.106     4.311    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/DIA0
    SLICE_X78Y96         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.882     4.845    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/WCLK
    SLICE_X78Y96         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.709     4.135    
    SLICE_X78Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.266    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 snn_3x2_param1_storage_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.263%)  route 0.099ns (49.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.648     4.109    sys_clk
    SLICE_X81Y98         FDRE                                         r  snn_3x2_param1_storage_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.100     4.209 r  snn_3x2_param1_storage_reg[24]/Q
                         net (fo=2, routed)           0.099     4.308    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_54_59/DIB0
    SLICE_X82Y98         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.887     4.850    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_54_59/WCLK
    SLICE_X82Y98         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_54_59/RAMB/CLK
                         clock pessimism             -0.726     4.123    
    SLICE_X82Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.255    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.896%)  route 0.100ns (50.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.697     4.158    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[21]_0
    SLICE_X85Y36         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.100     4.258 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[16]/Q
                         net (fo=3, routed)           0.100     4.359    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_6_8/DIA
    SLICE_X86Y35         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.955     4.918    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_6_8/WCLK
    SLICE_X86Y35         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.746     4.171    
    SLICE_X86Y35         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.302    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snn_3x2_param8_storage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_270_275/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.596%)  route 0.102ns (50.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.639     4.100    sys_clk
    SLICE_X76Y86         FDRE                                         r  snn_3x2_param8_storage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y86         FDRE (Prop_fdre_C_Q)         0.100     4.200 r  snn_3x2_param8_storage_reg[16]/Q
                         net (fo=2, routed)           0.102     4.302    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_270_275/DIB0
    SLICE_X74Y85         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_270_275/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.878     4.841    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_270_275/WCLK
    SLICE_X74Y85         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_270_275/RAMB/CLK
                         clock pessimism             -0.727     4.113    
    SLICE_X74Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.245    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_270_275/RAMB
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 snn_3x2_param6_storage_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_216_221/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.647     4.108    sys_clk
    SLICE_X83Y94         FDRE                                         r  snn_3x2_param6_storage_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.100     4.208 r  snn_3x2_param6_storage_reg[24]/Q
                         net (fo=2, routed)           0.106     4.315    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_216_221/DIA0
    SLICE_X82Y96         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_216_221/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.886     4.849    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_216_221/WCLK
    SLICE_X82Y96         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_216_221/RAMA/CLK
                         clock pessimism             -0.726     4.122    
    SLICE_X82Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.253    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_216_221/RAMA
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.989%)  route 0.104ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.697     4.158    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[21]_0
    SLICE_X84Y34         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y34         FDRE (Prop_fdre_C_Q)         0.100     4.258 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q
                         net (fo=3, routed)           0.104     4.363    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_6_8/DIC
    SLICE_X86Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.954     4.917    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_6_8/WCLK
    SLICE_X86Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.746     4.170    
    SLICE_X86Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.299    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -4.299    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snn_3x2_packet_wdata_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/fifomem/mem_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.430%)  route 0.111ns (52.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.645     4.106    sys_clk
    SLICE_X81Y89         FDRE                                         r  snn_3x2_packet_wdata_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.100     4.206 r  snn_3x2_packet_wdata_storage_reg[4]/Q
                         net (fo=5, routed)           0.111     4.317    SNN_3x2/packet_loader/load_packet_fifo/fifomem/mem_reg_192_255_3_5/DIB
    SLICE_X82Y90         RAMD64E                                      r  SNN_3x2/packet_loader/load_packet_fifo/fifomem/mem_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/packet_loader/load_packet_fifo/fifomem/mem_reg_192_255_3_5/WCLK
    SLICE_X82Y90         RAMD64E                                      r  SNN_3x2/packet_loader/load_packet_fifo/fifomem/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.726     4.121    
    SLICE_X82Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.253    SNN_3x2/packet_loader/load_packet_fifo/fifomem/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 snn_3x2_param7_storage_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_240_245/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.142%)  route 0.108ns (51.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.641     4.102    sys_clk
    SLICE_X76Y88         FDRE                                         r  snn_3x2_param7_storage_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.100     4.202 r  snn_3x2_param7_storage_reg[20]/Q
                         net (fo=2, routed)           0.108     4.310    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_240_245/DIC0
    SLICE_X74Y87         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_240_245/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.879     4.842    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_240_245/WCLK
    SLICE_X74Y87         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_240_245/RAMC/CLK
                         clock pessimism             -0.727     4.114    
    SLICE_X74Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.243    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_240_245/RAMC
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 snn_3x2_param6_storage_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_204_209/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.055%)  route 0.108ns (51.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.645     4.106    sys_clk
    SLICE_X73Y99         FDRE                                         r  snn_3x2_param6_storage_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.100     4.206 r  snn_3x2_param6_storage_reg[13]/Q
                         net (fo=2, routed)           0.108     4.315    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_204_209/DIA1
    SLICE_X74Y99         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_204_209/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.884     4.847    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_204_209/WCLK
    SLICE_X74Y99         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_204_209/RAMA_D1/CLK
                         clock pessimism             -0.709     4.137    
    SLICE_X74Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.245    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_204_209/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 snn_3x2_param0_storage_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.877%)  route 0.103ns (53.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.643     4.104    sys_clk
    SLICE_X77Y96         FDRE                                         r  snn_3x2_param0_storage_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.091     4.195 r  snn_3x2_param0_storage_reg[22]/Q
                         net (fo=2, routed)           0.103     4.299    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/DIC0
    SLICE_X78Y96         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.882     4.845    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/WCLK
    SLICE_X78Y96         RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.709     4.135    
    SLICE_X78Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     4.228    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y3      VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y4      VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y10     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y10     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y20     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y20     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y11     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y11     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y21     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y91    data_mem_grain55_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y91    data_mem_grain55_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y91    data_mem_grain55_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y91    data_mem_grain55_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y93    data_mem_grain55_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y93    data_mem_grain55_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y93    data_mem_grain55_reg_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y93    data_mem_grain55_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y92    data_mem_grain55_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y92    data_mem_grain55_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X148Y95    data_mem_grain54_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X148Y95    data_mem_grain54_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X148Y95    data_mem_grain54_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y93    data_mem_grain55_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y93    data_mem_grain55_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y93    data_mem_grain55_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y93    data_mem_grain55_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y92    data_mem_grain55_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y92    data_mem_grain55_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y92    data_mem_grain55_reg_0_63_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.223     9.950 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.061    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X153Y24        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    11.045    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.681    11.727    
                         clock uncertainty           -0.060    11.666    
    SLICE_X153Y24        FDPE (Setup_fdpe_C_D)       -0.010    11.656    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.330ns (28.982%)  route 0.809ns (71.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.204     9.931 r  FDPE_5/Q
                         net (fo=5, routed)           0.511    10.442    idelay_rst
    SLICE_X152Y24        LUT6 (Prop_lut6_I5_O)        0.126    10.568 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.297    10.865    crg_ic_reset_i_1_n_0
    SLICE_X151Y24        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X151Y24        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.660    14.706    
                         clock uncertainty           -0.060    14.645    
    SLICE_X151Y24        FDRE (Setup_fdre_C_D)       -0.022    14.623    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.259     9.986 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.454    crg_reset_counter[0]
    SLICE_X152Y24        LUT4 (Prop_lut4_I1_O)        0.043    10.497 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.718    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.681    14.727    
                         clock uncertainty           -0.060    14.666    
    SLICE_X152Y24        FDSE (Setup_fdse_C_CE)      -0.178    14.488    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.259     9.986 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.454    crg_reset_counter[0]
    SLICE_X152Y24        LUT4 (Prop_lut4_I1_O)        0.043    10.497 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.718    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.681    14.727    
                         clock uncertainty           -0.060    14.666    
    SLICE_X152Y24        FDSE (Setup_fdse_C_CE)      -0.178    14.488    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.259     9.986 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.454    crg_reset_counter[0]
    SLICE_X152Y24        LUT4 (Prop_lut4_I1_O)        0.043    10.497 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.718    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.681    14.727    
                         clock uncertainty           -0.060    14.666    
    SLICE_X152Y24        FDSE (Setup_fdse_C_CE)      -0.178    14.488    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.259     9.986 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.454    crg_reset_counter[0]
    SLICE_X152Y24        LUT4 (Prop_lut4_I1_O)        0.043    10.497 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.718    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.681    14.727    
                         clock uncertainty           -0.060    14.666    
    SLICE_X152Y24        FDSE (Setup_fdse_C_CE)      -0.178    14.488    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.161%)  route 0.393ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.204     9.931 r  FDPE_5/Q
                         net (fo=5, routed)           0.393    10.324    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.660    14.706    
                         clock uncertainty           -0.060    14.645    
    SLICE_X152Y24        FDSE (Setup_fdse_C_S)       -0.364    14.281    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.161%)  route 0.393ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.204     9.931 r  FDPE_5/Q
                         net (fo=5, routed)           0.393    10.324    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.660    14.706    
                         clock uncertainty           -0.060    14.645    
    SLICE_X152Y24        FDSE (Setup_fdse_C_S)       -0.364    14.281    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.161%)  route 0.393ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.204     9.931 r  FDPE_5/Q
                         net (fo=5, routed)           0.393    10.324    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.660    14.706    
                         clock uncertainty           -0.060    14.645    
    SLICE_X152Y24        FDSE (Setup_fdse_C_S)       -0.364    14.281    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.161%)  route 0.393ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.854     9.727    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.204     9.931 r  FDPE_5/Q
                         net (fo=5, routed)           0.393    10.324    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.660    14.706    
                         clock uncertainty           -0.060    14.645    
    SLICE_X152Y24        FDSE (Setup_fdse_C_S)       -0.364    14.281    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.100     4.328 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.383    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X153Y24        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.758     4.228    
    SLICE_X153Y24        FDPE (Hold_fdpe_C_D)         0.047     4.275    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.275    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.118     4.346 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.502    crg_reset_counter[0]
    SLICE_X152Y24        LUT2 (Prop_lut2_I0_O)        0.027     4.529 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.529    crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.758     4.228    
    SLICE_X152Y24        FDSE (Hold_fdse_C_D)         0.096     4.324    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.324    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.118     4.346 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.502    crg_reset_counter[0]
    SLICE_X152Y24        LUT4 (Prop_lut4_I1_O)        0.030     4.532 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.532    crg_reset_counter[3]_i_2_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.758     4.228    
    SLICE_X152Y24        FDSE (Hold_fdse_C_D)         0.096     4.324    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.324    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.118     4.346 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.502    crg_reset_counter[0]
    SLICE_X152Y24        LUT1 (Prop_lut1_I0_O)        0.028     4.530 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.530    crg_reset_counter0[0]
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.758     4.228    
    SLICE_X152Y24        FDSE (Hold_fdse_C_D)         0.087     4.315    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDSE (Prop_fdse_C_Q)         0.118     4.346 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.502    crg_reset_counter[0]
    SLICE_X152Y24        LUT3 (Prop_lut3_I1_O)        0.028     4.530 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.530    crg_reset_counter[2]_i_1_n_0
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.758     4.228    
    SLICE_X152Y24        FDSE (Hold_fdse_C_D)         0.087     4.315    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.597%)  route 0.188ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.091     4.319 r  FDPE_5/Q
                         net (fo=5, routed)           0.188     4.508    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.747     4.239    
    SLICE_X152Y24        FDSE (Hold_fdse_C_S)        -0.032     4.207    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.597%)  route 0.188ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.091     4.319 r  FDPE_5/Q
                         net (fo=5, routed)           0.188     4.508    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.747     4.239    
    SLICE_X152Y24        FDSE (Hold_fdse_C_S)        -0.032     4.207    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.597%)  route 0.188ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.091     4.319 r  FDPE_5/Q
                         net (fo=5, routed)           0.188     4.508    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.747     4.239    
    SLICE_X152Y24        FDSE (Hold_fdse_C_S)        -0.032     4.207    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.597%)  route 0.188ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X153Y24        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y24        FDPE (Prop_fdpe_C_Q)         0.091     4.319 r  FDPE_5/Q
                         net (fo=5, routed)           0.188     4.508    idelay_rst
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.747     4.239    
    SLICE_X152Y24        FDSE (Hold_fdse_C_S)        -0.032     4.207    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.669%)  route 0.241ns (65.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X151Y24        FDRE                                         r  crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y24        FDRE (Prop_fdre_C_Q)         0.100     4.328 r  crg_ic_reset_reg/Q
                         net (fo=4, routed)           0.098     4.426    crg_ic_reset
    SLICE_X152Y24        LUT6 (Prop_lut6_I4_O)        0.028     4.454 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.143     4.598    crg_ic_reset_i_1_n_0
    SLICE_X151Y24        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X151Y24        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.758     4.228    
    SLICE_X151Y24        FDRE (Hold_fdre_C_D)         0.040     4.268    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.268    
                         arrival time                           4.598    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X153Y24    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y24    crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y24    crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X153Y24    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X151Y24    crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y24    FDPE_5/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y24    crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y24    crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y24    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y24    crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y24    crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y24    FDPE_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y24    crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    crg_reset_counter_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y24    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y24    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y24    FDPE_5/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y24    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y24    crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y24    crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soclinux_mmcm_fb
  To Clock:  soclinux_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soclinux_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y10  BUFG_3/I
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2   BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_tx
  To Clock:  eth_clocks_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_tx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.592     1.592    eth_rx_clk
    SLICE_X119Y53        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y53        FDPE (Prop_fdpe_C_Q)         0.223     1.815 r  FDPE_8/Q
                         net (fo=1, routed)           0.111     1.926    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X119Y53        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_3/O
                         net (fo=185, routed)         1.456     3.456    eth_rx_clk
    SLICE_X119Y53        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.136     3.592    
                         clock uncertainty           -0.035     3.557    
    SLICE_X119Y53        FDPE (Setup_fdpe_C_D)       -0.010     3.547    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.547    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.599ns (12.785%)  route 4.086ns (87.215%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 9.453 - 8.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.582     1.582    eth_rx_clk
    SLICE_X101Y52        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.204     1.786 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/Q
                         net (fo=7, routed)           0.857     2.643    p_7_in41_in
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.130     2.773 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[28]_i_2/O
                         net (fo=19, routed)          0.498     3.271    soclinux_ethmac_liteethmaccrc32checker_crc_reg[28]_i_2_n_0
    SLICE_X99Y47         LUT6 (Prop_lut6_I3_O)        0.136     3.407 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_24/O
                         net (fo=1, routed)           0.442     3.849    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_24_n_0
    SLICE_X98Y46         LUT5 (Prop_lut5_I4_O)        0.043     3.892 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.534     4.426    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X97Y48         LUT6 (Prop_lut6_I0_O)        0.043     4.469 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.422     4.891    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X100Y49        LUT6 (Prop_lut6_I1_O)        0.043     4.934 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.334     6.267    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X115Y58        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.453     9.453    eth_rx_clk
    SLICE_X115Y58        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.090     9.543    
                         clock uncertainty           -0.035     9.508    
    SLICE_X115Y58        FDRE (Setup_fdre_C_D)       -0.031     9.477    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.599ns (13.010%)  route 4.005ns (86.990%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 9.453 - 8.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.582     1.582    eth_rx_clk
    SLICE_X101Y52        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.204     1.786 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/Q
                         net (fo=7, routed)           0.857     2.643    p_7_in41_in
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.130     2.773 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[28]_i_2/O
                         net (fo=19, routed)          0.498     3.271    soclinux_ethmac_liteethmaccrc32checker_crc_reg[28]_i_2_n_0
    SLICE_X99Y47         LUT6 (Prop_lut6_I3_O)        0.136     3.407 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_24/O
                         net (fo=1, routed)           0.442     3.849    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_24_n_0
    SLICE_X98Y46         LUT5 (Prop_lut5_I4_O)        0.043     3.892 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.534     4.426    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X97Y48         LUT6 (Prop_lut6_I0_O)        0.043     4.469 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.422     4.891    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X100Y49        LUT6 (Prop_lut6_I1_O)        0.043     4.934 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.253     6.186    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X113Y58        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.453     9.453    eth_rx_clk
    SLICE_X113Y58        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.090     9.543    
                         clock uncertainty           -0.035     9.508    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)       -0.031     9.477    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.564ns (13.083%)  route 3.747ns (86.917%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.762     1.762    eth_rx_clk
    SLICE_X111Y49        FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.204     1.966 f  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=3, routed)           0.720     2.686    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X109Y47        LUT4 (Prop_lut4_I0_O)        0.126     2.812 r  storage_12_reg_i_10/O
                         net (fo=4, routed)           1.075     3.887    storage_12_reg_i_10_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.043     3.930 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=17, routed)          0.552     4.482    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X100Y51        LUT5 (Prop_lut5_I1_O)        0.054     4.536 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.539     5.076    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X99Y53         LUT3 (Prop_lut3_I0_O)        0.137     5.213 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.860     6.073    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X97Y48         FDSE (Setup_fdse_C_CE)      -0.201     9.471    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.564ns (13.083%)  route 3.747ns (86.917%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.762     1.762    eth_rx_clk
    SLICE_X111Y49        FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.204     1.966 f  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=3, routed)           0.720     2.686    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X109Y47        LUT4 (Prop_lut4_I0_O)        0.126     2.812 r  storage_12_reg_i_10/O
                         net (fo=4, routed)           1.075     3.887    storage_12_reg_i_10_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.043     3.930 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=17, routed)          0.552     4.482    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X100Y51        LUT5 (Prop_lut5_I1_O)        0.054     4.536 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.539     5.076    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X99Y53         LUT3 (Prop_lut3_I0_O)        0.137     5.213 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.860     6.073    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X97Y48         FDSE (Setup_fdse_C_CE)      -0.201     9.471    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.564ns (13.083%)  route 3.747ns (86.917%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.762     1.762    eth_rx_clk
    SLICE_X111Y49        FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.204     1.966 f  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=3, routed)           0.720     2.686    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X109Y47        LUT4 (Prop_lut4_I0_O)        0.126     2.812 r  storage_12_reg_i_10/O
                         net (fo=4, routed)           1.075     3.887    storage_12_reg_i_10_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.043     3.930 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=17, routed)          0.552     4.482    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X100Y51        LUT5 (Prop_lut5_I1_O)        0.054     4.536 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.539     5.076    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X99Y53         LUT3 (Prop_lut3_I0_O)        0.137     5.213 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.860     6.073    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[17]/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X97Y48         FDSE (Setup_fdse_C_CE)      -0.201     9.471    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.564ns (13.083%)  route 3.747ns (86.917%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.762     1.762    eth_rx_clk
    SLICE_X111Y49        FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.204     1.966 f  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=3, routed)           0.720     2.686    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X109Y47        LUT4 (Prop_lut4_I0_O)        0.126     2.812 r  storage_12_reg_i_10/O
                         net (fo=4, routed)           1.075     3.887    storage_12_reg_i_10_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.043     3.930 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=17, routed)          0.552     4.482    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X100Y51        LUT5 (Prop_lut5_I1_O)        0.054     4.536 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.539     5.076    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X99Y53         LUT3 (Prop_lut3_I0_O)        0.137     5.213 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.860     6.073    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X97Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[25]/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X97Y48         FDSE (Setup_fdse_C_CE)      -0.201     9.471    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.599ns (13.579%)  route 3.812ns (86.421%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 9.455 - 8.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.582     1.582    eth_rx_clk
    SLICE_X101Y52        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.204     1.786 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[5]/Q
                         net (fo=7, routed)           0.857     2.643    p_7_in41_in
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.130     2.773 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[28]_i_2/O
                         net (fo=19, routed)          0.498     3.271    soclinux_ethmac_liteethmaccrc32checker_crc_reg[28]_i_2_n_0
    SLICE_X99Y47         LUT6 (Prop_lut6_I3_O)        0.136     3.407 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_24/O
                         net (fo=1, routed)           0.442     3.849    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_24_n_0
    SLICE_X98Y46         LUT5 (Prop_lut5_I4_O)        0.043     3.892 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.534     4.426    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X97Y48         LUT6 (Prop_lut6_I0_O)        0.043     4.469 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.422     4.891    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X100Y49        LUT6 (Prop_lut6_I1_O)        0.043     4.934 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.060     5.993    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X113Y54        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.455     9.455    eth_rx_clk
    SLICE_X113Y54        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.090     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.019     9.491    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.491    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.564ns (13.427%)  route 3.636ns (86.573%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.762     1.762    eth_rx_clk
    SLICE_X111Y49        FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.204     1.966 f  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=3, routed)           0.720     2.686    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X109Y47        LUT4 (Prop_lut4_I0_O)        0.126     2.812 r  storage_12_reg_i_10/O
                         net (fo=4, routed)           1.075     3.887    storage_12_reg_i_10_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.043     3.930 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=17, routed)          0.552     4.482    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X100Y51        LUT5 (Prop_lut5_I1_O)        0.054     4.536 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.539     5.076    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X99Y53         LUT3 (Prop_lut3_I0_O)        0.137     5.213 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.750     5.962    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X96Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X96Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X96Y48         FDSE (Setup_fdse_C_CE)      -0.201     9.471    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.564ns (13.427%)  route 3.636ns (86.573%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.762     1.762    eth_rx_clk
    SLICE_X111Y49        FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.204     1.966 f  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=3, routed)           0.720     2.686    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X109Y47        LUT4 (Prop_lut4_I0_O)        0.126     2.812 r  storage_12_reg_i_10/O
                         net (fo=4, routed)           1.075     3.887    storage_12_reg_i_10_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.043     3.930 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=17, routed)          0.552     4.482    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X100Y51        LUT5 (Prop_lut5_I1_O)        0.054     4.536 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.539     5.076    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X99Y53         LUT3 (Prop_lut3_I0_O)        0.137     5.213 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.750     5.962    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X96Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X96Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[27]/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X96Y48         FDSE (Setup_fdse_C_CE)      -0.201     9.471    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  3.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.456%)  route 0.141ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y52        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.100     0.757 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/Q
                         net (fo=15, routed)          0.141     0.898    storage_11_reg_0_7_0_5/DIC0
    SLICE_X102Y51        RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_0_5/WCLK
    SLICE_X102Y51        RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y51        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.800    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.785%)  route 0.145ns (59.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X100Y50        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.100     0.757 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/Q
                         net (fo=13, routed)          0.145     0.902    storage_11_reg_0_7_6_9/DIA0
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.802    storage_11_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.632%)  route 0.146ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y52        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.100     0.757 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/Q
                         net (fo=16, routed)          0.146     0.903    storage_11_reg_0_7_0_5/DIA0
    SLICE_X102Y51        RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_0_5/WCLK
    SLICE_X102Y51        RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y51        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.802    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.914%)  route 0.300ns (70.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y52        FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.100     0.757 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[3]/Q
                         net (fo=23, routed)          0.300     1.057    p_11_in47_in
    SLICE_X96Y48         LUT6 (Prop_lut6_I0_O)        0.028     1.085 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.085    soclinux_ethmac_liteethmaccrc32checker_crc_next_reg[4]
    SLICE_X96Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.967     0.967    eth_rx_clk
    SLICE_X96Y48         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/C
                         clock pessimism             -0.048     0.919    
    SLICE_X96Y48         FDSE (Hold_fdse_C_D)         0.061     0.980    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.023%)  route 0.234ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y51        FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.234     0.982    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.876    storage_11_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.023%)  route 0.234ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y51        FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.234     0.982    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA_D1/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.876    storage_11_reg_0_7_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.023%)  route 0.234ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y51        FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.234     0.982    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.876    storage_11_reg_0_7_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.023%)  route 0.234ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y51        FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.234     0.982    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB_D1/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.876    storage_11_reg_0_7_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.023%)  route 0.234ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y51        FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.234     0.982    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.876    storage_11_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (28.023%)  route 0.234ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.657     0.657    eth_rx_clk
    SLICE_X101Y51        FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.234     0.982    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.897     0.897    storage_11_reg_0_7_6_9/WCLK
    SLICE_X102Y52        RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC_D1/CLK
                         clock pessimism             -0.226     0.671    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.876    storage_11_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_3/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y11    storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X119Y53   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X99Y53    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X142Y211  ethphy_eth_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X142Y211  ethphy_eth_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X144Y211  ethphy_eth_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X99Y53    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X100Y54   ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X99Y53    ethphy_liteethphygmiimiirx_gmii_rx_source_valid_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X111Y45   impl_xilinxmultiregimpl8_regs1_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y52   storage_11_reg_0_7_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y52   storage_11_reg_0_7_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y51   storage_11_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y52   storage_11_reg_0_7_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X102Y52   storage_11_reg_0_7_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.592     1.592    eth_tx_clk
    SLICE_X121Y53        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y53        FDPE (Prop_fdpe_C_Q)         0.223     1.815 r  FDPE_6/Q
                         net (fo=1, routed)           0.111     1.926    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X121Y53        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, routed)         1.456     3.456    eth_tx_clk
    SLICE_X121Y53        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.136     3.592    
                         clock uncertainty           -0.064     3.528    
    SLICE_X121Y53        FDPE (Setup_fdpe_C_D)       -0.010     3.518    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.518    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 soclinux_txdatapath_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.638ns (16.198%)  route 3.301ns (83.802%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.814     1.814    eth_tx_clk
    SLICE_X128Y46        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y46        FDRE (Prop_fdre_C_Q)         0.223     2.037 r  soclinux_txdatapath_liteethmacgap_state_reg/Q
                         net (fo=18, routed)          0.385     2.422    soclinux_txdatapath_liteethmacgap_state
    SLICE_X124Y46        LUT4 (Prop_lut4_I3_O)        0.049     2.471 f  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=11, routed)          0.281     2.752    soclinux_ethmac_tx_gap_sink_ready
    SLICE_X125Y45        LUT4 (Prop_lut4_I0_O)        0.136     2.888 f  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=14, routed)          0.691     3.579    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X124Y36        LUT4 (Prop_lut4_I3_O)        0.051     3.630 f  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.354     3.984    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X121Y35        LUT6 (Prop_lut6_I1_O)        0.136     4.120 r  storage_10_reg_i_44/O
                         net (fo=4, routed)           0.251     4.372    storage_10_reg_i_44_n_0
    SLICE_X123Y35        LUT3 (Prop_lut3_I1_O)        0.043     4.415 r  storage_10_reg_i_1/O
                         net (fo=2, routed)           1.338     5.753    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.536     9.536    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.553    
                         clock uncertainty           -0.064     9.488    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     9.072    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 soclinux_txdatapath_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.595ns (15.214%)  route 3.316ns (84.786%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.814     1.814    eth_tx_clk
    SLICE_X128Y46        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y46        FDRE (Prop_fdre_C_Q)         0.223     2.037 f  soclinux_txdatapath_liteethmacgap_state_reg/Q
                         net (fo=18, routed)          0.385     2.422    soclinux_txdatapath_liteethmacgap_state
    SLICE_X124Y46        LUT4 (Prop_lut4_I3_O)        0.049     2.471 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=11, routed)          0.281     2.752    soclinux_ethmac_tx_gap_sink_ready
    SLICE_X125Y45        LUT4 (Prop_lut4_I0_O)        0.136     2.888 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=14, routed)          0.691     3.579    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X124Y36        LUT4 (Prop_lut4_I3_O)        0.051     3.630 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.447     4.077    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X119Y35        LUT6 (Prop_lut6_I1_O)        0.136     4.213 r  storage_10_reg_i_2/O
                         net (fo=2, routed)           1.512     5.725    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[3]
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.536     9.536    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.553    
                         clock uncertainty           -0.064     9.488    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     9.072    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 soclinux_txdatapath_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.595ns (15.274%)  route 3.301ns (84.726%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.814     1.814    eth_tx_clk
    SLICE_X128Y46        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y46        FDRE (Prop_fdre_C_Q)         0.223     2.037 f  soclinux_txdatapath_liteethmacgap_state_reg/Q
                         net (fo=18, routed)          0.385     2.422    soclinux_txdatapath_liteethmacgap_state
    SLICE_X124Y46        LUT4 (Prop_lut4_I3_O)        0.049     2.471 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=11, routed)          0.281     2.752    soclinux_ethmac_tx_gap_sink_ready
    SLICE_X125Y45        LUT4 (Prop_lut4_I0_O)        0.136     2.888 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=14, routed)          0.691     3.579    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X124Y36        LUT4 (Prop_lut4_I3_O)        0.051     3.630 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.488     4.118    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X121Y35        LUT5 (Prop_lut5_I0_O)        0.136     4.254 r  storage_10_reg_i_4/O
                         net (fo=1, routed)           1.455     5.710    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[1]
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.536     9.536    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.553    
                         clock uncertainty           -0.064     9.488    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     9.072    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 soclinux_txdatapath_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.595ns (15.620%)  route 3.214ns (84.380%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.814     1.814    eth_tx_clk
    SLICE_X128Y46        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y46        FDRE (Prop_fdre_C_Q)         0.223     2.037 f  soclinux_txdatapath_liteethmacgap_state_reg/Q
                         net (fo=18, routed)          0.385     2.422    soclinux_txdatapath_liteethmacgap_state
    SLICE_X124Y46        LUT4 (Prop_lut4_I3_O)        0.049     2.471 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=11, routed)          0.281     2.752    soclinux_ethmac_tx_gap_sink_ready
    SLICE_X125Y45        LUT4 (Prop_lut4_I0_O)        0.136     2.888 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=14, routed)          0.691     3.579    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X124Y36        LUT4 (Prop_lut4_I3_O)        0.051     3.630 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.356     3.986    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X121Y35        LUT6 (Prop_lut6_I4_O)        0.136     4.122 r  storage_10_reg_i_3/O
                         net (fo=2, routed)           1.501     5.623    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[2]
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.536     9.536    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.553    
                         clock uncertainty           -0.064     9.488    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     9.072    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 soclinux_txdatapath_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.595ns (15.633%)  route 3.211ns (84.367%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.814     1.814    eth_tx_clk
    SLICE_X128Y46        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y46        FDRE (Prop_fdre_C_Q)         0.223     2.037 f  soclinux_txdatapath_liteethmacgap_state_reg/Q
                         net (fo=18, routed)          0.385     2.422    soclinux_txdatapath_liteethmacgap_state
    SLICE_X124Y46        LUT4 (Prop_lut4_I3_O)        0.049     2.471 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=11, routed)          0.281     2.752    soclinux_ethmac_tx_gap_sink_ready
    SLICE_X125Y45        LUT4 (Prop_lut4_I0_O)        0.136     2.888 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=14, routed)          0.691     3.579    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X124Y36        LUT4 (Prop_lut4_I3_O)        0.051     3.630 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.451     4.081    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X118Y35        LUT4 (Prop_lut4_I1_O)        0.136     4.217 r  storage_10_reg_i_5/O
                         net (fo=2, routed)           1.403     5.620    storage_10_reg_i_5_n_0
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.536     9.536    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.553    
                         clock uncertainty           -0.064     9.488    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     9.072    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.886ns (45.768%)  route 2.235ns (54.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 9.671 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.672     1.672    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      1.800     3.472 r  storage_10_reg/DOBDO[0]
                         net (fo=1, routed)           0.575     4.046    soclinux_ethmac_tx_converter_sink_payload_last_be[0]
    SLICE_X145Y60        LUT6 (Prop_lut6_I2_O)        0.043     4.089 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           1.172     5.261    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X125Y38        LUT6 (Prop_lut6_I3_O)        0.043     5.304 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.488     5.792    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.671     9.671    eth_tx_clk
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[0]/C
                         clock pessimism              0.017     9.688    
                         clock uncertainty           -0.064     9.624    
    SLICE_X128Y37        FDRE (Setup_fdre_C_R)       -0.304     9.320    soclinux_ethmac_tx_padding_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.886ns (45.768%)  route 2.235ns (54.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 9.671 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.672     1.672    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      1.800     3.472 r  storage_10_reg/DOBDO[0]
                         net (fo=1, routed)           0.575     4.046    soclinux_ethmac_tx_converter_sink_payload_last_be[0]
    SLICE_X145Y60        LUT6 (Prop_lut6_I2_O)        0.043     4.089 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           1.172     5.261    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X125Y38        LUT6 (Prop_lut6_I3_O)        0.043     5.304 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.488     5.792    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.671     9.671    eth_tx_clk
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[1]/C
                         clock pessimism              0.017     9.688    
                         clock uncertainty           -0.064     9.624    
    SLICE_X128Y37        FDRE (Setup_fdre_C_R)       -0.304     9.320    soclinux_ethmac_tx_padding_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.886ns (45.768%)  route 2.235ns (54.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 9.671 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.672     1.672    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      1.800     3.472 r  storage_10_reg/DOBDO[0]
                         net (fo=1, routed)           0.575     4.046    soclinux_ethmac_tx_converter_sink_payload_last_be[0]
    SLICE_X145Y60        LUT6 (Prop_lut6_I2_O)        0.043     4.089 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           1.172     5.261    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X125Y38        LUT6 (Prop_lut6_I3_O)        0.043     5.304 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.488     5.792    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.671     9.671    eth_tx_clk
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[2]/C
                         clock pessimism              0.017     9.688    
                         clock uncertainty           -0.064     9.624    
    SLICE_X128Y37        FDRE (Setup_fdre_C_R)       -0.304     9.320    soclinux_ethmac_tx_padding_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.886ns (45.768%)  route 2.235ns (54.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 9.671 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.672     1.672    eth_tx_clk
    RAMB36_X6Y12         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      1.800     3.472 r  storage_10_reg/DOBDO[0]
                         net (fo=1, routed)           0.575     4.046    soclinux_ethmac_tx_converter_sink_payload_last_be[0]
    SLICE_X145Y60        LUT6 (Prop_lut6_I2_O)        0.043     4.089 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           1.172     5.261    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X125Y38        LUT6 (Prop_lut6_I3_O)        0.043     5.304 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.488     5.792    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.671     9.671    eth_tx_clk
    SLICE_X128Y37        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[3]/C
                         clock pessimism              0.017     9.688    
                         clock uncertainty           -0.064     9.624    
    SLICE_X128Y37        FDRE (Setup_fdre_C_R)       -0.304     9.320    soclinux_ethmac_tx_padding_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  3.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.663     0.663    eth_tx_clk
    SLICE_X121Y53        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y53        FDPE (Prop_fdpe_C_Q)         0.100     0.763 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     0.818    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X121Y53        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.903     0.903    eth_tx_clk
    SLICE_X121Y53        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.240     0.663    
    SLICE_X121Y53        FDPE (Hold_fdpe_C_D)         0.047     0.710    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.661%)  route 0.064ns (33.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.742     0.742    eth_tx_clk
    SLICE_X125Y41        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y41        FDSE (Prop_fdse_C_Q)         0.100     0.842 r  soclinux_ethmac_tx_crc_reg_reg[4]/Q
                         net (fo=2, routed)           0.064     0.906    soclinux_ethmac_tx_crc_reg_reg_n_0_[4]
    SLICE_X124Y41        LUT5 (Prop_lut5_I1_O)        0.028     0.934 r  soclinux_ethmac_tx_crc_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.934    soclinux_ethmac_tx_crc_next_reg[12]
    SLICE_X124Y41        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.003     1.003    eth_tx_clk
    SLICE_X124Y41        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[12]/C
                         clock pessimism             -0.250     0.753    
    SLICE_X124Y41        FDSE (Hold_fdse_C_D)         0.060     0.813    soclinux_ethmac_tx_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.494%)  route 0.074ns (36.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.743     0.743    eth_tx_clk
    SLICE_X125Y43        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y43        FDSE (Prop_fdse_C_Q)         0.100     0.843 r  soclinux_ethmac_tx_crc_reg_reg[27]/Q
                         net (fo=11, routed)          0.074     0.917    p_10_in
    SLICE_X124Y43        LUT5 (Prop_lut5_I3_O)        0.028     0.945 r  soclinux_ethmac_tx_crc_crc_packet[12]_i_1/O
                         net (fo=1, routed)           0.000     0.945    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[12]
    SLICE_X124Y43        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.004     1.004    eth_tx_clk
    SLICE_X124Y43        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[12]/C
                         clock pessimism             -0.250     0.754    
    SLICE_X124Y43        FDRE (Hold_fdre_C_D)         0.060     0.814    soclinux_ethmac_tx_crc_crc_packet_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.133ns (60.372%)  route 0.087ns (39.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.692     0.692    eth_tx_clk
    SLICE_X125Y51        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDRE (Prop_fdre_C_Q)         0.100     0.792 r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg/Q
                         net (fo=1, routed)           0.087     0.879    ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en
    SLICE_X124Y51        LUT3 (Prop_lut3_I2_O)        0.033     0.912 r  eth_tx_en_i_1/O
                         net (fo=1, routed)           0.000     0.912    eth_tx_en_i_1_n_0
    SLICE_X124Y51        FDRE                                         r  eth_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.933     0.933    eth_tx_clk
    SLICE_X124Y51        FDRE                                         r  eth_tx_en_reg/C
                         clock pessimism             -0.230     0.703    
    SLICE_X124Y51        FDRE (Hold_fdre_C_D)         0.075     0.778    eth_tx_en_reg
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.612%)  route 0.216ns (68.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.743     0.743    eth_tx_clk
    SLICE_X123Y48        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y48        FDRE (Prop_fdre_C_Q)         0.100     0.843 r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[5]/Q
                         net (fo=1, routed)           0.216     1.059    ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data[5]
    SLICE_X123Y54        FDRE                                         r  eth_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.930     0.930    eth_tx_clk
    SLICE_X123Y54        FDRE                                         r  eth_tx_data_reg[5]/C
                         clock pessimism             -0.048     0.882    
    SLICE_X123Y54        FDRE (Hold_fdre_C_D)         0.040     0.922    eth_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.047%)  route 0.105ns (44.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.742     0.742    eth_tx_clk
    SLICE_X124Y41        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y41        FDSE (Prop_fdse_C_Q)         0.100     0.842 r  soclinux_ethmac_tx_crc_reg_reg[12]/Q
                         net (fo=2, routed)           0.105     0.947    soclinux_ethmac_tx_crc_reg_reg_n_0_[12]
    SLICE_X129Y41        LUT3 (Prop_lut3_I0_O)        0.028     0.975 r  soclinux_ethmac_tx_crc_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.975    soclinux_ethmac_tx_crc_next_reg[20]
    SLICE_X129Y41        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.004     1.004    eth_tx_clk
    SLICE_X129Y41        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[20]/C
                         clock pessimism             -0.228     0.776    
    SLICE_X129Y41        FDSE (Hold_fdse_C_D)         0.061     0.837    soclinux_ethmac_tx_crc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.036%)  route 0.109ns (45.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.742     0.742    eth_tx_clk
    SLICE_X127Y42        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDSE (Prop_fdse_C_Q)         0.100     0.842 r  soclinux_ethmac_tx_crc_reg_reg[7]/Q
                         net (fo=2, routed)           0.109     0.951    soclinux_ethmac_tx_crc_reg_reg_n_0_[7]
    SLICE_X128Y42        LUT4 (Prop_lut4_I3_O)        0.028     0.979 r  soclinux_ethmac_tx_crc_crc_packet[16]_i_1/O
                         net (fo=1, routed)           0.000     0.979    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[16]
    SLICE_X128Y42        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.004     1.004    eth_tx_clk
    SLICE_X128Y42        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[16]/C
                         clock pessimism             -0.228     0.776    
    SLICE_X128Y42        FDRE (Hold_fdre_C_D)         0.060     0.836    soclinux_ethmac_tx_crc_crc_packet_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.781%)  route 0.195ns (68.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.743     0.743    eth_tx_clk
    SLICE_X123Y48        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y48        FDRE (Prop_fdre_C_Q)         0.091     0.834 r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/Q
                         net (fo=1, routed)           0.195     1.029    ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data[7]
    SLICE_X124Y52        FDRE                                         r  eth_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.933     0.933    eth_tx_clk
    SLICE_X124Y52        FDRE                                         r  eth_tx_data_reg[7]/C
                         clock pessimism             -0.048     0.885    
    SLICE_X124Y52        FDRE (Hold_fdre_C_D)         0.000     0.885    eth_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.566%)  route 0.116ns (47.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.742     0.742    eth_tx_clk
    SLICE_X127Y42        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDSE (Prop_fdse_C_Q)         0.100     0.842 r  soclinux_ethmac_tx_crc_reg_reg[15]/Q
                         net (fo=2, routed)           0.116     0.958    soclinux_ethmac_tx_crc_reg_reg_n_0_[15]
    SLICE_X128Y42        LUT4 (Prop_lut4_I2_O)        0.028     0.986 r  soclinux_ethmac_tx_crc_crc_packet[8]_i_1/O
                         net (fo=1, routed)           0.000     0.986    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[8]
    SLICE_X128Y42        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.004     1.004    eth_tx_clk
    SLICE_X128Y42        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[8]/C
                         clock pessimism             -0.228     0.776    
    SLICE_X128Y42        FDRE (Hold_fdre_C_D)         0.061     0.837    soclinux_ethmac_tx_crc_crc_packet_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.932%)  route 0.097ns (43.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.745     0.745    eth_tx_clk
    SLICE_X129Y43        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y43        FDSE (Prop_fdse_C_Q)         0.100     0.845 r  soclinux_ethmac_tx_crc_reg_reg[2]/Q
                         net (fo=2, routed)           0.097     0.942    soclinux_ethmac_tx_crc_reg_reg_n_0_[2]
    SLICE_X128Y43        LUT4 (Prop_lut4_I3_O)        0.028     0.970 r  soclinux_ethmac_tx_crc_crc_packet[21]_i_1/O
                         net (fo=1, routed)           0.000     0.970    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[21]
    SLICE_X128Y43        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.005     1.005    eth_tx_clk
    SLICE_X128Y43        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[21]/C
                         clock pessimism             -0.249     0.756    
    SLICE_X128Y43        FDRE (Hold_fdre_C_D)         0.060     0.816    soclinux_ethmac_tx_crc_crc_packet_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y12   storage_10_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181  ODDR/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X121Y53  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X124Y47  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X124Y51  eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X125Y47  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X125Y47  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X123Y50  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X123Y48  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X119Y34  impl_xilinxmultiregimpl3_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X124Y51  eth_tx_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X123Y50  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X123Y36  impl_xilinxmultiregimpl3_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X124Y35  impl_xilinxmultiregimpl3_regs1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X124Y35  impl_xilinxmultiregimpl3_regs1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X123Y35  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X123Y35  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y43  soclinux_ethmac_tx_crc_crc_packet_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y43  soclinux_ethmac_tx_crc_crc_packet_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y42  soclinux_ethmac_tx_crc_crc_packet_reg[29]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X121Y53  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X121Y53  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X124Y51  eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X123Y47  eth_tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X123Y53  eth_tx_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X123Y54  eth_tx_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X124Y52  eth_tx_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X124Y52  eth_tx_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X124Y51  eth_tx_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X123Y50  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.204ns (5.254%)  route 3.679ns (94.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.679    13.610    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X74Y81         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.419    16.746    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/out
    SLICE_X74Y81         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X74Y81         FDCE (Recov_fdce_C_CLR)     -0.270    16.974    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.204ns (5.308%)  route 3.639ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.639    13.570    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X72Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X72Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.204ns (5.308%)  route 3.639ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.639    13.570    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X72Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X72Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.204ns (5.308%)  route 3.639ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.639    13.570    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X72Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/sync_r2w/out
    SLICE_X72Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wbin_reg[3]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.204ns (5.308%)  route 3.639ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.639    13.570    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/sys_rst
    SLICE_X72Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wbin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/out
    SLICE_X72Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wbin_reg[3]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wbin_reg[3]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wfull_reg/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.204ns (5.308%)  route 3.639ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.639    13.570    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/sys_rst
    SLICE_X72Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wfull_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/out
    SLICE_X72Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wfull_reg/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wfull_reg
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wptr_reg[0]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.204ns (5.308%)  route 3.639ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.639    13.570    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/sys_rst
    SLICE_X72Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/out
    SLICE_X72Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wptr_reg[0]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.204ns (5.311%)  route 3.637ns (94.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.637    13.568    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X73Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/out
    SLICE_X73Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X73Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.204ns (5.311%)  route 3.637ns (94.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.637    13.568    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X73Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/out
    SLICE_X73Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X73Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.204ns (5.311%)  route 3.637ns (94.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.727ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22367, routed)       1.854     9.727    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.204     9.931 f  FDPE_1/Q
                         net (fo=32507, routed)       3.637    13.568    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X73Y82         FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22367, routed)       1.421    16.748    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X73Y82         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X73Y82         FDCE (Recov_fdce_C_CLR)     -0.295    16.951    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.166%)  route 0.381ns (74.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.649     4.110    sys_clk
    SLICE_X99Y67         FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_fdre_C_Q)         0.100     4.210 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.193     4.404    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_2
    SLICE_X98Y66         LUT4 (Prop_lut4_I2_O)        0.028     4.432 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.187     4.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0
    SLICE_X89Y66         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.883     4.846    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_0
    SLICE_X89Y66         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/C
                         clock pessimism             -0.709     4.136    
    SLICE_X89Y66         FDPE (Remov_fdpe_C_PRE)     -0.072     4.064    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -4.064    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.166%)  route 0.381ns (74.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.649     4.110    sys_clk
    SLICE_X99Y67         FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_fdre_C_Q)         0.100     4.210 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.193     4.404    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_2
    SLICE_X98Y66         LUT4 (Prop_lut4_I2_O)        0.028     4.432 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.187     4.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0
    SLICE_X89Y66         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.883     4.846    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_0
    SLICE_X89Y66         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/C
                         clock pessimism             -0.709     4.136    
    SLICE_X89Y66         FDPE (Remov_fdpe_C_PRE)     -0.072     4.064    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -4.064    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/complete_sync_inst/dest_ptr_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.091ns (6.005%)  route 1.424ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.424     5.744    SNN_3x2/complete_sync_inst/sys_rst
    SLICE_X106Y76        FDCE                                         f  SNN_3x2/complete_sync_inst/dest_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/complete_sync_inst/out
    SLICE_X106Y76        FDCE                                         r  SNN_3x2/complete_sync_inst/dest_ptr_reg[0]/C
                         clock pessimism             -0.549     4.298    
    SLICE_X106Y76        FDCE (Remov_fdce_C_CLR)     -0.088     4.210    SNN_3x2/complete_sync_inst/dest_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.744    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/complete_sync_inst/ptr_x_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.091ns (6.005%)  route 1.424ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.424     5.744    SNN_3x2/complete_sync_inst/sys_rst
    SLICE_X106Y76        FDCE                                         f  SNN_3x2/complete_sync_inst/ptr_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/complete_sync_inst/out
    SLICE_X106Y76        FDCE                                         r  SNN_3x2/complete_sync_inst/ptr_x_reg[0]/C
                         clock pessimism             -0.549     4.298    
    SLICE_X106Y76        FDCE (Remov_fdce_C_CLR)     -0.088     4.210    SNN_3x2/complete_sync_inst/ptr_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.744    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.091ns (6.005%)  route 1.424ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.424     5.744    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X106Y76        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X106Y76        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism             -0.549     4.298    
    SLICE_X106Y76        FDCE (Remov_fdce_C_CLR)     -0.088     4.210    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.744    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/msb_param_inst/dest_ptr_reg[6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.091ns (5.716%)  route 1.501ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.501     5.821    SNN_3x2/msb_param_inst/sys_rst
    SLICE_X77Y60         FDCE                                         f  SNN_3x2/msb_param_inst/dest_ptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.881     4.844    SNN_3x2/msb_param_inst/out
    SLICE_X77Y60         FDCE                                         r  SNN_3x2/msb_param_inst/dest_ptr_reg[6]/C
                         clock pessimism             -0.549     4.294    
    SLICE_X77Y60         FDCE (Remov_fdce_C_CLR)     -0.107     4.187    SNN_3x2/msb_param_inst/dest_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.187    
                         arrival time                           5.821    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/msb_param_inst/ptr_x_reg[6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.091ns (5.716%)  route 1.501ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.501     5.821    SNN_3x2/msb_param_inst/sys_rst
    SLICE_X77Y60         FDCE                                         f  SNN_3x2/msb_param_inst/ptr_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.881     4.844    SNN_3x2/msb_param_inst/out
    SLICE_X77Y60         FDCE                                         r  SNN_3x2/msb_param_inst/ptr_x_reg[6]/C
                         clock pessimism             -0.549     4.294    
    SLICE_X77Y60         FDCE (Remov_fdce_C_CLR)     -0.107     4.187    SNN_3x2/msb_param_inst/ptr_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.187    
                         arrival time                           5.821    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.091ns (5.523%)  route 1.557ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.557     5.876    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X102Y79        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X102Y79        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism             -0.549     4.298    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.088     4.210    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.091ns (5.523%)  route 1.557ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.557     5.876    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X102Y79        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X102Y79        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]/C
                         clock pessimism             -0.549     4.298    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.088     4.210    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.091ns (5.523%)  route 1.557ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22367, routed)       0.767     4.228    sys_clk
    SLICE_X153Y25        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y25        FDPE (Prop_fdpe_C_Q)         0.091     4.319 f  FDPE_1/Q
                         net (fo=32507, routed)       1.557     5.876    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X102Y79        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22367, routed)       0.885     4.848    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X102Y79        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[6]/C
                         clock pessimism             -0.549     4.298    
    SLICE_X102Y79        FDCE (Remov_fdce_C_CLR)     -0.088     4.210    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  1.666    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
clk200_p   | cpu_reset      | FDCE           | -        |    -0.151 (r) | FAST    |     2.318 (r) | SLOW    |             |
clk200_p   | eth_mdio       | FDRE           | -        |    -0.188 (r) | FAST    |     4.437 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | crg_clkout0 |
clk200_p   | serial_rx      | FDRE           | -        |    -0.197 (r) | FAST    |     4.452 (r) | SLOW    | crg_clkout0 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
eth_rx_clk | eth_rx_data[0] | FDRE           | -        |     3.205 (r) | SLOW    |    -1.657 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[1] | FDRE           | -        |     3.381 (r) | SLOW    |    -1.696 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[2] | FDRE           | -        |     3.223 (r) | SLOW    |    -1.634 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[3] | FDRE           | -        |     3.367 (r) | SLOW    |    -1.723 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[4] | FDRE           | -        |     3.926 (r) | SLOW    |    -2.033 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[5] | FDRE           | -        |     3.620 (r) | SLOW    |    -1.846 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[6] | FDRE           | -        |     3.983 (r) | SLOW    |    -2.068 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[7] | FDRE           | -        |     3.665 (r) | SLOW    |    -1.864 (r) | FAST    |             |
eth_rx_clk | eth_rx_dv      | FDRE           | -        |     3.484 (r) | SLOW    |    -1.791 (r) | FAST    |             |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
Reference  | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock      | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
clk200_p   | ddram_dq[0]    | FDRE           | -        |     14.615 (r) | SLOW    |      6.510 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[1]    | FDRE           | -        |     14.841 (r) | SLOW    |      6.627 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[2]    | FDRE           | -        |     14.811 (r) | SLOW    |      6.615 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[3]    | FDRE           | -        |     14.717 (r) | SLOW    |      6.571 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[4]    | FDRE           | -        |     14.941 (r) | SLOW    |      6.672 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[5]    | FDRE           | -        |     14.523 (r) | SLOW    |      6.466 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[6]    | FDRE           | -        |     14.363 (r) | SLOW    |      6.368 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[7]    | FDRE           | -        |     14.943 (r) | SLOW    |      6.676 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[8]    | FDRE           | -        |     14.319 (r) | SLOW    |      6.318 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[9]    | FDRE           | -        |     13.926 (r) | SLOW    |      6.113 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[10]   | FDRE           | -        |     14.242 (r) | SLOW    |      6.274 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[11]   | FDRE           | -        |     14.008 (r) | SLOW    |      6.157 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[12]   | FDRE           | -        |     14.233 (r) | SLOW    |      6.261 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[13]   | FDRE           | -        |     14.135 (r) | SLOW    |      6.217 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[14]   | FDRE           | -        |     13.840 (r) | SLOW    |      6.056 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[15]   | FDRE           | -        |     13.926 (r) | SLOW    |      6.100 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[16]   | FDRE           | -        |     13.422 (r) | SLOW    |      5.821 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[17]   | FDRE           | -        |     13.252 (r) | SLOW    |      5.721 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[18]   | FDRE           | -        |     13.618 (r) | SLOW    |      5.939 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[19]   | FDRE           | -        |     13.603 (r) | SLOW    |      5.928 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[20]   | FDRE           | -        |     13.352 (r) | SLOW    |      5.777 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[21]   | FDRE           | -        |     13.328 (r) | SLOW    |      5.765 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[22]   | FDRE           | -        |     13.536 (r) | SLOW    |      5.886 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[23]   | FDRE           | -        |     13.614 (r) | SLOW    |      5.930 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[24]   | FDRE           | -        |     12.731 (r) | SLOW    |      5.442 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[25]   | FDRE           | -        |     13.038 (r) | SLOW    |      5.616 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[26]   | FDRE           | -        |     12.810 (r) | SLOW    |      5.499 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[27]   | FDRE           | -        |     12.999 (r) | SLOW    |      5.603 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[28]   | FDRE           | -        |     13.119 (r) | SLOW    |      5.660 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[29]   | FDRE           | -        |     12.920 (r) | SLOW    |      5.559 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[30]   | FDRE           | -        |     12.737 (r) | SLOW    |      5.455 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[31]   | FDRE           | -        |     12.639 (r) | SLOW    |      5.398 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[32]   | FDRE           | -        |     12.625 (r) | SLOW    |      5.374 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[33]   | FDRE           | -        |     12.730 (r) | SLOW    |      5.431 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[34]   | FDRE           | -        |     12.980 (r) | SLOW    |      5.575 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[35]   | FDRE           | -        |     12.992 (r) | SLOW    |      5.584 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[36]   | FDRE           | -        |     13.264 (r) | SLOW    |      5.722 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[37]   | FDRE           | -        |     12.810 (r) | SLOW    |      5.458 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[38]   | FDRE           | -        |     12.812 (r) | SLOW    |      5.474 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[39]   | FDRE           | -        |     12.816 (r) | SLOW    |      5.479 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[40]   | FDRE           | -        |     13.679 (r) | SLOW    |      5.933 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[41]   | FDRE           | -        |     13.866 (r) | SLOW    |      6.033 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[42]   | FDRE           | -        |     13.502 (r) | SLOW    |      5.828 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[43]   | FDRE           | -        |     13.520 (r) | SLOW    |      5.837 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[44]   | FDRE           | -        |     13.873 (r) | SLOW    |      6.038 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[45]   | FDRE           | -        |     13.785 (r) | SLOW    |      5.990 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[46]   | FDRE           | -        |     13.337 (r) | SLOW    |      5.732 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[47]   | FDRE           | -        |     13.439 (r) | SLOW    |      5.784 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[48]   | FDRE           | -        |     14.377 (r) | SLOW    |      6.306 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[49]   | FDRE           | -        |     14.471 (r) | SLOW    |      6.363 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[50]   | FDRE           | -        |     14.329 (r) | SLOW    |      6.296 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[51]   | FDRE           | -        |     14.158 (r) | SLOW    |      6.201 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[52]   | FDRE           | -        |     14.551 (r) | SLOW    |      6.411 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[53]   | FDRE           | -        |     14.043 (r) | SLOW    |      6.144 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[54]   | FDRE           | -        |     14.552 (r) | SLOW    |      6.406 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[55]   | FDRE           | -        |     14.228 (r) | SLOW    |      6.244 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[56]   | FDRE           | -        |     15.122 (r) | SLOW    |      6.707 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[57]   | FDRE           | -        |     15.205 (r) | SLOW    |      6.764 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[58]   | FDRE           | -        |     14.899 (r) | SLOW    |      6.603 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[59]   | FDRE           | -        |     14.908 (r) | SLOW    |      6.612 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[60]   | FDRE           | -        |     14.717 (r) | SLOW    |      6.507 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[61]   | FDRE           | -        |     14.811 (r) | SLOW    |      6.559 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[62]   | FDRE           | -        |     15.310 (r) | SLOW    |      6.807 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[63]   | FDRE           | -        |     15.296 (r) | SLOW    |      6.808 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[0] | FDRE           | -        |     13.666 (r) | SLOW    |      5.976 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[1] | FDRE           | -        |     13.444 (r) | SLOW    |      5.830 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[2] | FDRE           | -        |     13.137 (r) | SLOW    |      5.662 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[3] | FDRE           | -        |     12.850 (r) | SLOW    |      5.510 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[4] | FDRE           | -        |     13.632 (r) | SLOW    |      5.928 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[5] | FDRE           | -        |     13.940 (r) | SLOW    |      6.078 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[6] | FDRE           | -        |     14.398 (r) | SLOW    |      6.334 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[7] | FDRE           | -        |     14.678 (r) | SLOW    |      6.480 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[0] | FDRE           | -        |     13.669 (r) | SLOW    |      5.976 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[1] | FDRE           | -        |     13.448 (r) | SLOW    |      5.830 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[2] | FDRE           | -        |     13.134 (r) | SLOW    |      5.662 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[3] | FDRE           | -        |     12.845 (r) | SLOW    |      5.510 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[4] | FDRE           | -        |     13.631 (r) | SLOW    |      5.928 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[5] | FDRE           | -        |     13.939 (r) | SLOW    |      6.078 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[6] | FDRE           | -        |     14.394 (r) | SLOW    |      6.334 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[7] | FDRE           | -        |     14.673 (r) | SLOW    |      6.480 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdc        | FDRE           | -        |     15.984 (r) | SLOW    |      7.013 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdio       | FDRE           | -        |     17.924 (r) | SLOW    |      7.385 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_rst_n      | FDRE           | -        |     19.344 (r) | SLOW    |      8.525 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | serial_tx      | FDSE           | -        |     17.194 (r) | SLOW    |      7.740 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led0      | FDRE           | -        |     15.616 (r) | SLOW    |      7.027 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led1      | FDRE           | -        |     15.924 (r) | SLOW    |      6.827 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led2      | FDRE           | -        |     15.772 (r) | SLOW    |      6.796 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led3      | FDRE           | -        |     15.983 (r) | SLOW    |      6.925 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led4      | FDRE           | -        |     16.797 (r) | SLOW    |      7.160 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led5      | FDRE           | -        |     18.757 (r) | SLOW    |      8.417 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led6      | FDRE           | -        |     18.344 (r) | SLOW    |      8.220 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led7      | FDRE           | -        |     18.957 (r) | SLOW    |      8.455 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | crg_clkout1 |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (r) | SLOW    |      2.061 (r) | FAST    |             |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (f) | SLOW    |      2.061 (f) | FAST    |             |
eth_tx_clk | eth_tx_data[0] | FDRE           | -        |     10.257 (r) | SLOW    |      4.892 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[1] | FDRE           | -        |      9.569 (r) | SLOW    |      4.355 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[2] | FDRE           | -        |      9.896 (r) | SLOW    |      4.614 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[3] | FDRE           | -        |     10.642 (r) | SLOW    |      5.057 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[4] | FDRE           | -        |      9.183 (r) | SLOW    |      4.196 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[5] | FDRE           | -        |      9.293 (r) | SLOW    |      4.292 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[6] | FDRE           | -        |     10.569 (r) | SLOW    |      5.102 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[7] | FDRE           | -        |     10.568 (r) | SLOW    |      5.056 (r) | FAST    |             |
eth_tx_clk | eth_tx_en      | FDRE           | -        |     10.453 (r) | SLOW    |      5.035 (r) | FAST    |             |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p   | clk200_p    |        13.049 | SLOW    |         9.136 | SLOW    |         5.443 | SLOW    |         7.285 | SLOW    |
eth_rx_clk | clk200_p    |        -2.602 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk200_p    |        -2.656 | FAST    |               |         |               |         |               |         |
clk200_p   | eth_rx_clk  |        14.922 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         4.791 | SLOW    |               |         |               |         |               |         |
clk200_p   | eth_tx_clk  |        17.112 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         4.680 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.349 ns
Ideal Clock Offset to Actual Clock: -2.808 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.205 (r) | SLOW    |  -1.657 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.381 (r) | SLOW    |  -1.696 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.223 (r) | SLOW    |  -1.634 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.367 (r) | SLOW    |  -1.723 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[4]     |   3.926 (r) | SLOW    |  -2.033 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[5]     |   3.620 (r) | SLOW    |  -1.846 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[6]     |   3.983 (r) | SLOW    |  -2.068 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[7]     |   3.665 (r) | SLOW    |  -1.864 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.983 (r) | SLOW    |  -1.634 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.685 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.615 (r) | SLOW    |   4.675 (r) | FAST    |    1.990 |
ddram_dq[1]        |   14.841 (r) | SLOW    |   4.677 (r) | FAST    |    2.217 |
ddram_dq[2]        |   14.811 (r) | SLOW    |   4.676 (r) | FAST    |    2.187 |
ddram_dq[3]        |   14.717 (r) | SLOW    |   4.676 (r) | FAST    |    2.092 |
ddram_dq[4]        |   14.941 (r) | SLOW    |   4.677 (r) | FAST    |    2.316 |
ddram_dq[5]        |   14.523 (r) | SLOW    |   4.675 (r) | FAST    |    1.898 |
ddram_dq[6]        |   14.363 (r) | SLOW    |   4.675 (r) | FAST    |    1.738 |
ddram_dq[7]        |   14.943 (r) | SLOW    |   4.677 (r) | FAST    |    2.318 |
ddram_dq[8]        |   14.319 (r) | SLOW    |   4.673 (r) | FAST    |    1.694 |
ddram_dq[9]        |   13.926 (r) | SLOW    |   4.668 (r) | FAST    |    1.301 |
ddram_dq[10]       |   14.242 (r) | SLOW    |   4.673 (r) | FAST    |    1.617 |
ddram_dq[11]       |   14.008 (r) | SLOW    |   4.668 (r) | FAST    |    1.384 |
ddram_dq[12]       |   14.233 (r) | SLOW    |   4.671 (r) | FAST    |    1.608 |
ddram_dq[13]       |   14.135 (r) | SLOW    |   4.671 (r) | FAST    |    1.510 |
ddram_dq[14]       |   13.840 (r) | SLOW    |   4.667 (r) | FAST    |    1.216 |
ddram_dq[15]       |   13.926 (r) | SLOW    |   4.667 (r) | FAST    |    1.302 |
ddram_dq[16]       |   13.422 (r) | SLOW    |   4.673 (r) | FAST    |    0.798 |
ddram_dq[17]       |   13.252 (r) | SLOW    |   4.673 (r) | FAST    |    0.627 |
ddram_dq[18]       |   13.618 (r) | SLOW    |   4.668 (r) | FAST    |    0.993 |
ddram_dq[19]       |   13.603 (r) | SLOW    |   4.668 (r) | FAST    |    0.978 |
ddram_dq[20]       |   13.352 (r) | SLOW    |   4.673 (r) | FAST    |    0.727 |
ddram_dq[21]       |   13.328 (r) | SLOW    |   4.673 (r) | FAST    |    0.703 |
ddram_dq[22]       |   13.536 (r) | SLOW    |   4.669 (r) | FAST    |    0.911 |
ddram_dq[23]       |   13.614 (r) | SLOW    |   4.669 (r) | FAST    |    0.989 |
ddram_dq[24]       |   12.731 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[25]       |   13.038 (r) | SLOW    |   4.675 (r) | FAST    |    0.413 |
ddram_dq[26]       |   12.810 (r) | SLOW    |   4.677 (r) | FAST    |    0.185 |
ddram_dq[27]       |   12.999 (r) | SLOW    |   4.676 (r) | FAST    |    0.375 |
ddram_dq[28]       |   13.119 (r) | SLOW    |   4.675 (r) | FAST    |    0.494 |
ddram_dq[29]       |   12.920 (r) | SLOW    |   4.676 (r) | FAST    |    0.295 |
ddram_dq[30]       |   12.737 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[31]       |   12.639 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[32]       |   12.625 (r) | SLOW    |   4.573 (r) | FAST    |    0.010 |
ddram_dq[33]       |   12.730 (r) | SLOW    |   4.572 (r) | FAST    |    0.105 |
ddram_dq[34]       |   12.980 (r) | SLOW    |   4.571 (r) | FAST    |    0.355 |
ddram_dq[35]       |   12.992 (r) | SLOW    |   4.571 (r) | FAST    |    0.368 |
ddram_dq[36]       |   13.264 (r) | SLOW    |   4.571 (r) | FAST    |    0.640 |
ddram_dq[37]       |   12.810 (r) | SLOW    |   4.573 (r) | FAST    |    0.185 |
ddram_dq[38]       |   12.812 (r) | SLOW    |   4.573 (r) | FAST    |    0.188 |
ddram_dq[39]       |   12.816 (r) | SLOW    |   4.572 (r) | FAST    |    0.191 |
ddram_dq[40]       |   13.679 (r) | SLOW    |   4.564 (r) | FAST    |    1.054 |
ddram_dq[41]       |   13.866 (r) | SLOW    |   4.564 (r) | FAST    |    1.242 |
ddram_dq[42]       |   13.502 (r) | SLOW    |   4.567 (r) | FAST    |    0.877 |
ddram_dq[43]       |   13.520 (r) | SLOW    |   4.567 (r) | FAST    |    0.895 |
ddram_dq[44]       |   13.873 (r) | SLOW    |   4.563 (r) | FAST    |    1.249 |
ddram_dq[45]       |   13.785 (r) | SLOW    |   4.563 (r) | FAST    |    1.160 |
ddram_dq[46]       |   13.337 (r) | SLOW    |   4.569 (r) | FAST    |    0.712 |
ddram_dq[47]       |   13.439 (r) | SLOW    |   4.569 (r) | FAST    |    0.815 |
ddram_dq[48]       |   14.377 (r) | SLOW    |   4.569 (r) | FAST    |    1.752 |
ddram_dq[49]       |   14.471 (r) | SLOW    |   4.569 (r) | FAST    |    1.846 |
ddram_dq[50]       |   14.329 (r) | SLOW    |   4.565 (r) | FAST    |    1.704 |
ddram_dq[51]       |   14.158 (r) | SLOW    |   4.565 (r) | FAST    |    1.533 |
ddram_dq[52]       |   14.551 (r) | SLOW    |   4.569 (r) | FAST    |    1.927 |
ddram_dq[53]       |   14.043 (r) | SLOW    |   4.564 (r) | FAST    |    1.418 |
ddram_dq[54]       |   14.552 (r) | SLOW    |   4.569 (r) | FAST    |    1.927 |
ddram_dq[55]       |   14.228 (r) | SLOW    |   4.564 (r) | FAST    |    1.604 |
ddram_dq[56]       |   15.122 (r) | SLOW    |   4.573 (r) | FAST    |    2.498 |
ddram_dq[57]       |   15.205 (r) | SLOW    |   4.573 (r) | FAST    |    2.580 |
ddram_dq[58]       |   14.899 (r) | SLOW    |   4.572 (r) | FAST    |    2.274 |
ddram_dq[59]       |   14.908 (r) | SLOW    |   4.572 (r) | FAST    |    2.283 |
ddram_dq[60]       |   14.717 (r) | SLOW    |   4.571 (r) | FAST    |    2.092 |
ddram_dq[61]       |   14.811 (r) | SLOW    |   4.571 (r) | FAST    |    2.186 |
ddram_dq[62]       |   15.310 (r) | SLOW    |   4.573 (r) | FAST    |    2.685 |
ddram_dq[63]       |   15.296 (r) | SLOW    |   4.573 (r) | FAST    |    2.672 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.310 (r) | SLOW    |   4.563 (r) | FAST    |    2.685 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.752 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.666 (r) | SLOW    |   4.676 (r) | FAST    |    0.740 |
ddram_dqs_n[1]     |   13.444 (r) | SLOW    |   4.669 (r) | FAST    |    0.519 |
ddram_dqs_n[2]     |   13.137 (r) | SLOW    |   4.671 (r) | FAST    |    0.211 |
ddram_dqs_n[3]     |   12.930 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   13.632 (r) | SLOW    |   4.572 (r) | FAST    |    0.706 |
ddram_dqs_n[5]     |   13.940 (r) | SLOW    |   4.565 (r) | FAST    |    1.014 |
ddram_dqs_n[6]     |   14.398 (r) | SLOW    |   4.567 (r) | FAST    |    1.472 |
ddram_dqs_n[7]     |   14.678 (r) | SLOW    |   4.572 (r) | FAST    |    1.752 |
ddram_dqs_p[0]     |   13.669 (r) | SLOW    |   4.676 (r) | FAST    |    0.743 |
ddram_dqs_p[1]     |   13.448 (r) | SLOW    |   4.669 (r) | FAST    |    0.522 |
ddram_dqs_p[2]     |   13.134 (r) | SLOW    |   4.671 (r) | FAST    |    0.208 |
ddram_dqs_p[3]     |   12.926 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   13.631 (r) | SLOW    |   4.572 (r) | FAST    |    0.706 |
ddram_dqs_p[5]     |   13.939 (r) | SLOW    |   4.565 (r) | FAST    |    1.013 |
ddram_dqs_p[6]     |   14.394 (r) | SLOW    |   4.567 (r) | FAST    |    1.469 |
ddram_dqs_p[7]     |   14.673 (r) | SLOW    |   4.572 (r) | FAST    |    1.747 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.678 (r) | SLOW    |   4.565 (r) | FAST    |    1.752 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 1.459 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   10.257 (r) | SLOW    |   4.892 (r) | FAST    |    1.074 |
eth_tx_data[1]     |    9.569 (r) | SLOW    |   4.355 (r) | FAST    |    0.386 |
eth_tx_data[2]     |    9.896 (r) | SLOW    |   4.614 (r) | FAST    |    0.712 |
eth_tx_data[3]     |   10.642 (r) | SLOW    |   5.057 (r) | FAST    |    1.459 |
eth_tx_data[4]     |    9.183 (r) | SLOW    |   4.196 (r) | FAST    |    0.000 |
eth_tx_data[5]     |    9.293 (r) | SLOW    |   4.292 (r) | FAST    |    0.109 |
eth_tx_data[6]     |   10.569 (r) | SLOW    |   5.102 (r) | FAST    |    1.386 |
eth_tx_data[7]     |   10.568 (r) | SLOW    |   5.056 (r) | FAST    |    1.384 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.642 (r) | SLOW    |   4.196 (r) | FAST    |    1.459 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




