From 373969e06753eed5cc382995d7701c162708602a Mon Sep 17 00:00:00 2001
From: Brent Cook <busterb@gmail.com>
Date: Sat, 11 Nov 2017 06:05:23 -0600
Subject: [PATCH 12/12] include f32c support, which allows disabling aligned
 instructions

---
 configure                     |   4 ++
 gcc/config/mips/f32c.md       |  96 ++++++++++++++++++++++++++++++++
 gcc/config/mips/mips-cpus.def |   1 +
 gcc/config/mips/mips.c        |  13 ++++-
 gcc/config/mips/mips.h        |  64 +++++++++++++--------
 gcc/config/mips/mips.md       | 126 ++++++++++++++++++++++--------------------
 gcc/config/mips/mips.opt      |  20 +++++++
 gcc/doc/invoke.texi           |   1 +
 8 files changed, 240 insertions(+), 85 deletions(-)
 create mode 100644 gcc/config/mips/f32c.md

diff --git a/configure b/configure
index 32a38633ad8..811cd5433b7 100755
--- a/configure
+++ b/configure
@@ -2776,6 +2776,10 @@ target_libraries="target-libgcc \
 #
 target_tools="target-rda"
 
+# Don't build target tools and libraries for f32c
+# target_tools=""
+# target_libraries=""
+
 ################################################################################
 
 ## All tools belong in one of the four categories, and are assigned above
diff --git a/gcc/config/mips/f32c.md b/gcc/config/mips/f32c.md
new file mode 100644
index 00000000000..cfa82ea6aa1
--- /dev/null
+++ b/gcc/config/mips/f32c.md
@@ -0,0 +1,96 @@
+;;
+;; f32c pipeline description
+;;
+
+
+(define_automaton "f32c_cpu, f32c_mdu")
+
+;; Integer execution unit.
+(define_cpu_unit "f32c_ixu_arith"       "f32c_cpu")
+(define_cpu_unit "f32c_ixu_mpydiv"      "f32c_mdu")
+
+(define_insn_reservation "f32c_int_load" 3
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "load"))
+  "f32c_ixu_arith")
+
+(define_insn_reservation "f32c_int_store" 1
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "store"))
+  "f32c_ixu_arith")
+
+(define_bypass 3 "f32c_int_load"   "f32c_int_store")
+
+(define_insn_reservation "f32c_int_mult" 1
+  (and (eq_attr "cpu" "f32c")
+       (and (eq_attr "type" "imul,imadd")
+	    (eq_attr "mode" "SI")))
+  "f32c_ixu_arith+(f32c_ixu_mpydiv*2)")
+
+(define_insn_reservation "f32c_int_mfhilo" 1
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "mfhi,mflo"))
+  "f32c_ixu_arith+f32c_ixu_mpydiv")
+
+(define_insn_reservation "f32c_int_shift" 2
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "shift"))
+  "f32c_ixu_arith")
+
+(define_insn_reservation "f32c_condmove" 2
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "condmove"))
+  "f32c_ixu_arith")
+
+;; All other integer insns.
+(define_insn_reservation "f32c_int_alu" 1
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "arith,const,logical,move,nop,signext,slt"))
+  "f32c_ixu_arith")
+
+(define_insn_reservation "f32c_int_branch" 1
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "branch"))
+  "f32c_ixu_arith")
+
+;; JR/JALR.
+(define_insn_reservation "f32c_int_jump" 1
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "jump,call"))
+  "f32c_ixu_arith")
+
+;; Any    -> JR/JALR (without dependency) : 1 clock issue delay
+;; Load   -> JR/JALR (with dependency)    : 3 clock issue delay
+;; Shift  -> JR/JALR (with dependency)    : 3 clock issue delay
+;; Any    -> JR/JALR (with dependency)    : 2 clock issue delay
+(define_bypass 3 "f32c_int_load"   "f32c_int_jump")
+(define_bypass 3 "f32c_int_shift"  "f32c_int_jump")
+(define_bypass 2 "f32c_int_alu"    "f32c_int_jump")
+(define_bypass 2 "f32c_int_mfhilo" "f32c_int_jump")
+
+;; Unknown 
+(define_insn_reservation "f32c_int_unknown" 1
+  (and (eq_attr "cpu" "f32c")
+       (eq_attr "type" "unknown,multi"))
+  "f32c_ixu_arith+f32c_ixu_mpydiv")
+
+
+;; Substitute sll %0,%1,1 with addu %0,%1,%1
+(define_insn "*ashl<mode>3"
+  [(set (match_operand:GPR 0 "register_operand" "=d")
+        (ashift:GPR (match_operand:GPR 1 "register_operand" "d")
+                       (match_operand:SI 2 "arith_operand" "dI")))]
+  "TARGET_F32C"
+{
+  if (CONST_INT_P (operands[2]))
+    operands[2] = GEN_INT (INTVAL (operands[2])
+                           & (GET_MODE_BITSIZE (<MODE>mode) - 1));
+                               
+  if (CONST_INT_P (operands[2]) && INTVAL (operands[2]) == 1)
+    return "addu\t%0,%1,%1";
+  else
+    return "sll\t%0,%1,%2";
+}
+  [(set_attr "type" "shift")
+   (set_attr "mode" "<MODE>")])
+
diff --git a/gcc/config/mips/mips-cpus.def b/gcc/config/mips/mips-cpus.def
index 6078d790c8c..bf46a0f0f40 100644
--- a/gcc/config/mips/mips-cpus.def
+++ b/gcc/config/mips/mips-cpus.def
@@ -99,6 +99,7 @@ MIPS_CPU ("4kp", PROCESSOR_4KP, 32, 0)
 MIPS_CPU ("4ksc", PROCESSOR_4KC, 32, 0)
 
 /* MIPS32 Release 2 processors.  */
+MIPS_CPU ("f32c", PROCESSOR_F32C, 33, 0)
 MIPS_CPU ("m4k", PROCESSOR_M4K, 33, 0)
 MIPS_CPU ("m14kc", PROCESSOR_M4K, 33, 0)
 MIPS_CPU ("m14k", PROCESSOR_M4K, 33, 0)
diff --git a/gcc/config/mips/mips.c b/gcc/config/mips/mips.c
index 6bfd86a07af..ebe3dec7044 100644
--- a/gcc/config/mips/mips.c
+++ b/gcc/config/mips/mips.c
@@ -816,6 +816,15 @@ static const struct mips_rtx_cost_data
 		     1,           /* branch_cost */
 		     4            /* memory_latency */
   },
+  { /* F32C */
+    SOFT_FP_COSTS,
+    COSTS_N_INSNS (3),            /* int_mult_si */
+    COSTS_N_INSNS (3),            /* int_mult_di */
+    COSTS_N_INSNS (36),           /* int_div_si */
+    COSTS_N_INSNS (68),           /* int_div_di */
+		     1,           /* branch_cost */
+		     4            /* memory_latency */
+  },
   { /* Loongson-2E */
     DEFAULT_COSTS
   },
@@ -7979,7 +7988,7 @@ mips_block_move_straight (rtx dest, rtx src, HOST_WIDE_INT length)
      picking the minimum of alignment or BITS_PER_WORD gets us the
      desired size for bits.  */
 
-  if (!ISA_HAS_LWL_LWR)
+  if (!ISA_HAS_LWL_LWR || NO_UNALIGNED_LOAD || NO_UNALIGNED_STORE)
     bits = MIN (BITS_PER_WORD, MIN (MEM_ALIGN (src), MEM_ALIGN (dest)));
   else
     {
@@ -8110,7 +8119,7 @@ mips_block_move_loop (rtx dest, rtx src, HOST_WIDE_INT length,
 bool
 mips_expand_block_move (rtx dest, rtx src, rtx length)
 {
-  if (!ISA_HAS_LWL_LWR
+  if ((!ISA_HAS_LWL_LWR || NO_UNALIGNED_LOAD || NO_UNALIGNED_STORE)
       && (MEM_ALIGN (src) < MIPS_MIN_MOVE_MEM_ALIGN
 	  || MEM_ALIGN (dest) < MIPS_MIN_MOVE_MEM_ALIGN))
     return false;
diff --git a/gcc/config/mips/mips.h b/gcc/config/mips/mips.h
index 23e1672b586..9d7f772863b 100644
--- a/gcc/config/mips/mips.h
+++ b/gcc/config/mips/mips.h
@@ -267,6 +267,7 @@ struct mips_cpu_info {
 #define TARGET_LOONGSON_2F          (mips_arch == PROCESSOR_LOONGSON_2F)
 #define TARGET_LOONGSON_2EF         (TARGET_LOONGSON_2E || TARGET_LOONGSON_2F)
 #define TARGET_LOONGSON_3A          (mips_arch == PROCESSOR_LOONGSON_3A)
+#define TARGET_F32C                 (mips_arch == PROCESSOR_F32C)
 #define TARGET_MIPS3900             (mips_arch == PROCESSOR_R3900)
 #define TARGET_MIPS4000             (mips_arch == PROCESSOR_R4000)
 #define TARGET_MIPS4120             (mips_arch == PROCESSOR_R4120)
@@ -299,6 +300,7 @@ struct mips_cpu_info {
 #define TUNE_LOONGSON_2EF           (mips_tune == PROCESSOR_LOONGSON_2E	\
 				     || mips_tune == PROCESSOR_LOONGSON_2F)
 #define TUNE_LOONGSON_3A            (mips_tune == PROCESSOR_LOONGSON_3A)
+#define TUNE_F32C                   (mips_tune == PROCESSOR_F32C)
 #define TUNE_MIPS3000               (mips_tune == PROCESSOR_R3000)
 #define TUNE_MIPS3900               (mips_tune == PROCESSOR_R3900)
 #define TUNE_MIPS4000               (mips_tune == PROCESSOR_R4000)
@@ -369,8 +371,10 @@ struct mips_cpu_info {
    directly accessible, while the command-line options select
    TARGET_HARD_FLOAT_ABI and TARGET_SOFT_FLOAT_ABI to reflect the ABI
    in use.  */
-#define TARGET_HARD_FLOAT (TARGET_HARD_FLOAT_ABI && !TARGET_MIPS16)
-#define TARGET_SOFT_FLOAT (TARGET_SOFT_FLOAT_ABI || TARGET_MIPS16)
+#define TARGET_HARD_FLOAT \
+    (TARGET_HARD_FLOAT_ABI && !TARGET_MIPS16 && !TARGET_F32C)
+#define TARGET_SOFT_FLOAT \
+    (TARGET_SOFT_FLOAT_ABI || TARGET_MIPS16 || TARGET_F32C)
 
 /* TARGET_FLOAT64 represents -mfp64 and TARGET_FLOATXX represents
    -mfpxx, derive TARGET_FLOAT32 to represent -mfp32.  */
@@ -772,7 +776,7 @@ struct mips_cpu_info {
        |march=r10000|march=r12000|march=r14000|march=r16000:-mips4} \
      %{march=mips32|march=4kc|march=4km|march=4kp|march=4ksc:-mips32} \
      %{march=mips32r2|march=m4k|march=4ke*|march=4ksd|march=24k* \
-       |march=34k*|march=74k*|march=m14k*|march=1004k* \
+       |march=34k*|march=74k*|march=m14k*|march=1004k*|march=f32c \
        |march=interaptiv: -mips32r2} \
      %{march=mips32r3: -mips32r3} \
      %{march=mips32r5|march=p5600|march=m5100|march=m5101: -mips32r5} \
@@ -797,7 +801,7 @@ struct mips_cpu_info {
 
 #define MIPS_ARCH_FLOAT_SPEC \
   "%{mhard-float|msoft-float|mno-float|march=mips*:; \
-     march=vr41*|march=m4k|march=4k*|march=24kc|march=24kec \
+     march=f32c|march=vr41*|march=m4k|march=4k*|march=24kc|march=24kec \
      |march=34kc|march=34kn|march=74kc|march=1004kc|march=5kc \
      |march=m14k*|march=m5101|march=octeon|march=xlr: -msoft-float; \
      march=*: -mhard-float}"
@@ -933,6 +937,11 @@ struct mips_cpu_info {
    been generated up to this point.  */
 #define ISA_HAS_BRANCHLIKELY	(!ISA_MIPS1 && mips_isa_rev <= 5)
 
+/* F32C hacks */
+#define NO_DIV (TARGET_SWDIV || TARGET_F32C)
+#define NO_UNALIGNED_LOAD (TARGET_NO_UNALIGNED_LOAD || TARGET_F32C)
+#define NO_UNALIGNED_STORE (TARGET_NO_UNALIGNED_STORE || TARGET_F32C)
+
 /* ISA has 32 single-precision registers.  */
 #define ISA_HAS_ODD_SPREG	((mips_isa_rev >= 1			\
 				  && !TARGET_LOONGSON_3A)		\
@@ -949,7 +958,7 @@ struct mips_cpu_info {
 				  || TARGET_MAD				\
 				  || (mips_isa_rev >= 1			\
 				      && mips_isa_rev <= 5))		\
-				 && !TARGET_MIPS16)
+				 && !TARGET_MIPS16 && !TARGET_F32C)
 
 /* ISA has a three-operand multiplication instruction.  */
 #define ISA_HAS_DMUL3		(TARGET_64BIT				\
@@ -1009,9 +1018,10 @@ struct mips_cpu_info {
 
 /* ISA has the integer conditional move instructions introduced in mips4 and
    ST Loongson 2E/2F.  */
-#define ISA_HAS_CONDMOVE        (ISA_HAS_FP_CONDMOVE			\
+#define ISA_HAS_CONDMOVE        ((ISA_HAS_FP_CONDMOVE			\
 				 || TARGET_MIPS5900			\
-				 || TARGET_LOONGSON_2EF)
+				 || TARGET_LOONGSON_2EF)		\
+				 && !TARGET_F32C)
 
 /* ISA has LDC1 and SDC1.  */
 #define ISA_HAS_LDC1_SDC1	(!ISA_MIPS1				\
@@ -1053,16 +1063,16 @@ struct mips_cpu_info {
 
 /* ISA has conditional trap instructions.  */
 #define ISA_HAS_COND_TRAP	(!ISA_MIPS1				\
-				 && !TARGET_MIPS16)
+				 && !TARGET_MIPS16 && !TARGET_F32C)
 
 /* ISA has conditional trap with immediate instructions.  */
 #define ISA_HAS_COND_TRAPI	(!ISA_MIPS1				\
 				 && mips_isa_rev <= 5			\
-				 && !TARGET_MIPS16)
+				 && !TARGET_MIPS16 && !TARGET_F32C)
 
 /* ISA has integer multiply-accumulate instructions, madd and msub.  */
 #define ISA_HAS_MADD_MSUB	(mips_isa_rev >= 1			\
-				 && mips_isa_rev <= 5)
+				 && mips_isa_rev <= 5 && !TARGET_F32C)
 
 /* Integer multiply-accumulate instructions should be generated.  */
 #define GENERATE_MADD_MSUB	(TARGET_IMADD && !TARGET_MIPS16)
@@ -1105,14 +1115,18 @@ struct mips_cpu_info {
 				      && (MODE) == V2SFmode))		\
 				 && !TARGET_MIPS16)
 
-#define ISA_HAS_LWL_LWR		(mips_isa_rev <= 5 && !TARGET_MIPS16)
+#define ISA_HAS_LWL_LWR		(mips_isa_rev <= 5 && !TARGET_MIPS16 && \
+				 !NO_UNALIGNED_LOAD)
+#define ISA_HAS_SWL_SWR		(mips_isa_rev <= 5 && !TARGET_MIPS16 && \
+				 !NO_UNALIGNED_STORE)
 
 #define ISA_HAS_IEEE_754_LEGACY	(mips_isa_rev <= 5)
 
 #define ISA_HAS_IEEE_754_2008	(mips_isa_rev >= 2)
 
-/* ISA has count leading zeroes/ones instruction (not implemented).  */
-#define ISA_HAS_CLZ_CLO		(mips_isa_rev >= 1 && !TARGET_MIPS16)
+/* ISA has count leading zeroes/ones instruction (not implemented). */
+#define ISA_HAS_CLZ_CLO		(mips_isa_rev >= 1 && !TARGET_MIPS16 && \
+				 !TARGET_F32C)
 
 /* ISA has three operand multiply instructions that put
    the high part in an accumulator: mulhi or mulhiu.  */
@@ -1155,18 +1169,19 @@ struct mips_cpu_info {
 				  || TARGET_MIPS5500			\
 				  || TARGET_SR71K			\
 				  || TARGET_SMARTMIPS)			\
-				 && !TARGET_MIPS16)
+				 && !TARGET_MIPS16 && !TARGET_F32C)
 
 /* ISA has the WSBH (word swap bytes within halfwords) instruction.
    64-bit targets also provide DSBH and DSHD.  */
-#define ISA_HAS_WSBH		(mips_isa_rev >= 2 && !TARGET_MIPS16)
+#define ISA_HAS_WSBH		(mips_isa_rev >= 2 && !TARGET_MIPS16 && \
+				 !TARGET_F32C)
 
 /* ISA has data prefetch instructions.  This controls use of 'pref'.  */
 #define ISA_HAS_PREFETCH	((ISA_MIPS4				\
 				  || TARGET_LOONGSON_2EF		\
 				  || TARGET_MIPS5900			\
 				  || mips_isa_rev >= 1)			\
-				 && !TARGET_MIPS16)
+				 && !TARGET_MIPS16 && !TARGET_F32C)
 
 /* ISA has data prefetch, LL and SC with limited 9-bit displacement.  */
 #define ISA_HAS_9BIT_DISPLACEMENT	(mips_isa_rev >= 6)
@@ -1183,10 +1198,12 @@ struct mips_cpu_info {
 #define ISA_HAS_TRUNC_W		(!ISA_MIPS1)
 
 /* ISA includes the MIPS32r2 seb and seh instructions.  */
-#define ISA_HAS_SEB_SEH		(mips_isa_rev >= 2 && !TARGET_MIPS16)
+#define ISA_HAS_SEB_SEH		(mips_isa_rev >= 2 && !TARGET_MIPS16 && \
+				 !TARGET_NO_SEB_SEH)
 
 /* ISA includes the MIPS32/64 rev 2 ext and ins instructions.  */
-#define ISA_HAS_EXT_INS		(mips_isa_rev >= 2 && !TARGET_MIPS16)
+#define ISA_HAS_EXT_INS		(mips_isa_rev >= 2 && !TARGET_MIPS16 && \
+				 !TARGET_F32C)
 
 /* ISA has instructions for accessing top part of 64-bit fp regs.  */
 #define ISA_HAS_MXHC1		(!TARGET_FLOAT32	\
@@ -1207,10 +1224,12 @@ struct mips_cpu_info {
 				 && TARGET_64BIT)
 
 /* The DSP ASE is available.  */
-#define ISA_HAS_DSP		(TARGET_DSP && !TARGET_MIPS16)
+#define ISA_HAS_DSP		(TARGET_DSP && !TARGET_MIPS16 && \
+				 !TARGET_F32C)
 
 /* Revision 2 of the DSP ASE is available.  */
-#define ISA_HAS_DSPR2		(TARGET_DSPR2 && !TARGET_MIPS16)
+#define ISA_HAS_DSPR2		(TARGET_DSPR2 && !TARGET_MIPS16 && \
+				 !TARGET_F32C)
 
 /* The MSA ASE is available.  */
 #define ISA_HAS_MSA		(TARGET_MSA && !TARGET_MIPS16)
@@ -1252,10 +1271,11 @@ struct mips_cpu_info {
 				 || TARGET_LOONGSON_2EF)
 
 /* ISA includes synci, jr.hb and jalr.hb.  */
-#define ISA_HAS_SYNCI (mips_isa_rev >= 2 && !TARGET_MIPS16)
+#define ISA_HAS_SYNCI (mips_isa_rev >= 2 && !TARGET_MIPS16 && !TARGET_F32C)
 
 /* ISA includes sync.  */
-#define ISA_HAS_SYNC ((mips_isa >= 2 || TARGET_MIPS3900) && !TARGET_MIPS16)
+#define ISA_HAS_SYNC ((mips_isa >= 2 || TARGET_MIPS3900) && !TARGET_MIPS16 \
+		      && !TARGET_F32C)
 #define GENERATE_SYNC			\
   (target_flags_explicit & MASK_LLSC	\
    ? TARGET_LLSC && !TARGET_MIPS16	\
diff --git a/gcc/config/mips/mips.md b/gcc/config/mips/mips.md
index 28e0a444ba9..c3ffb2f2422 100644
--- a/gcc/config/mips/mips.md
+++ b/gcc/config/mips/mips.md
@@ -35,6 +35,7 @@
   74kf2_1
   74kf1_1
   74kf3_2
+  f32c
   loongson_2e
   loongson_2f
   loongson_3a
@@ -1166,6 +1167,7 @@
 (include "7000.md")
 (include "9000.md")
 (include "10000.md")
+(include "f32c.md")
 (include "loongson2ef.md")
 (include "loongson3a.md")
 (include "octeon.md")
@@ -1589,7 +1591,7 @@
   [(set (match_operand:GPR 0 "register_operand")
 	(mult:GPR (match_operand:GPR 1 "register_operand")
 		  (match_operand:GPR 2 "register_operand")))]
-  "ISA_HAS_<D>MULT || ISA_HAS_R6<D>MUL"
+  "(ISA_HAS_<D>MULT || ISA_HAS_R6<D>MUL) && !TARGET_SWMUL"
 {
   rtx lo;
 
@@ -1616,7 +1618,7 @@
   [(set (match_operand:GPR 0 "register_operand" "=d")
         (mult:GPR (match_operand:GPR 1 "register_operand" "d")
                   (match_operand:GPR 2 "register_operand" "d")))]
-  "TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A || ISA_HAS_R6<D>MUL"
+  "(TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A || ISA_HAS_R6<D>MUL) && !TARGET_SWMUL"
 {
   if (TARGET_LOONGSON_2EF)
     return "<d>multu.g\t%0,%1,%2";
@@ -1633,7 +1635,7 @@
 	(mult:GPR (match_operand:GPR 1 "register_operand" "d,d")
 		  (match_operand:GPR 2 "register_operand" "d,d")))
    (clobber (match_scratch:GPR 3 "=l,X"))]
-  "ISA_HAS_<D>MUL3"
+  "ISA_HAS_<D>MUL3 && !TARGET_SWMUL"
 {
   if (which_alternative == 1)
     return "<d>mult\t%1,%2";
@@ -1660,7 +1662,7 @@
         (clobber (scratch:SI))])
    (set (match_operand:SI 3 "d_operand")
 	(match_dup 0))]
-  "ISA_HAS_MUL3 && peep2_reg_dead_p (2, operands[0])"
+  "(ISA_HAS_MUL3 && peep2_reg_dead_p (2, operands[0])) && !TARGET_SWMUL"
   [(parallel
        [(set (match_dup 3)
 	     (mult:SI (match_dup 1)
@@ -1671,7 +1673,7 @@
   [(set (match_operand:GPR 0 "muldiv_target_operand" "=l")
 	(mult:GPR (match_operand:GPR 1 "register_operand" "d")
 		  (match_operand:GPR 2 "register_operand" "d")))]
-  "ISA_HAS_<D>MULT && !TARGET_FIX_R4000"
+  "ISA_HAS_<D>MULT && !TARGET_FIX_R4000 && !TARGET_SWMUL"
   "<d>mult\t%1,%2"
   [(set_attr "type" "imul")
    (set_attr "mode" "<MODE>")])
@@ -1681,7 +1683,7 @@
 	(mult:GPR (match_operand:GPR 1 "register_operand" "d")
 		  (match_operand:GPR 2 "register_operand" "d")))
    (clobber (match_scratch:GPR 3 "=l"))]
-  "ISA_HAS_<D>MULT && TARGET_FIX_R4000"
+  "(ISA_HAS_<D>MULT && TARGET_FIX_R4000) && !TARGET_SWMUL"
   "<d>mult\t%1,%2\;mflo\t%0"
   [(set_attr "type" "imul")
    (set_attr "mode" "<MODE>")
@@ -1701,7 +1703,7 @@
 		 (match_operand:SI 2 "d_operand")))
    (set (match_operand:SI 3 "d_operand")
 	(match_dup 0))]
-  "ISA_HAS_MACC && !ISA_HAS_MUL3"
+  "ISA_HAS_MACC && !ISA_HAS_MUL3 && !TARGET_SWMUL"
   [(set (match_dup 0)
 	(const_int 0))
    (parallel
@@ -1742,7 +1744,7 @@
 		 (match_operand:SI 3 "register_operand" "0,0,d")))
    (clobber (match_scratch:SI 4 "=X,X,l"))
    (clobber (match_scratch:SI 5 "=X,X,&d"))]
-  "GENERATE_MADD_MSUB && !TARGET_MIPS16"
+  "GENERATE_MADD_MSUB && !TARGET_MIPS16 && !TARGET_SWMUL"
   "@
     madd\t%1,%2
     madd\t%1,%2
@@ -1771,7 +1773,7 @@
 		 (match_operand:SI 3 "register_operand" "0,0,l,d")))
    (clobber (match_scratch:SI 4 "=X,X,3,l"))
    (clobber (match_scratch:SI 5 "=X,X,X,&d"))]
-  "TARGET_MIPS3900 && !TARGET_MIPS16"
+  "TARGET_MIPS3900 && !TARGET_MIPS16 && !TARGET_SWMUL"
   "@
     madd\t%1,%2
     madd\t%1,%2
@@ -1814,7 +1816,7 @@
 			  (match_operand:SI 2 "register_operand" "d,d"))
 		 (match_operand:SI 3 "register_operand" "0,l")))
    (clobber (match_scratch:SI 4 "=X,3"))]
-  "ISA_HAS_MACC"
+  "ISA_HAS_MACC && !TARGET_SWMUL"
 {
   if (which_alternative == 1)
     return "macc\t%0,%1,%2";
@@ -1836,7 +1838,7 @@
                   (mult:SI (match_operand:SI 2 "register_operand" "d,d")
                            (match_operand:SI 3 "register_operand" "d,d"))))
    (clobber (match_scratch:SI 4 "=X,1"))]
-  "ISA_HAS_MSAC"
+  "ISA_HAS_MSAC && !TARGET_SWMUL"
 {
   if (which_alternative == 1)
     return "msac\t%0,%2,%3";
@@ -1857,7 +1859,7 @@
                            (match_operand:SI 3 "register_operand" "d,d"))))
    (clobber (match_scratch:SI 4 "=X,1"))
    (clobber (match_scratch:SI 5 "=d,d"))]
-  "ISA_HAS_MACC && !ISA_HAS_MSAC"
+  "ISA_HAS_MACC && !ISA_HAS_MSAC && !TARGET_SWMUL"
   "#"
   "&& reload_completed"
   [(set (match_dup 5)
@@ -1884,7 +1886,7 @@
 	(plus:SI (mult:SI (match_dup 1)
 			  (match_dup 2))
 		 (match_dup 0)))]
-  "ISA_HAS_MACC && reload_completed"
+  "ISA_HAS_MACC && reload_completed && !TARGET_SWMUL"
   "macc\t%3,%1,%2"
   [(set_attr "type"	"imadd")
    (set_attr "accum_in"	"0")
@@ -1899,7 +1901,7 @@
 	(minus:SI (match_dup 0)
 		  (mult:SI (match_dup 1)
 			   (match_dup 2))))]
-  "ISA_HAS_MSAC && reload_completed"
+  "ISA_HAS_MSAC && reload_completed && !TARGET_SWMUL"
   "msac\t%3,%1,%2"
   [(set_attr "type"	"imadd")
    (set_attr "accum_in"	"0")
@@ -1947,7 +1949,7 @@
        [(set (match_operand:SI 3 "d_operand")
 	     (match_operand:SI 4 "macc_msac_operand"))
 	(clobber (match_dup 1))])]
-  "ISA_HAS_MUL3 && peep2_reg_dead_p (2, operands[1])"
+  "ISA_HAS_MUL3 && peep2_reg_dead_p (2, operands[1]) && !TARGET_SWMUL"
   [(parallel [(set (match_dup 0)
 		   (match_dup 5))
 	      (clobber (match_dup 1))])
@@ -1980,7 +1982,7 @@
    (match_dup 0)
    (set (match_operand:SI 4 "d_operand")
 	(match_dup 1))]
-  "ISA_HAS_MUL3 && peep2_reg_dead_p (3, operands[1])"
+  "ISA_HAS_MUL3 && peep2_reg_dead_p (3, operands[1]) && !TARGET_SWMUL"
   [(parallel [(set (match_dup 0)
 		   (match_dup 5))
 	      (clobber (match_dup 1))])
@@ -2000,7 +2002,7 @@
                            (match_operand:SI 3 "register_operand" "d,d,d"))))
    (clobber (match_scratch:SI 4 "=X,X,l"))
    (clobber (match_scratch:SI 5 "=X,X,&d"))]
-  "GENERATE_MADD_MSUB"
+  "GENERATE_MADD_MSUB && !TARGET_SWMUL"
   "@
    msub\t%2,%3
    msub\t%2,%3
@@ -2041,7 +2043,7 @@
         (neg:SI (mult:SI (match_operand:SI 1 "register_operand" "d,d")
                          (match_operand:SI 2 "register_operand" "d,d"))))
    (clobber (match_scratch:SI 3 "=X,l"))]
-  "ISA_HAS_MULS"
+  "ISA_HAS_MULS && !TARGET_SWMUL"
   "@
    muls\t$0,%1,%2
    muls\t%0,%1,%2"
@@ -2052,7 +2054,7 @@
   [(set (match_operand:DI 0 "register_operand")
 	(mult:DI (any_extend:DI (match_operand:SI 1 "register_operand"))
 		 (any_extend:DI (match_operand:SI 2 "register_operand"))))]
-  "mips_mulsidi3_gen_fn (<CODE>) != NULL"
+  "mips_mulsidi3_gen_fn (<CODE>) != NULL && !TARGET_SWMUL"
 {
   mulsidi3_gen_fn fn = mips_mulsidi3_gen_fn (<CODE>);
   emit_insn (fn (operands[0], operands[1], operands[2]));
@@ -2063,7 +2065,7 @@
   [(set (match_operand:DI 0 "register_operand")
 	(mult:DI (any_extend:DI (match_operand:SI 1 "register_operand"))
 		 (any_extend:DI (match_operand:SI 2 "register_operand"))))]
-  "!TARGET_64BIT && ISA_HAS_R6MUL"
+  "!TARGET_64BIT && ISA_HAS_R6MUL && !TARGET_SWMUL"
 {
   rtx dest = gen_reg_rtx (DImode);
   rtx low = mips_subword (dest, 0);
@@ -2081,7 +2083,7 @@
   [(set (match_operand:DI 0 "register_operand")
 	(mult:DI (any_extend:DI (match_operand:SI 1 "register_operand"))
 		 (any_extend:DI (match_operand:SI 2 "register_operand"))))]
-  "!TARGET_64BIT && TARGET_MIPS16"
+  "!TARGET_64BIT && TARGET_MIPS16 && !TARGET_SWMUL"
 {
   rtx hilo;
 
@@ -2098,7 +2100,7 @@
   [(set (match_operand:DI 0 "muldiv_target_operand" "=ka")
 	(mult:DI (any_extend:DI (match_operand:SI 1 "register_operand" "d"))
 		 (any_extend:DI (match_operand:SI 2 "register_operand" "d"))))]
-  "!TARGET_64BIT && (!TARGET_FIX_R4000 || ISA_HAS_DSP) && ISA_HAS_MULT"
+  "!TARGET_64BIT && (!TARGET_FIX_R4000 || ISA_HAS_DSP) && ISA_HAS_MULT && !TARGET_SWMUL"
 {
   if (ISA_HAS_DSP_MULT)
     return "mult<u>\t%q0,%1,%2";
@@ -2113,7 +2115,7 @@
 	(mult:DI (any_extend:DI (match_operand:SI 1 "register_operand" "d"))
 		 (any_extend:DI (match_operand:SI 2 "register_operand" "d"))))
    (clobber (match_scratch:DI 3 "=x"))]
-  "!TARGET_64BIT && TARGET_FIX_R4000 && !ISA_HAS_DSP && ISA_HAS_MULT"
+  "!TARGET_64BIT && TARGET_FIX_R4000 && !ISA_HAS_DSP && ISA_HAS_MULT && !TARGET_SWMUL"
   "mult<u>\t%1,%2\;mflo\t%L0\;mfhi\t%M0"
   [(set_attr "type" "imul")
    (set_attr "mode" "SI")
@@ -2126,7 +2128,7 @@
    (clobber (match_scratch:TI 3 "=x"))
    (clobber (match_scratch:DI 4 "=d"))]
   "TARGET_64BIT && !TARGET_FIX_R4000 && !ISA_HAS_DMUL3
-   && !TARGET_MIPS16 && ISA_HAS_MULT"
+   && !TARGET_MIPS16 && ISA_HAS_MULT && !TARGET_SWMUL"
   "#"
   "&& reload_completed"
   [(const_int 0)]
@@ -2146,7 +2148,7 @@
   [(set (match_operand:DI 0 "register_operand")
 	(mult:DI (any_extend:DI (match_operand:SI 1 "register_operand"))
 		 (any_extend:DI (match_operand:SI 2 "register_operand"))))]
-  "TARGET_64BIT && TARGET_MIPS16"
+  "TARGET_64BIT && TARGET_MIPS16 && !TARGET_SWMUL"
 {
   emit_insn (gen_<u>mulsidi3_64bit_split (operands[0], operands[1],
 					  operands[2], gen_reg_rtx (DImode)));
@@ -2193,7 +2195,7 @@
 	     (any_extend:DI (match_operand:SI 1 "register_operand" "d"))
 	     (any_extend:DI (match_operand:SI 2 "register_operand" "d")))]
 	  UNSPEC_SET_HILO))]
-  "TARGET_64BIT && !TARGET_FIX_R4000"
+  "TARGET_64BIT && !TARGET_FIX_R4000 && !TARGET_SWMUL"
   "mult<u>\t%1,%2"
   [(set_attr "type" "imul")
    (set_attr "mode" "SI")])
@@ -2204,7 +2206,7 @@
 	(mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" "d"))
 		 (sign_extend:DI (match_operand:SI 2 "register_operand" "d"))))
    (clobber (match_scratch:DI 3 "=l"))]
-  "ISA_HAS_DMUL3"
+  "ISA_HAS_DMUL3 && !TARGET_SWMUL"
   "dmul\t%0,%1,%2"
   [(set_attr "type" "imul3")
    (set_attr "mode" "DI")])
@@ -2213,7 +2215,7 @@
   [(set (match_operand:DI 0 "register_operand" "=d")
 	(mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" "d"))
 		 (sign_extend:DI (match_operand:SI 2 "register_operand" "d"))))]
-  "ISA_HAS_R6DMUL"
+  "ISA_HAS_R6DMUL && !TARGET_SWMUL"
   "dmul\t%0,%1,%2"
   [(set_attr "type" "imul3nc")
    (set_attr "mode" "DI")])
@@ -2225,7 +2227,7 @@
 	 (mult:DI
 	  (any_extend:DI (match_operand:SI 1 "register_operand" "d"))
 	  (any_extend:DI (match_operand:SI 2 "register_operand" "d")))))]
-  "!TARGET_64BIT && ISA_HAS_MULS"
+  "!TARGET_64BIT && ISA_HAS_MULS && !TARGET_SWMUL"
   "muls<u>\t$0,%1,%2"
   [(set_attr "type" "imul")
    (set_attr "mode" "SI")])
@@ -2244,7 +2246,7 @@
 	   (mult:DI
 	      (any_extend:DI (match_operand:SI 1 "register_operand" "d"))
 	      (any_extend:DI (match_operand:SI 2 "register_operand" "d")))))]
-  "!TARGET_64BIT && (ISA_HAS_MSAC || GENERATE_MADD_MSUB || ISA_HAS_DSP)"
+  "!TARGET_64BIT && (ISA_HAS_MSAC || GENERATE_MADD_MSUB || ISA_HAS_DSP) && !TARGET_SWMUL"
 {
   if (ISA_HAS_DSP_MULT)
     return "msub<u>\t%q0,%1,%2";
@@ -2266,7 +2268,7 @@
 	  (mult:DI (any_extend:DI (match_operand:SI 1 "register_operand"))
 		   (any_extend:DI (match_operand:SI 2 "register_operand")))
 	  (const_int 32))))]
-  ""
+  "!TARGET_SWMUL"
 {
   if (ISA_HAS_MULHI)
     emit_insn (gen_<su>mulsi3_highpart_mulhi_internal (operands[0],
@@ -2291,7 +2293,7 @@
 	  (mult:DI (any_extend:DI (match_operand:SI 1 "register_operand" "d"))
 		   (any_extend:DI (match_operand:SI 2 "register_operand" "d")))
 	  (const_int 32))))]
-  "ISA_HAS_R6MUL"
+  "ISA_HAS_R6MUL && !TARGET_SWMUL"
   "muh<u>\t%0,%1,%2"
   [(set_attr "type" "imul3nc")
    (set_attr "mode" "SI")])
@@ -2304,7 +2306,7 @@
 		   (any_extend:DI (match_operand:SI 2 "register_operand" "d")))
 	  (const_int 32))))
    (clobber (match_scratch:SI 3 "=l"))]
-  "ISA_HAS_MULT && !ISA_HAS_MULHI && !TARGET_MIPS16"
+  "ISA_HAS_MULT && !ISA_HAS_MULHI && !TARGET_MIPS16 && !TARGET_SWMUL"
   { return TARGET_FIX_R4000 ? "mult<u>\t%1,%2\n\tmfhi\t%0" : "#"; }
   "&& reload_completed && !TARGET_FIX_R4000"
   [(const_int 0)]
@@ -2324,7 +2326,7 @@
 	  (mult:DI (any_extend:DI (match_operand:SI 1 "register_operand"))
 		   (any_extend:DI (match_operand:SI 2 "register_operand")))
 	  (const_int 32))))]
-  ""
+  "!TARGET_SWMUL"
 {
   rtx hilo;
 
@@ -2352,7 +2354,7 @@
 	   (any_extend:DI (match_operand:SI 2 "register_operand" "d")))
 	  (const_int 32))))
    (clobber (match_scratch:SI 3 "=l"))]
-  "ISA_HAS_MULHI"
+  "ISA_HAS_MULHI && !TARGET_SWMUL"
   "mulhi<u>\t%0,%1,%2"
   [(set_attr "type" "imul3")
    (set_attr "mode" "SI")])
@@ -2367,7 +2369,7 @@
 	    (any_extend:DI (match_operand:SI 2 "register_operand" "d"))))
 	  (const_int 32))))
    (clobber (match_scratch:SI 3 "=l"))]
-  "ISA_HAS_MULHI"
+  "ISA_HAS_MULHI && !TARGET_SWMUL"
   "mulshi<u>\t%0,%1,%2"
   [(set_attr "type" "imul3")
    (set_attr "mode" "SI")])
@@ -2382,9 +2384,9 @@
 	  (mult:TI (any_extend:TI (match_operand:DI 1 "register_operand"))
 		   (any_extend:TI (match_operand:DI 2 "register_operand")))
 	  (const_int 64))))]
-  "ISA_HAS_R6DMUL
+  "(ISA_HAS_R6DMUL
    || (ISA_HAS_DMULT
-       && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120))"
+       && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120))) && !TARGET_SWMUL"
 {
   if (TARGET_MIPS16)
     emit_insn (gen_<su>muldi3_highpart_split (operands[0], operands[1],
@@ -2405,7 +2407,7 @@
 	  (mult:TI (any_extend:TI (match_operand:DI 1 "register_operand" "d"))
 		   (any_extend:TI (match_operand:DI 2 "register_operand" "d")))
 	  (const_int 64))))]
-  "ISA_HAS_R6DMUL"
+  "ISA_HAS_R6DMUL && !TARGET_SWMUL"
   "dmuh<u>\t%0,%1,%2"
   [(set_attr "type" "imul3nc")
    (set_attr "mode" "DI")])
@@ -2420,7 +2422,7 @@
    (clobber (match_scratch:DI 3 "=l"))]
   "ISA_HAS_DMULT
    && !TARGET_MIPS16
-   && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120)"
+   && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120) && !TARGET_SWMUL"
   { return TARGET_FIX_R4000 ? "dmult<u>\t%1,%2\n\tmfhi\t%0" : "#"; }
   "&& reload_completed && !TARGET_FIX_R4000"
   [(const_int 0)]
@@ -2454,7 +2456,7 @@
   [(set (match_operand:TI 0 "register_operand")
 	(mult:TI (any_extend:TI (match_operand:DI 1 "register_operand"))
 		 (any_extend:TI (match_operand:DI 2 "register_operand"))))]
-  "ISA_HAS_DMULT && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120)"
+  "ISA_HAS_DMULT && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120) && !TARGET_SWMUL"
 {
   rtx hilo;
 
@@ -2478,7 +2480,7 @@
 		 (any_extend:TI (match_operand:DI 2 "register_operand" "d"))))]
   "ISA_HAS_DMULT
    && !TARGET_FIX_R4000
-   && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120)"
+   && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120) && !TARGET_SWMUL"
   "dmult<u>\t%1,%2"
   [(set_attr "type" "imul")
    (set_attr "mode" "DI")])
@@ -2490,7 +2492,7 @@
    (clobber (match_scratch:TI 3 "=x"))]
   "ISA_HAS_DMULT
    && TARGET_FIX_R4000
-   && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120)"
+   && !(<CODE> == ZERO_EXTEND && TARGET_FIX_VR4120) && !TARGET_SWMUL"
   "dmult<u>\t%1,%2\;mflo\t%L0\;mfhi\t%M0"
   [(set_attr "type" "imul")
    (set_attr "mode" "DI")
@@ -2504,7 +2506,7 @@
 	(plus:SI (mult:SI (match_operand:SI 1 "register_operand" "d")
 			  (match_operand:SI 2 "register_operand" "d"))
 		 (match_dup 0)))]
-  "TARGET_MAD"
+  "TARGET_MAD && !TARGET_SWMUL"
   "mad\t%1,%2"
   [(set_attr "type"	"imadd")
    (set_attr "accum_in"	"0")
@@ -2519,7 +2521,7 @@
 		  (any_extend:DI (match_operand:SI 2 "register_operand" "d")))
 	 (match_operand:DI 3 "muldiv_target_operand" "0")))]
   "(TARGET_MAD || ISA_HAS_MACC || GENERATE_MADD_MSUB || ISA_HAS_DSP)
-   && !TARGET_64BIT"
+   && !TARGET_64BIT && !TARGET_SWMUL"
 {
   if (TARGET_MAD)
     return "mad<u>\t%1,%2";
@@ -2787,7 +2789,9 @@
 		  (match_operand:ANYF 2 "register_operand")))]
   "<divide_condition>"
 {
-  if (const_1_operand (operands[1], <MODE>mode))
+  if (NO_DIV)
+    FAIL;
+  else if (const_1_operand (operands[1], <MODE>mode))
     if (!(ISA_HAS_FP_RECIP_RSQRT (<MODE>mode)
 	  && flag_unsafe_math_optimizations))
       operands[1] = force_reg (<MODE>mode, operands[1]);
@@ -2851,7 +2855,7 @@
       (set (match_operand:GPR 3 "register_operand")
 	   (mod:GPR (match_dup 1)
 		    (match_dup 2)))])]
-  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120"
+  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120 && !NO_DIV"
 {
   if (TARGET_MIPS16)
     {
@@ -2869,7 +2873,7 @@
    (set (match_operand:GPR 3 "register_operand" "=d")
 	(mod:GPR (match_dup 1)
 		 (match_dup 2)))]
-  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120 && !TARGET_MIPS16"
+  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120 && !TARGET_MIPS16 && !NO_DIV"
   "#"
   "&& reload_completed"
   [(const_int 0)]
@@ -2895,7 +2899,7 @@
 	(mod:GPR (match_dup 1)
 		 (match_dup 2)))
    (clobber (match_operand:GPR 4 "lo_operand" "=l"))]
-  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120 && TARGET_MIPS16"
+  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120 && TARGET_MIPS16 && !NO_DIV"
   "#"
   "&& cse_not_expected"
   [(const_int 0)]
@@ -2916,7 +2920,7 @@
       (set (match_operand:GPR 3 "register_operand")
 	   (umod:GPR (match_dup 1)
 		     (match_dup 2)))])]
-  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120"
+  "ISA_HAS_<D>DIV && !TARGET_FIX_VR4120 && !NO_DIV"
 {
   if (TARGET_MIPS16)
     {
@@ -2934,7 +2938,7 @@
    (set (match_operand:GPR 3 "register_operand" "=d")
 	(umod:GPR (match_dup 1)
 		  (match_dup 2)))]
-  "ISA_HAS_<D>DIV && !TARGET_MIPS16"
+  "ISA_HAS_<D>DIV && !TARGET_MIPS16 && !NO_DIV"
   "#"
   "reload_completed"
   [(const_int 0)]
@@ -2955,7 +2959,7 @@
 	(umod:GPR (match_dup 1)
 		  (match_dup 2)))
    (clobber (match_operand:GPR 4 "lo_operand" "=l"))]
-  "ISA_HAS_<D>DIV && TARGET_MIPS16"
+  "ISA_HAS_<D>DIV && TARGET_MIPS16 && !NO_DIV"
   "#"
   "cse_not_expected"
   [(const_int 0)]
@@ -2972,7 +2976,7 @@
   [(set (match_operand:GPR 0 "register_operand")
 	(any_mod:GPR (match_operand:GPR 1 "register_operand")
 		     (match_operand:GPR 2 "register_operand")))]
-  ""
+  "!NO_DIV"
 {
   rtx hilo;
 
@@ -2999,7 +3003,7 @@
 	  [(any_div:GPR (match_operand:GPR 1 "register_operand" "d")
 			(match_operand:GPR 2 "register_operand" "d"))]
 	  UNSPEC_SET_HILO))]
-  "ISA_HAS_<GPR:D>DIV"
+  "ISA_HAS_<GPR:D>DIV && !NO_DIV"
   { return mips_output_division ("<GPR:d>div<u>\t%.,%1,%2", operands); }
   [(set_attr "type" "idiv")
    (set_attr "mode" "<GPR:MODE>")])
@@ -3010,7 +3014,7 @@
   [(set (match_operand:GPR 0 "register_operand" "=&d")
 	(any_div:GPR (match_operand:GPR 1 "register_operand" "d")
 		     (match_operand:GPR 2 "register_operand" "d")))]
-  "TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A || ISA_HAS_R6<D>DIV"
+  "(TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A || ISA_HAS_R6<D>DIV) && !NO_DIV"
   {
     if (TARGET_LOONGSON_2EF)
       return mips_output_division ("<d>div<u>.g\t%0,%1,%2", operands);
@@ -3026,7 +3030,7 @@
   [(set (match_operand:GPR 0 "register_operand" "=&d")
 	(any_mod:GPR (match_operand:GPR 1 "register_operand" "d")
 		     (match_operand:GPR 2 "register_operand" "d")))]
-  "TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A || ISA_HAS_R6<D>DIV"
+  "(TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A || ISA_HAS_R6<D>DIV) && !NO_DIV"
   {
     if (TARGET_LOONGSON_2EF)
       return mips_output_division ("<d>mod<u>.g\t%0,%1,%2", operands);
@@ -4267,7 +4271,7 @@
 			  (match_operand 1 "const_int_operand")
 			  (match_operand 2 "const_int_operand"))
 	(match_operand:GPR 3 "reg_or_0_operand"))]
-  "ISA_HAS_LWL_LWR"
+  "ISA_HAS_SWL_SWR"
 {
   if (mips_expand_ins_as_unaligned_store (operands[0], operands[3],
 					  INTVAL (operands[1]),
@@ -4339,7 +4343,7 @@
 	(unspec:GPR [(match_operand:BLK 1 "memory_operand" "m")
 		     (match_operand:QI 2 "memory_operand" "ZC")]
 		    UNSPEC_LOAD_LEFT))]
-  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[1])"
+  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[1]) && !NO_UNALIGNED_LOAD"
   "<load>l\t%0,%2"
   [(set_attr "move_type" "load")
    (set_attr "mode" "<MODE>")])
@@ -4350,7 +4354,7 @@
 		     (match_operand:QI 2 "memory_operand" "ZC")
 		     (match_operand:GPR 3 "register_operand" "0")]
 		    UNSPEC_LOAD_RIGHT))]
-  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[1])"
+  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[1]) && !NO_UNALIGNED_LOAD"
   "<load>r\t%0,%2"
   [(set_attr "move_type" "load")
    (set_attr "mode" "<MODE>")])
@@ -4360,7 +4364,7 @@
 	(unspec:BLK [(match_operand:GPR 1 "reg_or_0_operand" "dJ")
 		     (match_operand:QI 2 "memory_operand" "ZC")]
 		    UNSPEC_STORE_LEFT))]
-  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[0])"
+  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[0]) && !NO_UNALIGNED_STORE"
   "<store>l\t%z1,%2"
   [(set_attr "move_type" "store")
    (set_attr "mode" "<MODE>")])
@@ -4371,7 +4375,7 @@
 		     (match_operand:QI 2 "memory_operand" "ZC")
 		     (match_dup 0)]
 		    UNSPEC_STORE_RIGHT))]
-  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[0])"
+  "!TARGET_MIPS16 && mips_mem_fits_mode_p (<MODE>mode, operands[0]) && !NO_UNALIGNED_STORE"
   "<store>r\t%z1,%2"
   [(set_attr "move_type" "store")
    (set_attr "mode" "<MODE>")])
diff --git a/gcc/config/mips/mips.opt b/gcc/config/mips/mips.opt
index ced243218e3..be83a3c00d2 100644
--- a/gcc/config/mips/mips.opt
+++ b/gcc/config/mips/mips.opt
@@ -115,6 +115,26 @@ mdouble-float
 Target Report RejectNegative InverseMask(SINGLE_FLOAT, DOUBLE_FLOAT)
 Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations.
 
+mno-mul
+Target Report RejectNegative Var(TARGET_SWMUL)
+Do not use integer mul instructions
+
+mno-div
+Target Report RejectNegative Var(TARGET_SWDIV)
+Do not use integer div instructions
+
+mno-sign-extend
+Target Report RejectNegative Var(TARGET_NO_SEB_SEH)
+Do not use sign extend instructions
+
+mno-unaligned-load
+Target Report RejectNegative Var(TARGET_NO_UNALIGNED_LOAD)
+Do not emit unaligned load instructions
+
+mno-unaligned-store
+Target Report RejectNegative Var(TARGET_NO_UNALIGNED_STORE)
+Do not emit unaligned store instructions
+
 mdsp
 Target Report Var(TARGET_DSP)
 Use MIPS-DSP instructions.
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index a0fb09eb9e1..a63c9813372 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -18875,6 +18875,7 @@ The processor names are:
 @samp{i6400},
 @samp{interaptiv},
 @samp{loongson2e}, @samp{loongson2f}, @samp{loongson3a},
+@samp{f32c},
 @samp{m4k},
 @samp{m14k}, @samp{m14kc}, @samp{m14ke}, @samp{m14kec},
 @samp{m5100}, @samp{m5101},
-- 
2.14.2

