# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl" --include "E:/vivado/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../DAQ_Z30.srcs/sources_1/new/test.v" \
"../../../tb_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
