#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 02 12:25:20 2016
# Process ID: 5508
# Current directory: W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_spaciroc_core_v1_0_0_0/constrs_1/new/top.xdc] for cell 'design_1_i/axi_spaciroc_core_v1_0_0/U0'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_spaciroc_core_v1_0_0_0/constrs_1/new/top.xdc] for cell 'design_1_i/axi_spaciroc_core_v1_0_0/U0'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.492 ; gain = 501.715
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:56]
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_2/inst'
INFO: [Timing 38-2] Deriving generated clocks [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc:56]
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'artix_conf_cclk'. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_data'. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_cclk'. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_data'. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc]
Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [w:/xil_projects_2015.x/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1034.543 ; gain = 822.215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1034.543 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10ebcad05

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 187644078

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1034.543 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 85 cells.
Phase 2 Constant Propagation | Checksum: 1bbb5402e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1034.543 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 382 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 277 unconnected cells.
Phase 3 Sweep | Checksum: 16e20ff21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1034.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16e20ff21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16e20ff21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1034.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1034.543 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1034.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1034.543 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 726ef7ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1034.543 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 726ef7ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 726ef7ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 9784c5d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 113a6cda8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: f3275668

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.543 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: f86909f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.457 ; gain = 3.914
Phase 1.2 Build Placer Netlist Model | Checksum: f86909f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.457 ; gain = 3.914

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: f86909f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.457 ; gain = 3.914
Phase 1.3 Constrain Clocks/Macros | Checksum: f86909f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.457 ; gain = 3.914
Phase 1 Placer Initialization | Checksum: f86909f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.457 ; gain = 3.914

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10b356720

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10b356720

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 40822dda

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20a9771f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 20a9771f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a23cc016

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: a23cc016

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1058.211 ; gain = 23.668

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 9acd1156

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1062.578 ; gain = 28.035
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 9acd1156

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1062.578 ; gain = 28.035

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 9acd1156

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 9acd1156

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 3.7 Small Shape Detail Placement | Checksum: 9acd1156

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c248ae5f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 3 Detail Placement | Checksum: c248ae5f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: bd021d48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: bd021d48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: bd021d48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1fefbe07c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1fefbe07c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1fefbe07c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.743. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 173df69c4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 4.1.3 Post Placement Optimization | Checksum: 173df69c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 4.1 Post Commit Optimization | Checksum: 173df69c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 173df69c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 173df69c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 173df69c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 4.4 Placer Reporting | Checksum: 173df69c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 15f2af394

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f2af394

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012
Ending Placer Task | Checksum: 11e42cc75

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.555 ; gain = 29.012
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.555 ; gain = 29.012
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1063.555 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1063.555 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1063.555 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1063.555 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 56f3ca2d ConstDB: 0 ShapeSum: c74f0248 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f1b26151

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1222.766 ; gain = 159.211

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f1b26151

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1222.766 ; gain = 159.211

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f1b26151

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1230.734 ; gain = 167.180
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2079e0ea9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1266.539 ; gain = 202.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.785  | TNS=0.000  | WHS=-0.326 | THS=-364.960|

Phase 2 Router Initialization | Checksum: 1b37f9a0d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 129625ad6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1489
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17f7a7e45

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.389  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d879a75f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984
Phase 4 Rip-up And Reroute | Checksum: 1d879a75f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d97a09c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.402  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15d97a09c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d97a09c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984
Phase 5 Delay and Skew Optimization | Checksum: 15d97a09c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1cf46830a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1266.539 ; gain = 202.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.402  | TNS=0.000  | WHS=0.066  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1cf46830a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23253 %
  Global Horizontal Routing Utilization  = 1.46593 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fc44e602

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc44e602

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24c262827

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1266.539 ; gain = 202.984

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.402  | TNS=0.000  | WHS=0.066  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24c262827

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1266.539 ; gain = 202.984
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1266.539 ; gain = 202.984

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1266.539 ; gain = 202.984
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1266.539 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file W:/xil_projects_2015.x/pdm_zynq_board/current/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jun 02 12:27:15 2016...
