

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1081_2  |        0|      511|         2|          1|          1|  0 ~ 511|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dynamic_curInSize_2 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 5 'alloca' 'dynamic_curInSize_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln1069_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln1069"   --->   Operation 6 'read' 'zext_ln1069_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1069_cast = zext i5 %zext_ln1069_read"   --->   Operation 7 'zext' 'zext_ln1069_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %dynamic_lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln893 = store i6 %zext_ln1069_cast, i6 %dynamic_curInSize_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 9 'store' 'store_ln893' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body160"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dynamic_curInSize = load i6 %dynamic_curInSize_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 11 'load' 'dynamic_curInSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%icmp_ln1081 = icmp_eq  i6 %dynamic_curInSize, i6 19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 12 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln1081 = br i1 %icmp_ln1081, void %while.body160.split, void %while.end167.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 13 'br' 'br_ln1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1081_1 = zext i6 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 14 'zext' 'zext_ln1081_1' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%add_ln1081 = add i6 %dynamic_curInSize, i6 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 15 'add' 'add_ln1081' <Predicate = (!icmp_ln1081)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%order_addr = getelementptr i5 %order, i64 0, i64 %zext_ln1081_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 16 'getelementptr' 'order_addr' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 17 'load' 'order_load' <Predicate = (!icmp_ln1081)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln893 = store i6 %add_ln1081, i6 %dynamic_curInSize_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 18 'store' 'store_ln893' <Predicate = (!icmp_ln1081)> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln1081)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln893 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 19 'specpipeline' 'specpipeline_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln893 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1081 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 21 'specloopname' 'specloopname_ln1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 22 'load' 'order_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1081 = zext i5 %order_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 23 'zext' 'zext_ln1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%dynamic_lens_addr = getelementptr i5 %dynamic_lens, i64 0, i64 %zext_ln1081" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 24 'getelementptr' 'dynamic_lens_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "%store_ln1081 = store i5 0, i9 %dynamic_lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 25 'store' 'store_ln1081' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1081 = br void %while.body160" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 26 'br' 'br_ln1081' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.760ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln893', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893) of variable 'zext_ln1069_cast' on local variable 'dynamic_curInSize', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893 [8]  (0.460 ns)
	'load' operation 6 bit ('dynamic_curInSize', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081) on local variable 'dynamic_curInSize', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1081', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081) [12]  (0.840 ns)
	'store' operation 0 bit ('store_ln893', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893) of variable 'add_ln1081', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081 on local variable 'dynamic_curInSize', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893 [25]  (0.460 ns)

 <State 2>: 1.460ns
The critical path consists of the following:
	'load' operation 5 bit ('order_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081) on array 'order' [21]  (0.730 ns)
	'getelementptr' operation 9 bit ('dynamic_lens_addr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081) [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln1081', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081) of constant 0 on array 'dynamic_lens' [24]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
