/*
 * Generated by Bluespec Compiler, version 2025.01.1-9-g76db531e (build 76db531e)
 * 
 * On Mon Oct 27 08:19:01 UTC 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkBF16_PE.h"


/* Constructor */
MOD_mkBF16_PE::MOD_mkBF16_PE(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_activation_out_reg(simHdl, "activation_out_reg", this, 16u, 0u, (tUInt8)0u),
    INST_psum_out_reg(simHdl, "psum_out_reg", this, 16u, 0u, (tUInt8)0u),
    INST_weight_reg(simHdl, "weight_reg", this, 16u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 3u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkBF16_PE::init_symbols_0()
{
  init_symbol(&symbols[0u], "activation_out_reg", SYM_MODULE, &INST_activation_out_reg);
  init_symbol(&symbols[1u], "psum_out_reg", SYM_MODULE, &INST_psum_out_reg);
  init_symbol(&symbols[2u], "weight_reg", SYM_MODULE, &INST_weight_reg);
}


/* Rule actions */


/* Methods */

void MOD_mkBF16_PE::METH_load_weight(tUInt32 ARG_load_weight_w)
{
  INST_weight_reg.METH_write(ARG_load_weight_w);
}

tUInt8 MOD_mkBF16_PE::METH_RDY_load_weight()
{
  tUInt8 DEF_CAN_FIRE_load_weight;
  tUInt8 PORT_RDY_load_weight;
  DEF_CAN_FIRE_load_weight = (tUInt8)1u;
  PORT_RDY_load_weight = DEF_CAN_FIRE_load_weight;
  return PORT_RDY_load_weight;
}

void MOD_mkBF16_PE::METH_compute(tUInt32 ARG_compute_act_in, tUInt32 ARG_compute_psum_in)
{
  tUInt8 DEF_final_mantissa__h1022;
  tUInt8 DEF_final_mantissa__h1051;
  tUInt8 DEF_final_mantissa__h1080;
  tUInt8 DEF_final_mantissa__h1082;
  tUInt32 DEF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute__ETC___d86;
  tUInt8 DEF_final_exp___1__h963;
  tUInt8 DEF_final_exp__h1021;
  tUInt8 DEF_final_exp__h1050;
  tUInt8 DEF_final_exp__h1079;
  tUInt8 DEF_final_exp__h1081;
  tUInt32 DEF_exp_sum__h505;
  tUInt32 DEF__0_CONCAT_0b1_CONCAT_IF_IF_weight_reg_BITS_14_T_ETC___d51;
  tUInt32 DEF__1_CONCAT_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_ETC___d42;
  tUInt8 DEF_smaller_man__h458;
  tUInt8 DEF_shifted_smaller__h461;
  tUInt8 DEF_smaller_sign__h865;
  tUInt8 DEF_a_sign__h472;
  tUInt8 DEF_larger_sign__h805;
  tUInt8 DEF__theResult___snd__h720;
  tUInt8 DEF_a_mantissa__h474;
  tUInt8 DEF__0_CONCAT_weight_reg_BITS_14_TO_7_PLUS_0_CONCAT_ETC___d11;
  tUInt8 DEF_final_exp__h643;
  tUInt8 DEF__theResult___fst__h719;
  tUInt8 DEF_result_exp__h580;
  tUInt8 DEF_smaller_exp__h866;
  tUInt8 DEF_a_exp__h473;
  tUInt8 DEF_larger_exp__h806;
  tUInt8 DEF_exp_diff__h459;
  tUInt8 DEF_shift_amount__h460;
  tUInt32 DEF_man_result__h871;
  tUInt32 DEF_man_result__h946;
  tUInt8 DEF_b_sign__h551;
  tUInt8 DEF_b_sign__h770;
  tUInt8 DEF_a_sign__h514;
  tUInt8 DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d17;
  tUInt8 DEF_b_mantissa__h553;
  tUInt8 DEF_b_mantissa__h772;
  tUInt8 DEF_final_mantissa__h1103;
  tUInt32 DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54;
  tUInt8 DEF_final_mantissa__h964;
  tUInt8 DEF_a_mantissa__h516;
  tUInt8 DEF_final_mantissa__h727;
  tUInt32 DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d16;
  tUInt8 DEF_final_mantissa__h722;
  tUInt8 DEF_b_exp__h771;
  tUInt32 DEF_raw_exp__h506;
  tUInt8 DEF_final_exp__h726;
  tUInt32 DEF_x__h725;
  tUInt8 DEF_final_exp__h721;
  tUInt8 DEF_x__h629;
  tUInt32 DEF_weight_reg__h690;
  tUInt8 DEF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_in_ETC___d6;
  tUInt8 DEF_x__h631;
  tUInt8 DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26;
  DEF_x__h631 = (tUInt8)((tUInt8)255u & (ARG_compute_act_in >> 7u));
  DEF_weight_reg__h690 = INST_weight_reg.METH_read();
  DEF_x__h629 = (tUInt8)((tUInt8)255u & (DEF_weight_reg__h690 >> 7u));
  DEF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_in_ETC___d6 = DEF_x__h629 == (tUInt8)0u || DEF_x__h631 == (tUInt8)0u;
  DEF_b_exp__h771 = (tUInt8)((tUInt8)255u & (ARG_compute_psum_in >> 7u));
  DEF_a_mantissa__h516 = (tUInt8)((tUInt8)127u & DEF_weight_reg__h690);
  DEF_b_mantissa__h772 = (tUInt8)((tUInt8)127u & ARG_compute_psum_in);
  DEF_b_mantissa__h553 = (tUInt8)((tUInt8)127u & ARG_compute_act_in);
  DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d16 = (65535u & ((1u << 7u) | (tUInt32)(DEF_a_mantissa__h516))) * (65535u & ((1u << 7u) | (tUInt32)(DEF_b_mantissa__h553)));
  DEF_final_mantissa__h722 = (tUInt8)((tUInt8)127u & (DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d16 >> 8u));
  DEF_final_mantissa__h727 = (tUInt8)((tUInt8)127u & (DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d16 >> 7u));
  DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d17 = (tUInt8)((tUInt8)1u & (DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d16 >> 15u));
  DEF_a_sign__h514 = (tUInt8)(DEF_weight_reg__h690 >> 15u);
  DEF_b_sign__h770 = (tUInt8)(ARG_compute_psum_in >> 15u);
  DEF_b_sign__h551 = (tUInt8)(ARG_compute_act_in >> 15u);
  DEF__theResult___snd__h720 = DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d17 ? DEF_final_mantissa__h722 : DEF_final_mantissa__h727;
  DEF_a_sign__h472 = DEF_a_sign__h514 ^ DEF_b_sign__h551;
  DEF_exp_sum__h505 = 511u & ((511u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_x__h629))) + (511u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_x__h631))));
  DEF_raw_exp__h506 = 511u & (DEF_exp_sum__h505 - 127u);
  DEF_x__h725 = 511u & (DEF_raw_exp__h506 + 1u);
  DEF_final_exp__h721 = (tUInt8)((tUInt8)255u & DEF_x__h725);
  DEF_final_exp__h726 = (tUInt8)((tUInt8)255u & DEF_raw_exp__h506);
  DEF__theResult___fst__h719 = DEF__1_CONCAT_weight_reg_BITS_6_TO_0_2_3_MUL_1_CONC_ETC___d17 ? DEF_final_exp__h721 : DEF_final_exp__h726;
  DEF__0_CONCAT_weight_reg_BITS_14_TO_7_PLUS_0_CONCAT_ETC___d11 = DEF_raw_exp__h506 <= 255u;
  DEF_final_exp__h643 = DEF__0_CONCAT_weight_reg_BITS_14_TO_7_PLUS_0_CONCAT_ETC___d11 ? (tUInt8)0u : (tUInt8)255u;
  DEF_result_exp__h580 = DEF__0_CONCAT_weight_reg_BITS_14_TO_7_PLUS_0_CONCAT_ETC___d11 ? DEF__theResult___fst__h719 : DEF_final_exp__h643;
  DEF_a_exp__h473 = DEF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_in_ETC___d6 ? (tUInt8)0u : DEF_result_exp__h580;
  DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 = DEF_a_exp__h473 < DEF_b_exp__h771;
  DEF_larger_exp__h806 = DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 ? DEF_b_exp__h771 : DEF_a_exp__h473;
  DEF_smaller_exp__h866 = DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 ? DEF_a_exp__h473 : DEF_b_exp__h771;
  DEF_exp_diff__h459 = (tUInt8)255u & (DEF_larger_exp__h806 - DEF_smaller_exp__h866);
  DEF_shift_amount__h460 = DEF_exp_diff__h459 <= (tUInt8)8u ? DEF_exp_diff__h459 : (tUInt8)8u;
  DEF_a_mantissa__h474 = DEF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_in_ETC___d6 || !DEF__0_CONCAT_weight_reg_BITS_14_TO_7_PLUS_0_CONCAT_ETC___d11 ? (tUInt8)0u : DEF__theResult___snd__h720;
  DEF_larger_sign__h805 = DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 ? DEF_b_sign__h770 : DEF_a_sign__h472;
  DEF_smaller_sign__h865 = DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 ? DEF_a_sign__h472 : DEF_b_sign__h770;
  DEF_smaller_man__h458 = (tUInt8)255u & (((tUInt8)1u << 7u) | (DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 ? DEF_a_mantissa__h474 : DEF_b_mantissa__h772));
  DEF_shifted_smaller__h461 = primShiftR8(8u,
					  8u,
					  (tUInt8)(DEF_smaller_man__h458),
					  8u,
					  (tUInt8)(DEF_shift_amount__h460));
  DEF__1_CONCAT_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_ETC___d42 = 511u & ((((tUInt32)((tUInt8)1u)) << 7u) | (tUInt32)(DEF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute_act_ETC___d26 ? DEF_b_mantissa__h772 : DEF_a_mantissa__h474));
  DEF__0_CONCAT_0b1_CONCAT_IF_IF_weight_reg_BITS_14_T_ETC___d51 = 511u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_shifted_smaller__h461));
  DEF_man_result__h946 = 511u & (DEF__1_CONCAT_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_ETC___d42 + DEF__0_CONCAT_0b1_CONCAT_IF_IF_weight_reg_BITS_14_T_ETC___d51);
  DEF_man_result__h871 = 511u & (DEF__1_CONCAT_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_ETC___d42 - DEF__0_CONCAT_0b1_CONCAT_IF_IF_weight_reg_BITS_14_T_ETC___d51);
  DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 = DEF_larger_sign__h805 == DEF_smaller_sign__h865 ? DEF_man_result__h946 : DEF_man_result__h871;
  DEF_final_mantissa__h964 = (tUInt8)((tUInt8)127u & (DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 >> 1u));
  DEF_final_mantissa__h1103 = (tUInt8)((tUInt8)127u & DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54);
  DEF_final_exp__h1081 = (tUInt8)255u & (DEF_larger_exp__h806 - (tUInt8)4u);
  DEF_final_exp__h1079 = (tUInt8)255u & (DEF_larger_exp__h806 - (tUInt8)3u);
  DEF_final_exp__h1050 = (tUInt8)255u & (DEF_larger_exp__h806 - (tUInt8)2u);
  DEF_final_exp___1__h963 = (tUInt8)255u & (DEF_larger_exp__h806 + (tUInt8)1u);
  DEF_final_exp__h1021 = (tUInt8)255u & (DEF_larger_exp__h806 - (tUInt8)1u);
  DEF_final_mantissa__h1082 = (tUInt8)127u & (((tUInt8)((tUInt8)7u & DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54)) << 4u);
  DEF_final_mantissa__h1080 = (tUInt8)127u & (((tUInt8)((tUInt8)15u & DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54)) << 3u);
  DEF_final_mantissa__h1051 = (tUInt8)127u & (((tUInt8)((tUInt8)31u & DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54)) << 2u);
  DEF_final_mantissa__h1022 = (tUInt8)127u & (((tUInt8)((tUInt8)63u & DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54)) << 1u);
  DEF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute__ETC___d86 = 65535u & ((((tUInt32)(DEF_larger_sign__h805)) << 15u) | ((tUInt8)(DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 >> 8u) ? 32767u & ((((tUInt32)(DEF_final_exp___1__h963)) << 7u) | (tUInt32)(DEF_final_mantissa__h964)) : ((tUInt8)((tUInt8)1u & (DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 >> 7u)) ? 32767u & ((((tUInt32)(DEF_larger_exp__h806)) << 7u) | (tUInt32)(DEF_final_mantissa__h1103)) : ((tUInt8)((tUInt8)1u & (DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 >> 6u)) ? 32767u & ((((tUInt32)(DEF_final_exp__h1021)) << 7u) | (tUInt32)(DEF_final_mantissa__h1022)) : ((tUInt8)((tUInt8)1u & (DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 >> 5u)) ? 32767u & ((((tUInt32)(DEF_final_exp__h1050)) << 7u) | (tUInt32)(DEF_final_mantissa__h1051)) : ((tUInt8)((tUInt8)1u & (DEF_IF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compu_ETC___d54 >> 4u)) ? 32767u & ((((tUInt32)(DEF_final_exp__h1079)) << 7u) | (tUInt32)(DEF_final_mantissa__h1080)) : 32767u & ((((tUInt32)(DEF_final_exp__h1081)) << 7u) | (tUInt32)(DEF_final_mantissa__h1082))))))));
  INST_activation_out_reg.METH_write(ARG_compute_act_in);
  INST_psum_out_reg.METH_write(DEF_IF_IF_weight_reg_BITS_14_TO_7_EQ_0_OR_compute__ETC___d86);
}

tUInt8 MOD_mkBF16_PE::METH_RDY_compute()
{
  tUInt8 DEF_CAN_FIRE_compute;
  tUInt8 PORT_RDY_compute;
  DEF_CAN_FIRE_compute = (tUInt8)1u;
  PORT_RDY_compute = DEF_CAN_FIRE_compute;
  return PORT_RDY_compute;
}

tUInt32 MOD_mkBF16_PE::METH_get_activation_out()
{
  tUInt32 PORT_get_activation_out;
  PORT_get_activation_out = INST_activation_out_reg.METH_read();
  return PORT_get_activation_out;
}

tUInt8 MOD_mkBF16_PE::METH_RDY_get_activation_out()
{
  tUInt8 DEF_CAN_FIRE_get_activation_out;
  tUInt8 PORT_RDY_get_activation_out;
  DEF_CAN_FIRE_get_activation_out = (tUInt8)1u;
  PORT_RDY_get_activation_out = DEF_CAN_FIRE_get_activation_out;
  return PORT_RDY_get_activation_out;
}

tUInt32 MOD_mkBF16_PE::METH_get_psum_out()
{
  tUInt32 PORT_get_psum_out;
  PORT_get_psum_out = INST_psum_out_reg.METH_read();
  return PORT_get_psum_out;
}

tUInt8 MOD_mkBF16_PE::METH_RDY_get_psum_out()
{
  tUInt8 DEF_CAN_FIRE_get_psum_out;
  tUInt8 PORT_RDY_get_psum_out;
  DEF_CAN_FIRE_get_psum_out = (tUInt8)1u;
  PORT_RDY_get_psum_out = DEF_CAN_FIRE_get_psum_out;
  return PORT_RDY_get_psum_out;
}


/* Reset routines */

void MOD_mkBF16_PE::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_weight_reg.reset_RST(ARG_rst_in);
  INST_psum_out_reg.reset_RST(ARG_rst_in);
  INST_activation_out_reg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkBF16_PE::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkBF16_PE::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_activation_out_reg.dump_state(indent + 2u);
  INST_psum_out_reg.dump_state(indent + 2u);
  INST_weight_reg.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkBF16_PE::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 4u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_activation_out_reg.dump_VCD_defs(num);
  num = INST_psum_out_reg.dump_VCD_defs(num);
  num = INST_weight_reg.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkBF16_PE::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBF16_PE &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkBF16_PE::vcd_defs(tVCDDumpType dt, MOD_mkBF16_PE &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkBF16_PE::vcd_prims(tVCDDumpType dt, MOD_mkBF16_PE &backing)
{
  INST_activation_out_reg.dump_VCD(dt, backing.INST_activation_out_reg);
  INST_psum_out_reg.dump_VCD(dt, backing.INST_psum_out_reg);
  INST_weight_reg.dump_VCD(dt, backing.INST_weight_reg);
}
