\subsection{tb\+\_\+behave Architecture Reference}
\label{classsmpl__cmp__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d5/d79/classsmpl__cmp__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+361}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+362}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk0\+\_\+phshift} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+phshift} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iq\+\_\+width} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} 
\item 
{\bf mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 11 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut1\+\_\+diq\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut1\+\_\+diq\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+length} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0008 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+\+AI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+A\+A \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+\+AQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 555 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+\+BI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+A\+A \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+\+BQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 555 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+cmp\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lms7002\+\_\+diq2\+\_\+dut0}  {\bfseries entity lms7002\+\_\+diq2\+\_\+sim}   
\item 
{\bf lms7002\+\_\+ddin\+\_\+dut1}  {\bfseries entity lms7002\+\_\+ddin}   
\item 
{\bf smpl\+\_\+cmp\+\_\+dut2}  {\bfseries entity smpl\+\_\+cmp}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classsmpl__cmp__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 75} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classsmpl__cmp__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 66} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+361@{P\+R\+O\+C\+E\+S\+S\+\_\+361}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+361@{P\+R\+O\+C\+E\+S\+S\+\_\+361}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+361}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+361 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classsmpl__cmp__tb_1_1tb__behave_a08c395c6df1064a23cc50e3fa0865d9a}


Definition at line {\bf 91} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+362@{P\+R\+O\+C\+E\+S\+S\+\_\+362}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+362@{P\+R\+O\+C\+E\+S\+S\+\_\+362}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+362clk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+362(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsmpl__cmp__tb_1_1tb__behave_a6231d120c4fba38b73c0932c8cbe4f19}


Definition at line {\bf 99} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classsmpl__cmp__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 84} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 11 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a1e134c20b9493590d25b7099d98704b4}


Definition at line {\bf 40} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 30} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classsmpl__cmp__tb_1_1tb__behave_ad03d90619a1930e0f5daa16a616edd90}


Definition at line {\bf 23} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+phshift@{clk0\+\_\+phshift}}
\index{clk0\+\_\+phshift@{clk0\+\_\+phshift}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+phshift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+phshift} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classsmpl__cmp__tb_1_1tb__behave_ad69eee1cfad0ab137079e946d9c64e91}


Definition at line {\bf 24} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 30} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classsmpl__cmp__tb_1_1tb__behave_aed19b0dc48aba325370146bf0b89ab44}


Definition at line {\bf 26} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+phshift@{clk1\+\_\+phshift}}
\index{clk1\+\_\+phshift@{clk1\+\_\+phshift}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+phshift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+phshift} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classsmpl__cmp__tb_1_1tb__behave_aa3866cac379dad6ee39354cc1eb7025d}


Definition at line {\bf 27} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a662db7a95886313e97a60b47c438cb5c}


Definition at line {\bf 37} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut1\+\_\+diq\+\_\+out\+\_\+h@{dut1\+\_\+diq\+\_\+out\+\_\+h}}
\index{dut1\+\_\+diq\+\_\+out\+\_\+h@{dut1\+\_\+diq\+\_\+out\+\_\+h}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut1\+\_\+diq\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut1\+\_\+diq\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a384b465588ead5c8879c39a6ab8ac7a1}


Definition at line {\bf 49} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut1\+\_\+diq\+\_\+out\+\_\+l@{dut1\+\_\+diq\+\_\+out\+\_\+l}}
\index{dut1\+\_\+diq\+\_\+out\+\_\+l@{dut1\+\_\+diq\+\_\+out\+\_\+l}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut1\+\_\+diq\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut1\+\_\+diq\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a0da9fedfdad2814e10400f945d325254}


Definition at line {\bf 50} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+\+AI@{dut2\+\_\+cmp\+\_\+\+AI}}
\index{dut2\+\_\+cmp\+\_\+\+AI@{dut2\+\_\+cmp\+\_\+\+AI}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+\+AI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+\+AI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+A\+A \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a251152f69693d90b6adc060c735113e0}


Definition at line {\bf 54} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+\+AQ@{dut2\+\_\+cmp\+\_\+\+AQ}}
\index{dut2\+\_\+cmp\+\_\+\+AQ@{dut2\+\_\+cmp\+\_\+\+AQ}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+\+AQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+\+AQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 555 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a289d9c2c8351a4371e894c1f569a9aea}


Definition at line {\bf 55} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+\+BI@{dut2\+\_\+cmp\+\_\+\+BI}}
\index{dut2\+\_\+cmp\+\_\+\+BI@{dut2\+\_\+cmp\+\_\+\+BI}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+\+BI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+\+BI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+A\+A \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a99a435759ec264aa090c45de8e9116ce}


Definition at line {\bf 56} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+\+BQ@{dut2\+\_\+cmp\+\_\+\+BQ}}
\index{dut2\+\_\+cmp\+\_\+\+BQ@{dut2\+\_\+cmp\+\_\+\+BQ}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+\+BQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+\+BQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 555 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_ae95128bb9bf8a025f264386879f244e6}


Definition at line {\bf 57} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+done@{dut2\+\_\+cmp\+\_\+done}}
\index{dut2\+\_\+cmp\+\_\+done@{dut2\+\_\+cmp\+\_\+done}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a89c9124965fe8f8e81ce8d04819496dd}


Definition at line {\bf 58} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+error@{dut2\+\_\+cmp\+\_\+error}}
\index{dut2\+\_\+cmp\+\_\+error@{dut2\+\_\+cmp\+\_\+error}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a27fd951960e64af0454828e30e392fea}


Definition at line {\bf 59} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+length@{dut2\+\_\+cmp\+\_\+length}}
\index{dut2\+\_\+cmp\+\_\+length@{dut2\+\_\+cmp\+\_\+length}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+length}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+length} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0008 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_acb0ed243f5d44b647544195bcb8ccdee}


Definition at line {\bf 53} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+cmp\+\_\+start@{dut2\+\_\+cmp\+\_\+start}}
\index{dut2\+\_\+cmp\+\_\+start@{dut2\+\_\+cmp\+\_\+start}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+cmp\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+cmp\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a5337ac1a7cd469b86bac56ebede00bf7}


Definition at line {\bf 52} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+diq\+\_\+h@{dut2\+\_\+diq\+\_\+h}}
\index{dut2\+\_\+diq\+\_\+h@{dut2\+\_\+diq\+\_\+h}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a42280502c98125a11e21f1dd43431128}


Definition at line {\bf 60} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+diq\+\_\+l@{dut2\+\_\+diq\+\_\+l}}
\index{dut2\+\_\+diq\+\_\+l@{dut2\+\_\+diq\+\_\+l}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a21da98d8a01696fd36cfa8ed8f075d08}


Definition at line {\bf 61} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!fidm@{fidm}}
\index{fidm@{fidm}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a27aad795f222e246836ba19459564235}


Definition at line {\bf 39} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}}
\index{inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a39b271ef163cdb205ce30c1d23910938}


Definition at line {\bf 45} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fsync@{inst0\+\_\+fsync}}
\index{inst0\+\_\+fsync@{inst0\+\_\+fsync}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a4a92f2c44f63032a7b0d3743309deafd}


Definition at line {\bf 46} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!iq\+\_\+width@{iq\+\_\+width}}
\index{iq\+\_\+width@{iq\+\_\+width}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{iq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+width} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a62a21385fa329345032e7cc872b5b52e}


Definition at line {\bf 34} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!lms7002\+\_\+ddin\+\_\+dut1@{lms7002\+\_\+ddin\+\_\+dut1}}
\index{lms7002\+\_\+ddin\+\_\+dut1@{lms7002\+\_\+ddin\+\_\+dut1}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{lms7002\+\_\+ddin\+\_\+dut1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+ddin\+\_\+dut1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{lms7002\+\_\+ddin}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsmpl__cmp__tb_1_1tb__behave_a65725219cec82c6e75efc468a9421633}


Definition at line {\bf 141} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!lms7002\+\_\+diq2\+\_\+dut0@{lms7002\+\_\+diq2\+\_\+dut0}}
\index{lms7002\+\_\+diq2\+\_\+dut0@{lms7002\+\_\+diq2\+\_\+dut0}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{lms7002\+\_\+diq2\+\_\+dut0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+diq2\+\_\+dut0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{lms7002\+\_\+diq2\+\_\+sim}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsmpl__cmp__tb_1_1tb__behave_ab7d0f4a15669c6173945461f23418f14}


Definition at line {\bf 126} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a9aa911b7e344dbe7bc427ee3a5a33ffe}


Definition at line {\bf 38} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!mode@{mode}}
\index{mode@{mode}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a17e49f609b30c62eb4c23aa4b7a08972}


Definition at line {\bf 35} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 31} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+cmp\+\_\+dut2@{smpl\+\_\+cmp\+\_\+dut2}}
\index{smpl\+\_\+cmp\+\_\+dut2@{smpl\+\_\+cmp\+\_\+dut2}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+cmp\+\_\+dut2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+dut2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{smpl\+\_\+cmp}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsmpl__cmp__tb_1_1tb__behave_a17539d838c76452b5f1f51d1858acc1a}


Definition at line {\bf 173} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.

\index{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave@{smpl\+\_\+cmp\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmpl__cmp__tb_1_1tb__behave_a5ed9664d889756b1c51f6a6b067e1a96}


Definition at line {\bf 36} of file {\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/smpl\+\_\+cmp/sim/{\bf smpl\+\_\+cmp\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
