============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 14:19:34 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.321459s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (42.6%)

RUN-1004 : used memory is 271 MB, reserved memory is 255 MB, peak memory is 283 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7802 instances
RUN-0007 : 5499 luts, 2089 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8188 nets
RUN-1001 : 4618 nets have 2 pins
RUN-1001 : 2598 nets have [3 - 5] pins
RUN-1001 : 467 nets have [6 - 10] pins
RUN-1001 : 250 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     257     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     748     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  62   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7800 instances, 5499 luts, 2089 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.97907e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7800.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.47724e+06, overlap = 223.062
PHY-3002 : Step(2): len = 1.16067e+06, overlap = 233.062
PHY-3002 : Step(3): len = 730955, overlap = 299
PHY-3002 : Step(4): len = 596150, overlap = 363.031
PHY-3002 : Step(5): len = 465056, overlap = 402.906
PHY-3002 : Step(6): len = 429885, overlap = 424.125
PHY-3002 : Step(7): len = 371942, overlap = 482.906
PHY-3002 : Step(8): len = 354170, overlap = 511.094
PHY-3002 : Step(9): len = 263112, overlap = 530.719
PHY-3002 : Step(10): len = 253474, overlap = 534.969
PHY-3002 : Step(11): len = 238525, overlap = 538.219
PHY-3002 : Step(12): len = 231730, overlap = 540.344
PHY-3002 : Step(13): len = 218735, overlap = 543.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96423e-06
PHY-3002 : Step(14): len = 253142, overlap = 531.594
PHY-3002 : Step(15): len = 262694, overlap = 525.844
PHY-3002 : Step(16): len = 236081, overlap = 519.812
PHY-3002 : Step(17): len = 236023, overlap = 518.031
PHY-3002 : Step(18): len = 229659, overlap = 509.156
PHY-3002 : Step(19): len = 228140, overlap = 506.781
PHY-3002 : Step(20): len = 225990, overlap = 504.812
PHY-3002 : Step(21): len = 220073, overlap = 510.844
PHY-3002 : Step(22): len = 219887, overlap = 510.312
PHY-3002 : Step(23): len = 216623, overlap = 519.344
PHY-3002 : Step(24): len = 211893, overlap = 530.031
PHY-3002 : Step(25): len = 210237, overlap = 519
PHY-3002 : Step(26): len = 208876, overlap = 516.188
PHY-3002 : Step(27): len = 204297, overlap = 513.938
PHY-3002 : Step(28): len = 203578, overlap = 507.438
PHY-3002 : Step(29): len = 202381, overlap = 509.531
PHY-3002 : Step(30): len = 201564, overlap = 482.812
PHY-3002 : Step(31): len = 198454, overlap = 476.281
PHY-3002 : Step(32): len = 196107, overlap = 468.094
PHY-3002 : Step(33): len = 195265, overlap = 458.906
PHY-3002 : Step(34): len = 192164, overlap = 474.625
PHY-3002 : Step(35): len = 192212, overlap = 478.094
PHY-3002 : Step(36): len = 191142, overlap = 480.312
PHY-3002 : Step(37): len = 189182, overlap = 471.156
PHY-3002 : Step(38): len = 189204, overlap = 480.219
PHY-3002 : Step(39): len = 188168, overlap = 482.219
PHY-3002 : Step(40): len = 188130, overlap = 483.656
PHY-3002 : Step(41): len = 187614, overlap = 482.938
PHY-3002 : Step(42): len = 186305, overlap = 477.875
PHY-3002 : Step(43): len = 187202, overlap = 482.312
PHY-3002 : Step(44): len = 187525, overlap = 490.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.92847e-06
PHY-3002 : Step(45): len = 189105, overlap = 487.156
PHY-3002 : Step(46): len = 190187, overlap = 487.219
PHY-3002 : Step(47): len = 192734, overlap = 486.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.35626e-06
PHY-3002 : Step(48): len = 194952, overlap = 469.375
PHY-3002 : Step(49): len = 198317, overlap = 468.812
PHY-3002 : Step(50): len = 220151, overlap = 454.594
PHY-3002 : Step(51): len = 234965, overlap = 422.719
PHY-3002 : Step(52): len = 233388, overlap = 410.531
PHY-3002 : Step(53): len = 233579, overlap = 412.031
PHY-3002 : Step(54): len = 233283, overlap = 390.562
PHY-3002 : Step(55): len = 233170, overlap = 397.25
PHY-3002 : Step(56): len = 233510, overlap = 392.25
PHY-3002 : Step(57): len = 233495, overlap = 385.969
PHY-3002 : Step(58): len = 233745, overlap = 380.719
PHY-3002 : Step(59): len = 234109, overlap = 373.781
PHY-3002 : Step(60): len = 235156, overlap = 364.875
PHY-3002 : Step(61): len = 235227, overlap = 359.469
PHY-3002 : Step(62): len = 235295, overlap = 355.656
PHY-3002 : Step(63): len = 235676, overlap = 349.656
PHY-3002 : Step(64): len = 237429, overlap = 342.438
PHY-3002 : Step(65): len = 239635, overlap = 329.094
PHY-3002 : Step(66): len = 240422, overlap = 328.594
PHY-3002 : Step(67): len = 241319, overlap = 337.406
PHY-3002 : Step(68): len = 242421, overlap = 313.344
PHY-3002 : Step(69): len = 243132, overlap = 315.906
PHY-3002 : Step(70): len = 242591, overlap = 317.094
PHY-3002 : Step(71): len = 242998, overlap = 315.375
PHY-3002 : Step(72): len = 243398, overlap = 315.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.25501e-05
PHY-3002 : Step(73): len = 245776, overlap = 310.875
PHY-3002 : Step(74): len = 246936, overlap = 307.875
PHY-3002 : Step(75): len = 249516, overlap = 298.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.0306e-05
PHY-3002 : Step(76): len = 249467, overlap = 298.375
PHY-3002 : Step(77): len = 250485, overlap = 297.719
PHY-3002 : Step(78): len = 277983, overlap = 289.938
PHY-3002 : Step(79): len = 290788, overlap = 281.156
PHY-3002 : Step(80): len = 290979, overlap = 276.594
PHY-3002 : Step(81): len = 291987, overlap = 266.719
PHY-3002 : Step(82): len = 292237, overlap = 269.25
PHY-3002 : Step(83): len = 292243, overlap = 267.812
PHY-3002 : Step(84): len = 292032, overlap = 275.844
PHY-3002 : Step(85): len = 292329, overlap = 268.719
PHY-3002 : Step(86): len = 293407, overlap = 264.406
PHY-3002 : Step(87): len = 294543, overlap = 254.469
PHY-3002 : Step(88): len = 295591, overlap = 245.875
PHY-3002 : Step(89): len = 296772, overlap = 243.875
PHY-3002 : Step(90): len = 297236, overlap = 251.062
PHY-3002 : Step(91): len = 298315, overlap = 257.25
PHY-3002 : Step(92): len = 300038, overlap = 254.688
PHY-3002 : Step(93): len = 301282, overlap = 249.875
PHY-3002 : Step(94): len = 302063, overlap = 243.406
PHY-3002 : Step(95): len = 302045, overlap = 244.656
PHY-3002 : Step(96): len = 301807, overlap = 243.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.42809e-05
PHY-3002 : Step(97): len = 303026, overlap = 242.469
PHY-3002 : Step(98): len = 304712, overlap = 240.594
PHY-3002 : Step(99): len = 307810, overlap = 235.969
PHY-3001 : Before Legalized: Len = 307810
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-3001 : After Legalized: Len = 343831, Over = 87.4688
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8188.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 429008, over cnt = 1603(4%), over = 10697, worst = 62
PHY-1001 : End global iterations;  0.460990s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.7%)

PHY-1001 : Congestion index: top1 = 130.73, top5 = 89.72, top10 = 70.76, top15 = 59.81.
PHY-3001 : End congestion estimation;  0.571003s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (38.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.92424e-06
PHY-3002 : Step(100): len = 312662, overlap = 232.094
PHY-3002 : Step(101): len = 311793, overlap = 246.594
PHY-3002 : Step(102): len = 293626, overlap = 267.188
PHY-3002 : Step(103): len = 277464, overlap = 284.75
PHY-3002 : Step(104): len = 273210, overlap = 289.406
PHY-3002 : Step(105): len = 259431, overlap = 293.094
PHY-3002 : Step(106): len = 256368, overlap = 296.438
PHY-3002 : Step(107): len = 255916, overlap = 300.281
PHY-3002 : Step(108): len = 250329, overlap = 313.531
PHY-3002 : Step(109): len = 245845, overlap = 322.875
PHY-3002 : Step(110): len = 245532, overlap = 328.75
PHY-3002 : Step(111): len = 240811, overlap = 337.656
PHY-3002 : Step(112): len = 240672, overlap = 341
PHY-3002 : Step(113): len = 236762, overlap = 346.375
PHY-3002 : Step(114): len = 235479, overlap = 348.156
PHY-3002 : Step(115): len = 234055, overlap = 346.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.84849e-06
PHY-3002 : Step(116): len = 236180, overlap = 342.5
PHY-3002 : Step(117): len = 240149, overlap = 340.844
PHY-3002 : Step(118): len = 246504, overlap = 336.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.69697e-06
PHY-3002 : Step(119): len = 262474, overlap = 316.125
PHY-3002 : Step(120): len = 273246, overlap = 302.969
PHY-3002 : Step(121): len = 291482, overlap = 258.75
PHY-3002 : Step(122): len = 298616, overlap = 238.719
PHY-3002 : Step(123): len = 304142, overlap = 217.75
PHY-3002 : Step(124): len = 306695, overlap = 201.812
PHY-3002 : Step(125): len = 307232, overlap = 193.312
PHY-3002 : Step(126): len = 305745, overlap = 192.344
PHY-3002 : Step(127): len = 306152, overlap = 190.531
PHY-3002 : Step(128): len = 304736, overlap = 192.156
PHY-3002 : Step(129): len = 305158, overlap = 194.094
PHY-3002 : Step(130): len = 305346, overlap = 194.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.53939e-05
PHY-3002 : Step(131): len = 313308, overlap = 179.656
PHY-3002 : Step(132): len = 322327, overlap = 165.094
PHY-3002 : Step(133): len = 333385, overlap = 139.156
PHY-3002 : Step(134): len = 336516, overlap = 117.844
PHY-3002 : Step(135): len = 330670, overlap = 119.594
PHY-3002 : Step(136): len = 327639, overlap = 121.844
PHY-3002 : Step(137): len = 327036, overlap = 122.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.97548e-05
PHY-3002 : Step(138): len = 348904, overlap = 98.9062
PHY-3002 : Step(139): len = 373407, overlap = 69.2812
PHY-3002 : Step(140): len = 383293, overlap = 66.0938
PHY-3002 : Step(141): len = 376190, overlap = 55.875
PHY-3002 : Step(142): len = 375424, overlap = 54
PHY-3002 : Step(143): len = 373061, overlap = 53.6875
PHY-3002 : Step(144): len = 370772, overlap = 52
PHY-3002 : Step(145): len = 372368, overlap = 52.1562
PHY-3002 : Step(146): len = 373405, overlap = 51.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.95095e-05
PHY-3002 : Step(147): len = 391921, overlap = 37.0625
PHY-3002 : Step(148): len = 401352, overlap = 23.5625
PHY-3002 : Step(149): len = 411190, overlap = 17.375
PHY-3002 : Step(150): len = 413368, overlap = 13.4688
PHY-3002 : Step(151): len = 414278, overlap = 12.4688
PHY-3002 : Step(152): len = 410016, overlap = 13.5312
PHY-3002 : Step(153): len = 407955, overlap = 17.2188
PHY-3002 : Step(154): len = 408564, overlap = 20.2188
PHY-3002 : Step(155): len = 408875, overlap = 19.2812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000119019
PHY-3002 : Step(156): len = 425572, overlap = 11.4688
PHY-3002 : Step(157): len = 432763, overlap = 7.1875
PHY-3002 : Step(158): len = 435939, overlap = 5.34375
PHY-3002 : Step(159): len = 435372, overlap = 4.375
PHY-3002 : Step(160): len = 435702, overlap = 3.25
PHY-3002 : Step(161): len = 436655, overlap = 2.75
PHY-3002 : Step(162): len = 438049, overlap = 2.5
PHY-3002 : Step(163): len = 437914, overlap = 3.375
PHY-3002 : Step(164): len = 438444, overlap = 4.34375
PHY-3002 : Step(165): len = 438160, overlap = 5.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000238038
PHY-3002 : Step(166): len = 448941, overlap = 6.15625
PHY-3002 : Step(167): len = 454872, overlap = 7.0625
PHY-3002 : Step(168): len = 461960, overlap = 8
PHY-3002 : Step(169): len = 460436, overlap = 7.1875
PHY-3002 : Step(170): len = 460227, overlap = 7.125
PHY-3002 : Step(171): len = 459997, overlap = 5.875
PHY-3002 : Step(172): len = 460492, overlap = 5.34375
PHY-3002 : Step(173): len = 461069, overlap = 5.4375
PHY-3002 : Step(174): len = 461456, overlap = 5.3125
PHY-3002 : Step(175): len = 461054, overlap = 3.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00047455
PHY-3002 : Step(176): len = 468540, overlap = 2.875
PHY-3002 : Step(177): len = 473225, overlap = 3
PHY-3002 : Step(178): len = 479999, overlap = 3.3125
PHY-3002 : Step(179): len = 481405, overlap = 2.3125
PHY-3002 : Step(180): len = 481556, overlap = 2.125
PHY-3002 : Step(181): len = 482021, overlap = 1.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2/8188.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 606048, over cnt = 1567(4%), over = 6918, worst = 56
PHY-1001 : End global iterations;  0.503465s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (59.0%)

PHY-1001 : Congestion index: top1 = 80.93, top5 = 59.64, top10 = 50.03, top15 = 44.86.
PHY-3001 : End congestion estimation;  0.619807s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (50.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011744
PHY-3002 : Step(182): len = 474905, overlap = 12.6875
PHY-3002 : Step(183): len = 471090, overlap = 11.9062
PHY-3002 : Step(184): len = 459274, overlap = 13.0938
PHY-3002 : Step(185): len = 441831, overlap = 9.8125
PHY-3002 : Step(186): len = 434324, overlap = 14.4688
PHY-3002 : Step(187): len = 425051, overlap = 15.1562
PHY-3002 : Step(188): len = 421806, overlap = 15.8125
PHY-3002 : Step(189): len = 415913, overlap = 11.9688
PHY-3002 : Step(190): len = 411551, overlap = 13.9688
PHY-3002 : Step(191): len = 408258, overlap = 12.125
PHY-3002 : Step(192): len = 404225, overlap = 12.3438
PHY-3002 : Step(193): len = 401475, overlap = 15.375
PHY-3002 : Step(194): len = 399395, overlap = 17.5938
PHY-3002 : Step(195): len = 398629, overlap = 18.3438
PHY-3002 : Step(196): len = 396866, overlap = 19.7812
PHY-3002 : Step(197): len = 395216, overlap = 18.4062
PHY-3002 : Step(198): len = 393618, overlap = 20.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00023488
PHY-3002 : Step(199): len = 402569, overlap = 15.8125
PHY-3002 : Step(200): len = 409046, overlap = 14.4375
PHY-3002 : Step(201): len = 414304, overlap = 13.3438
PHY-3002 : Step(202): len = 416488, overlap = 17.5938
PHY-3002 : Step(203): len = 417581, overlap = 12.3438
PHY-3002 : Step(204): len = 418193, overlap = 8.75
PHY-3002 : Step(205): len = 418159, overlap = 9.03125
PHY-3002 : Step(206): len = 417695, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00046976
PHY-3002 : Step(207): len = 422430, overlap = 9.40625
PHY-3002 : Step(208): len = 427492, overlap = 7.09375
PHY-3002 : Step(209): len = 433683, overlap = 5.21875
PHY-3002 : Step(210): len = 437048, overlap = 5.6875
PHY-3002 : Step(211): len = 439019, overlap = 5.0625
PHY-3002 : Step(212): len = 441144, overlap = 4.875
PHY-3002 : Step(213): len = 441746, overlap = 7.84375
PHY-3002 : Step(214): len = 442240, overlap = 6.9375
PHY-3002 : Step(215): len = 442661, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000939521
PHY-3002 : Step(216): len = 445420, overlap = 5.875
PHY-3002 : Step(217): len = 449100, overlap = 5.5
PHY-3002 : Step(218): len = 455292, overlap = 4.84375
PHY-3002 : Step(219): len = 459591, overlap = 4.53125
PHY-3002 : Step(220): len = 463488, overlap = 5.5
PHY-3002 : Step(221): len = 466978, overlap = 6.0625
PHY-3002 : Step(222): len = 467531, overlap = 5.6875
PHY-3002 : Step(223): len = 467212, overlap = 5.1875
PHY-3002 : Step(224): len = 466599, overlap = 4.0625
PHY-3002 : Step(225): len = 466076, overlap = 4.4375
PHY-3002 : Step(226): len = 465517, overlap = 4.09375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0018023
PHY-3002 : Step(227): len = 467987, overlap = 3.53125
PHY-3002 : Step(228): len = 471387, overlap = 2.96875
PHY-3002 : Step(229): len = 475061, overlap = 2.15625
PHY-3002 : Step(230): len = 474649, overlap = 2
PHY-3002 : Step(231): len = 474392, overlap = 2.09375
PHY-3002 : Step(232): len = 474457, overlap = 2.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 80.19 peak overflow 1.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 202/8188.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 627128, over cnt = 1642(4%), over = 5808, worst = 24
PHY-1001 : End global iterations;  0.545499s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 61.47, top5 = 50.65, top10 = 44.16, top15 = 40.35.
PHY-1001 : End incremental global routing;  0.658798s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (42.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38853, tnet num: 8186, tinst num: 7800, tnode num: 46360, tedge num: 63287.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.362438s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (30.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.153430s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (37.9%)

OPT-1001 : Current memory(MB): used = 406, reserve = 394, peak = 406.
OPT-1001 : End physical optimization;  1.201731s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (39.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5499 LUT to BLE ...
SYN-4008 : Packed 5499 LUT and 735 SEQ to BLE.
SYN-4003 : Packing 1354 remaining SEQ's ...
SYN-4005 : Packed 1222 SEQ with LUT/SLICE
SYN-4006 : 3546 single LUT's are left
SYN-4006 : 132 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5631/5845 primitive instances ...
PHY-3001 : End packing;  0.357981s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3396 instances
RUN-1001 : 1633 mslices, 1634 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7630 nets
RUN-1001 : 3718 nets have 2 pins
RUN-1001 : 2829 nets have [3 - 5] pins
RUN-1001 : 564 nets have [6 - 10] pins
RUN-1001 : 264 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 3394 instances, 3267 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 493961, Over = 19.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3817/7630.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 652256, over cnt = 1443(4%), over = 3410, worst = 16
PHY-1002 : len = 664888, over cnt = 836(2%), over = 1779, worst = 16
PHY-1002 : len = 678392, over cnt = 260(0%), over = 542, worst = 11
PHY-1002 : len = 683240, over cnt = 67(0%), over = 108, worst = 6
PHY-1002 : len = 684152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.872958s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (66.2%)

PHY-1001 : Congestion index: top1 = 52.28, top5 = 44.72, top10 = 40.50, top15 = 37.82.
PHY-3001 : End congestion estimation;  1.022154s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (62.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49197e-05
PHY-3002 : Step(233): len = 475226, overlap = 22.75
PHY-3002 : Step(234): len = 458209, overlap = 42.75
PHY-3002 : Step(235): len = 445944, overlap = 44.75
PHY-3002 : Step(236): len = 439282, overlap = 46
PHY-3002 : Step(237): len = 433572, overlap = 50.25
PHY-3002 : Step(238): len = 428723, overlap = 50.5
PHY-3002 : Step(239): len = 424864, overlap = 52.5
PHY-3002 : Step(240): len = 421835, overlap = 54
PHY-3002 : Step(241): len = 419825, overlap = 52
PHY-3002 : Step(242): len = 418242, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.98394e-05
PHY-3002 : Step(243): len = 434555, overlap = 42.75
PHY-3002 : Step(244): len = 444718, overlap = 33.25
PHY-3002 : Step(245): len = 442277, overlap = 34.25
PHY-3002 : Step(246): len = 442216, overlap = 32
PHY-3002 : Step(247): len = 444752, overlap = 28.75
PHY-3002 : Step(248): len = 447720, overlap = 29.25
PHY-3002 : Step(249): len = 449822, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179679
PHY-3002 : Step(250): len = 461211, overlap = 22
PHY-3002 : Step(251): len = 472964, overlap = 19.75
PHY-3002 : Step(252): len = 475011, overlap = 17.25
PHY-3002 : Step(253): len = 478375, overlap = 18
PHY-3002 : Step(254): len = 482115, overlap = 12.5
PHY-3002 : Step(255): len = 484948, overlap = 11.5
PHY-3002 : Step(256): len = 487388, overlap = 12.75
PHY-3002 : Step(257): len = 488009, overlap = 14.75
PHY-3002 : Step(258): len = 488114, overlap = 12.5
PHY-3002 : Step(259): len = 488359, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000342454
PHY-3002 : Step(260): len = 495195, overlap = 11.25
PHY-3002 : Step(261): len = 501144, overlap = 12
PHY-3002 : Step(262): len = 502043, overlap = 11.25
PHY-3002 : Step(263): len = 502510, overlap = 9.75
PHY-3002 : Step(264): len = 504117, overlap = 7.5
PHY-3002 : Step(265): len = 506328, overlap = 8.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000664492
PHY-3002 : Step(266): len = 509758, overlap = 6.75
PHY-3002 : Step(267): len = 514358, overlap = 6.5
PHY-3002 : Step(268): len = 519082, overlap = 6.75
PHY-3002 : Step(269): len = 519874, overlap = 7.5
PHY-3002 : Step(270): len = 519808, overlap = 6.75
PHY-3002 : Step(271): len = 520018, overlap = 5.75
PHY-3002 : Step(272): len = 520041, overlap = 5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00123204
PHY-3002 : Step(273): len = 522109, overlap = 4.75
PHY-3002 : Step(274): len = 524248, overlap = 4.5
PHY-3002 : Step(275): len = 524352, overlap = 4.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00199344
PHY-3002 : Step(276): len = 525943, overlap = 4
PHY-3002 : Step(277): len = 530133, overlap = 4.5
PHY-3002 : Step(278): len = 530832, overlap = 3.75
PHY-3002 : Step(279): len = 530954, overlap = 4
PHY-3002 : Step(280): len = 531045, overlap = 3.5
PHY-3001 : Before Legalized: Len = 531045
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.777188s wall, 0.093750s user + 0.265625s system = 0.359375s CPU (46.2%)

PHY-3001 : After Legalized: Len = 544607, Over = 0
PHY-3001 : Trial Legalized: Len = 544607
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 128/7630.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 690808, over cnt = 1167(3%), over = 2202, worst = 11
PHY-1002 : len = 699568, over cnt = 678(1%), over = 1112, worst = 10
PHY-1002 : len = 706504, over cnt = 273(0%), over = 445, worst = 8
PHY-1002 : len = 711488, over cnt = 23(0%), over = 32, worst = 5
PHY-1002 : len = 712072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.001446s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (57.7%)

PHY-1001 : Congestion index: top1 = 52.59, top5 = 43.95, top10 = 40.22, top15 = 37.88.
PHY-3001 : End congestion estimation;  1.166371s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (54.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126148
PHY-3002 : Step(281): len = 517080, overlap = 3.5
PHY-3002 : Step(282): len = 504161, overlap = 9.25
PHY-3002 : Step(283): len = 496905, overlap = 12.75
PHY-3002 : Step(284): len = 491161, overlap = 15.25
PHY-3002 : Step(285): len = 488264, overlap = 14.75
PHY-3002 : Step(286): len = 485809, overlap = 14.75
PHY-3002 : Step(287): len = 485095, overlap = 12
PHY-3002 : Step(288): len = 483219, overlap = 12.25
PHY-3002 : Step(289): len = 482351, overlap = 16
PHY-3002 : Step(290): len = 482234, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000247964
PHY-3002 : Step(291): len = 488842, overlap = 12.25
PHY-3002 : Step(292): len = 495735, overlap = 9
PHY-3002 : Step(293): len = 497058, overlap = 6.5
PHY-3002 : Step(294): len = 497518, overlap = 5.5
PHY-3002 : Step(295): len = 498397, overlap = 6.75
PHY-3001 : Before Legalized: Len = 498397
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 504565, Over = 0
PHY-3001 : Legalized: Len = 504565, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 504601, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 503/7630.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 651448, over cnt = 1203(3%), over = 2207, worst = 10
PHY-1002 : len = 660792, over cnt = 648(1%), over = 1044, worst = 10
PHY-1002 : len = 666024, over cnt = 354(1%), over = 579, worst = 8
PHY-1002 : len = 670144, over cnt = 159(0%), over = 237, worst = 6
PHY-1002 : len = 674248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.972060s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (45.0%)

PHY-1001 : Congestion index: top1 = 49.42, top5 = 42.47, top10 = 39.04, top15 = 36.64.
PHY-1001 : End incremental global routing;  1.104786s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (42.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37869, tnet num: 7628, tinst num: 3394, tnode num: 44113, tedge num: 63665.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.568864s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (35.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.815508s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (39.6%)

OPT-1001 : Current memory(MB): used = 435, reserve = 424, peak = 435.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008320s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7184/7630.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 674248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 49.42, top5 = 42.47, top10 = 39.04, top15 = 36.64.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.016236s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.086914s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (40.4%)

RUN-1003 : finish command "place" in  14.774678s wall, 6.218750s user + 0.875000s system = 7.093750s CPU (48.0%)

RUN-1004 : used memory is 382 MB, reserved memory is 370 MB, peak memory is 440 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.242177s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (62.9%)

RUN-1004 : used memory is 384 MB, reserved memory is 372 MB, peak memory is 513 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3396 instances
RUN-1001 : 1633 mslices, 1634 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7630 nets
RUN-1001 : 3718 nets have 2 pins
RUN-1001 : 2829 nets have [3 - 5] pins
RUN-1001 : 564 nets have [6 - 10] pins
RUN-1001 : 264 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37869, tnet num: 7628, tinst num: 3394, tnode num: 44113, tedge num: 63665.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1633 mslices, 1634 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3442 clock pins, and constraint 6223 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 646192, over cnt = 1190(3%), over = 2260, worst = 12
PHY-1002 : len = 655416, over cnt = 677(1%), over = 1145, worst = 12
PHY-1002 : len = 663848, over cnt = 235(0%), over = 397, worst = 10
PHY-1002 : len = 669080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.886065s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (49.4%)

PHY-1001 : Congestion index: top1 = 49.35, top5 = 42.27, top10 = 38.74, top15 = 36.44.
PHY-1001 : End global routing;  1.030314s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (45.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 479, reserve = 470, peak = 513.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 742, reserve = 736, peak = 742.
PHY-1001 : End build detailed router design. 2.840558s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (40.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 94688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.607251s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (36.0%)

PHY-1001 : Current memory(MB): used = 777, reserve = 772, peak = 777.
PHY-1001 : End phase 1; 0.611566s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (35.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.0821e+06, over cnt = 548(0%), over = 552, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 788, reserve = 784, peak = 788.
PHY-1001 : End initial routed; 30.736753s wall, 16.593750s user + 0.156250s system = 16.750000s CPU (54.5%)

PHY-1001 : Current memory(MB): used = 788, reserve = 784, peak = 788.
PHY-1001 : End phase 2; 30.736787s wall, 16.593750s user + 0.156250s system = 16.750000s CPU (54.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05621e+06, over cnt = 131(0%), over = 131, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.884151s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (53.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05426e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.419337s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.05393e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.073222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.05401e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.092247s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (50.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.05395e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.071718s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (43.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 159 feed throughs used by 99 nets
PHY-1001 : End commit to database; 1.124493s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (32.0%)

PHY-1001 : Current memory(MB): used = 854, reserve = 852, peak = 854.
PHY-1001 : End phase 3; 3.822150s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (45.4%)

PHY-1003 : Routed, final wirelength = 2.05395e+06
PHY-1001 : Current memory(MB): used = 856, reserve = 855, peak = 856.
PHY-1001 : End export database. 0.023293s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-1001 : End detail routing;  38.227100s wall, 19.703125s user + 0.218750s system = 19.921875s CPU (52.1%)

RUN-1003 : finish command "route" in  40.132001s wall, 20.515625s user + 0.234375s system = 20.750000s CPU (51.7%)

RUN-1004 : used memory is 766 MB, reserved memory is 764 MB, peak memory is 856 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                    7
  #output                  17
  #inout                   17

Utilization Statistics
#lut                     6062   out of  19600   30.93%
#reg                     2101   out of  19600   10.72%
#le                      6194
  #lut only              4093   out of   6194   66.08%
  #reg only               132   out of   6194    2.13%
  #lut&reg               1969   out of   6194   31.79%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1627
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              76
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               lslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    18


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SW[7]         INOUT        A14        LVCMOS33           8           PULLUP      NONE    
    SW[6]         INOUT        A13        LVCMOS33           8           PULLUP      NONE    
    SW[5]         INOUT        B12        LVCMOS33           8           PULLUP      NONE    
    SW[4]         INOUT        A12        LVCMOS33           8           PULLUP      NONE    
    SW[3]         INOUT        A11        LVCMOS33           8           PULLUP      NONE    
    SW[2]         INOUT        B10        LVCMOS33           8           PULLUP      NONE    
    SW[1]         INOUT        A10        LVCMOS33           8           PULLUP      NONE    
    SW[0]         INOUT         A9        LVCMOS33           8           PULLUP      NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6194   |5977    |85      |2111    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5290   |5189    |65      |1370    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |206    |195     |0       |178     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |9      |9       |0       |7       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |5      |5       |0       |5       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |28     |28      |0       |19      |16      |0       |
|    RAM               |Block_RAM            |6      |6       |0       |2       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |36     |36      |0       |24      |64      |0       |
|    RAM               |Block_RAM            |2      |2       |0       |1       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |213    |192     |0       |189     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |4      |4       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |403    |319     |20      |313     |0       |0       |
|    u_key_filter      |key_filter           |88     |73      |11      |62      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |67     |45      |9       |47      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |26     |26      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3677  
    #2          2       1774  
    #3          3       487   
    #4          4       568   
    #5        5-10      602   
    #6        11-50     423   
    #7       51-100      51   
    #8       101-500     1    
    #9        >500       1    
  Average     3.76            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.461366s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (64.2%)

RUN-1004 : used memory is 793 MB, reserved memory is 792 MB, peak memory is 858 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3394
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7630, pip num: 112603
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 159
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3031 valid insts, and 287322 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.221151s wall, 50.046875s user + 0.265625s system = 50.312500s CPU (612.0%)

RUN-1004 : used memory is 786 MB, reserved memory is 792 MB, peak memory is 949 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_141934.log"
