verilog work "TFF.v"
verilog work "Gate_Level_FSM.v"
verilog work "Gate_Level_FSM_Test.v"
verilog work "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
