git clone --depth 1 --no-tags https://github.com/Shikhar-Soni/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369821724
git clone --depth 1 --no-tags https://github.com/brsf11/BuzzerMusicSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368821430
git clone --depth 1 --no-tags https://github.com/suvm1998/RoundRobinArbiterPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370307863
git clone --depth 1 --no-tags https://github.com/amundgr/square_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367198890
git clone --depth 1 --no-tags https://github.com/jontrossbach/naive-ntt-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367242178
git clone --depth 1 --no-tags https://github.com/hyu-nani/Verilog_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370923520
git clone --depth 1 --no-tags https://github.com/Bell2U/elec2602_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369771484
git clone --depth 1 --no-tags https://github.com/Rishabh-Baranwal45/SPI-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369882255
git clone --depth 1 --no-tags https://github.com/jbomi/DigitalSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369989884
git clone --depth 1 --no-tags https://github.com/kemalpoyraz/fpga-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371908624
git clone --depth 1 --no-tags https://github.com/houchuanhao/project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371906754
git clone --depth 1 --no-tags https://github.com/Khallil973/Full_Adder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366134400
git clone --depth 1 --no-tags https://github.com/Zacharyat19/VGA-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368353502
git clone --depth 1 --no-tags https://github.com/andersonlima7/Maquina_de_vendas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368613795
git clone --depth 1 --no-tags https://github.com/matthew-alexander-love/Newton_Raphson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366255062
git clone --depth 1 --no-tags https://github.com/tiffinyk/My_Sobel_Based_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367753017
git clone --depth 1 --no-tags https://github.com/moxeed/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364627100
git clone --depth 1 --no-tags https://github.com/aktastunahan/Single-Cycle-ARM-Based-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364529558
git clone --depth 1 --no-tags https://github.com/YuichanNoKareshi/junior-2nd-semester-DigitalSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365124718
git clone --depth 1 --no-tags https://github.com/Udi-FPGA/NiosSoCCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365227957
git clone --depth 1 --no-tags https://github.com/zhzhqian/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365934195
git clone --depth 1 --no-tags https://github.com/karentp/Automatic-EstructuralSynthesis-Yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366589973
git clone --depth 1 --no-tags https://github.com/Performance-Embedded/uhd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367397465
git clone --depth 1 --no-tags https://github.com/thejefflarson/simple-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366239233
git clone --depth 1 --no-tags https://github.com/NAVNEET2399/TWO-WAY-TRAFFIC-LIGHT-CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367596953
git clone --depth 1 --no-tags https://github.com/lebronjames-cpu/lebronjames-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367023121
git clone --depth 1 --no-tags https://github.com/bhatharshabhat/ALU_RAM_Interfacing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367353665
git clone --depth 1 --no-tags https://github.com/davdleet/verilog_applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367536656
git clone --depth 1 --no-tags https://github.com/karentp/Simple-Conductual-Synthesis-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366586903
git clone --depth 1 --no-tags https://github.com/karentp/Simple-ManualEstructuralSynthesis-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366588663
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/labj1soc_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368719357
git clone --depth 1 --no-tags https://github.com/opiol/phpix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368743370
git clone --depth 1 --no-tags https://github.com/justinstaines/verilogledtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369502701
git clone --depth 1 --no-tags https://github.com/18520460/RGB-to-GRAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369560912
git clone --depth 1 --no-tags https://github.com/karentp/Physical-design-for-PCIe-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369120082
git clone --depth 1 --no-tags https://github.com/iavalen1/Verilog_Adders_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369309337
git clone --depth 1 --no-tags https://github.com/oscherler/mister-scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371433577
git clone --depth 1 --no-tags https://github.com/GokselOnal/VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371537609
git clone --depth 1 --no-tags https://github.com/ShenTengTu/v-i18n.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374366393
git clone --depth 1 --no-tags https://github.com/brsf11/sprite-decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374061615
git clone --depth 1 --no-tags https://github.com/GeoKrom/UoI-Testing-and-Reilability-of-Electronic-Systems-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372819357
git clone --depth 1 --no-tags https://github.com/OnlyAoiKunie/PIC16f1826.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373025525
git clone --depth 1 --no-tags https://github.com/vtkhatri/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372180447
git clone --depth 1 --no-tags https://github.com/erikvanzijst/wrapped_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370773457
git clone --depth 1 --no-tags https://github.com/stevenjmaev/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371462082
git clone --depth 1 --no-tags https://github.com/PrashantMata/Pico_compressed_cache_clock_variation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373457560
git clone --depth 1 --no-tags https://github.com/lukebenn/trafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373695043
git clone --depth 1 --no-tags https://github.com/daniel-kozlovsky/EECS-3201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373859167
git clone --depth 1 --no-tags https://github.com/sriramsaranp/Verilog-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368491871
git clone --depth 1 --no-tags https://github.com/UrbiGhosh/CS220A-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369131731
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369140324
git clone --depth 1 --no-tags https://github.com/gcgeng/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370265317
git clone --depth 1 --no-tags https://github.com/jmapjp/CET4811-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370174452
git clone --depth 1 --no-tags https://github.com/FoxCode-JF/FPGA_odd_even_merge_sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374196144
git clone --depth 1 --no-tags https://github.com/CodingChimpanzee/Digital_Design_Enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373064040
git clone --depth 1 --no-tags https://github.com/justarter/EI332-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370943929
git clone --depth 1 --no-tags https://github.com/bhoomi2611/summer-project-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371096712
git clone --depth 1 --no-tags https://github.com/rpls/wrapped_chacha_uart_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372652730
git clone --depth 1 --no-tags https://github.com/Ahmed-Hany-F/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371144324
git clone --depth 1 --no-tags https://github.com/anonymousRepo10/ACW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371821950
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Tomasulo-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371755340
git clone --depth 1 --no-tags https://github.com/my1795/verySimpleCPU-CS240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369291763
git clone --depth 1 --no-tags https://github.com/18520460/Exponential-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369552685
git clone --depth 1 --no-tags https://github.com/gouyepeng/Myproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372371713
git clone --depth 1 --no-tags https://github.com/Kreator69/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372449461
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Simple-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373266765
git clone --depth 1 --no-tags https://github.com/LungHuiWu/Cache-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368884402
git clone --depth 1 --no-tags https://github.com/goeluddhav30/Synchronous-Circuit-Simulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371124119
git clone --depth 1 --no-tags https://github.com/pep0/picorv32_icebraker_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371132201
git clone --depth 1 --no-tags https://github.com/anjaneshr20/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371120925
git clone --depth 1 --no-tags https://github.com/siquanwa/8-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370768384
git clone --depth 1 --no-tags https://github.com/zyp-git01/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370932895
git clone --depth 1 --no-tags https://github.com/sowmya-gunji/2.Distributed-Arithmetic-for-large-sizes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374365840
git clone --depth 1 --no-tags https://github.com/cookienc/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364551662
git clone --depth 1 --no-tags https://github.com/FulvioPirazzi/Logic-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364710625
git clone --depth 1 --no-tags https://github.com/RajBasnet/Ten_Bit_CPU_with_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366578708
git clone --depth 1 --no-tags https://github.com/Hoanhtai123/Traffic-Light-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365831851
git clone --depth 1 --no-tags https://github.com/BenAndrew310/CO-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366994783
git clone --depth 1 --no-tags https://github.com/Pockylee/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368035214
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-local-intc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367930696
git clone --depth 1 --no-tags https://github.com/134ARG/piplined-processor-with-forward.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367544816
git clone --depth 1 --no-tags https://github.com/olivia0524/Smart-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368045093
git clone --depth 1 --no-tags https://github.com/IObundle/iob-ila.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365298557
git clone --depth 1 --no-tags https://github.com/PrashantMata/processor_comparison.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374125764
git clone --depth 1 --no-tags https://github.com/Pablopabota/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364763199
git clone --depth 1 --no-tags https://github.com/m4akshay1/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365142472
git clone --depth 1 --no-tags https://github.com/athareMTU/UAM_bit_synch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364991639
git clone --depth 1 --no-tags https://github.com/kshitiz-arora/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370344949
git clone --depth 1 --no-tags https://github.com/zerokfy/ramen_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370383534
git clone --depth 1 --no-tags https://github.com/thanhnguyen210299/CSULB-CECS-341-_-COMPUTER-ARCHITECTURE-ORGANIZATING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372109493
git clone --depth 1 --no-tags https://github.com/PabloEP/Proyecto-Atom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372308188
git clone --depth 1 --no-tags https://github.com/y38y38/bitmask.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374328034
git clone --depth 1 --no-tags https://github.com/mario1D240/test5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374293825
git clone --depth 1 --no-tags https://github.com/icykip/EE180_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365940009
git clone --depth 1 --no-tags https://github.com/ZiaulChoudhury/ComputeEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365545070
