<!-- Compiled by morty-0.9.0 / 2025-06-18 16:24:55.393275115 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_sim_mem_intf</a></h1>
<div class="docblock">
<p>Interface variant of <a href="module.axi_sim_mem"><code>axi_sim_mem</code></a>.</p>
<p>See the documentation of the main module for the definition of ports and parameters.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.WARN_UNINITIALIZED" class="impl"><code class="in-band"><a href="#parameter.WARN_UNINITIALIZED">WARN_UNINITIALIZED</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h3 id="parameter.UNINITIALIZED_DATA" class="impl"><code class="in-band"><a href="#parameter.UNINITIALIZED_DATA">UNINITIALIZED_DATA</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.ClearErrOnAccess" class="impl"><code class="in-band"><a href="#parameter.ClearErrOnAccess">ClearErrOnAccess</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h3 id="parameter.APPL_DELAY" class="impl"><code class="in-band"><a href="#parameter.APPL_DELAY">APPL_DELAY</a><span class="type-annotation">: time</span></code></h3><div class="docblock">
</div><h3 id="parameter.ACQ_DELAY" class="impl"><code class="in-band"><a href="#parameter.ACQ_DELAY">ACQ_DELAY</a><span class="type-annotation">: time</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.axi_slv" class="impl"><code class="in-band"><a href="#port.axi_slv">axi_slv</a><span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_valid_o" class="impl"><code class="in-band"><a href="#port.mon_w_valid_o">mon_w_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_addr_o" class="impl"><code class="in-band"><a href="#port.mon_w_addr_o">mon_w_addr_o</a><span class="type-annotation">: output logic [AXI_ADDR_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_data_o" class="impl"><code class="in-band"><a href="#port.mon_w_data_o">mon_w_data_o</a><span class="type-annotation">: output logic [AXI_DATA_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_id_o" class="impl"><code class="in-band"><a href="#port.mon_w_id_o">mon_w_id_o</a><span class="type-annotation">: output logic [AXI_ID_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_user_o" class="impl"><code class="in-band"><a href="#port.mon_w_user_o">mon_w_user_o</a><span class="type-annotation">: output logic [AXI_USER_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_beat_count_o" class="impl"><code class="in-band"><a href="#port.mon_w_beat_count_o">mon_w_beat_count_o</a><span class="type-annotation">: output axi_pkg::len_t</span></code></h3><div class="docblock">
</div><h3 id="port.mon_w_last_o" class="impl"><code class="in-band"><a href="#port.mon_w_last_o">mon_w_last_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_valid_o" class="impl"><code class="in-band"><a href="#port.mon_r_valid_o">mon_r_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_addr_o" class="impl"><code class="in-band"><a href="#port.mon_r_addr_o">mon_r_addr_o</a><span class="type-annotation">: output logic [AXI_ADDR_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_data_o" class="impl"><code class="in-band"><a href="#port.mon_r_data_o">mon_r_data_o</a><span class="type-annotation">: output logic [AXI_DATA_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_id_o" class="impl"><code class="in-band"><a href="#port.mon_r_id_o">mon_r_id_o</a><span class="type-annotation">: output logic [AXI_ID_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_user_o" class="impl"><code class="in-band"><a href="#port.mon_r_user_o">mon_r_user_o</a><span class="type-annotation">: output logic [AXI_USER_WIDTH-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_beat_count_o" class="impl"><code class="in-band"><a href="#port.mon_r_beat_count_o">mon_r_beat_count_o</a><span class="type-annotation">: output axi_pkg::len_t</span></code></h3><div class="docblock">
</div><h3 id="port.mon_r_last_o" class="impl"><code class="in-band"><a href="#port.mon_r_last_o">mon_r_last_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.axi_addr_t.html">axi_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_data_t.html">axi_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_id_t.html">axi_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_strb_t.html">axi_strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_user_t.html">axi_user_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_aw_chan_t.html">axi_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_w_chan_t.html">axi_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_b_chan_t.html">axi_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_ar_chan_t.html">axi_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_r_chan_t.html">axi_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_req_t.html">axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_resp_t.html">axi_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.axi_req" class="impl"><code class="in-band"><a href="#signal.axi_req">axi_req</a><span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.axi_rsp" class="impl"><code class="in-band"><a href="#signal.axi_rsp">axi_rsp</a><span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
