%!TEX root = ../YW_CV.tex
\section{Experience}

\outerlist{

    \entrybig
    {\textbf{Hong Kong University of Science and Technology}}{Clear Water Bay, Hong Kong}
    {Postgraduate Visiting Intern}{Aug. 2019\textendash Dec. 2019}
    % \innerlist{
    % 	\entry{Supervisor: Prof. Kwang-Ting~(Tim) Cheng}
    % 	\entry{Led cross-team collaboration on variation characterization and traffic-adaptive reconfiguration for optical interconnects.}
    % }

    \entrybig
    {\textbf{Cadence Design Systems, Inc.}}{San Jose, California, USA}
    {Design Engineering Intern}{Jun. 2018\textendash Sep. 2018}
    % \innerlist{
    % 	\entry{Supervisor: Dr. Gilles Lamant}
    % 	\entry{Helped develop methodologies for simulating a phased array LiDAR system in Cadence Virtuoso and Lumerical INTERCONNECT.}
    % }

    \entrybig
    {\textbf{Rice University}}{Houston, Texas, USA}
    {Student Intern}{Jul. 2014\textendash Sep. 2014}
    % \innerlist{
    % 	\entry{Supervisor: Prof. Lin Zhong}
    % 	\entry{Implemented a hardware prototype on FPGA for runtime power management strategies for SoC devices.}
    % }

}
