{
  "module_name": "types.h",
  "hash_id": "2700f967a0f6705685ffa873046c06927a10bb8b37efa39486c6c2d9a29deb8d",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/fpu/types.h",
  "human_readable_source": " \n \n#ifndef _ASM_X86_FPU_H\n#define _ASM_X86_FPU_H\n\n \nstruct fregs_state {\n\tu32\t\t\tcwd;\t \n\tu32\t\t\tswd;\t \n\tu32\t\t\ttwd;\t \n\tu32\t\t\tfip;\t \n\tu32\t\t\tfcs;\t \n\tu32\t\t\tfoo;\t \n\tu32\t\t\tfos;\t \n\n\t \n\tu32\t\t\tst_space[20];\n\n\t \n\tu32\t\t\tstatus;\n};\n\n \nstruct fxregs_state {\n\tu16\t\t\tcwd;  \n\tu16\t\t\tswd;  \n\tu16\t\t\ttwd;  \n\tu16\t\t\tfop;  \n\tunion {\n\t\tstruct {\n\t\t\tu64\trip;  \n\t\t\tu64\trdp;  \n\t\t};\n\t\tstruct {\n\t\t\tu32\tfip;  \n\t\t\tu32\tfcs;  \n\t\t\tu32\tfoo;  \n\t\t\tu32\tfos;  \n\t\t};\n\t};\n\tu32\t\t\tmxcsr;\t\t \n\tu32\t\t\tmxcsr_mask;\t \n\n\t \n\tu32\t\t\tst_space[32];\n\n\t \n\tu32\t\t\txmm_space[64];\n\n\tu32\t\t\tpadding[12];\n\n\tunion {\n\t\tu32\t\tpadding1[12];\n\t\tu32\t\tsw_reserved[12];\n\t};\n\n} __attribute__((aligned(16)));\n\n \n#define MXCSR_DEFAULT\t\t0x1f80\n\n \n#define MXCSR_AND_FLAGS_SIZE sizeof(u64)\n\n \nstruct swregs_state {\n\tu32\t\t\tcwd;\n\tu32\t\t\tswd;\n\tu32\t\t\ttwd;\n\tu32\t\t\tfip;\n\tu32\t\t\tfcs;\n\tu32\t\t\tfoo;\n\tu32\t\t\tfos;\n\t \n\tu32\t\t\tst_space[20];\n\tu8\t\t\tftop;\n\tu8\t\t\tchanged;\n\tu8\t\t\tlookahead;\n\tu8\t\t\tno_update;\n\tu8\t\t\trm;\n\tu8\t\t\talimit;\n\tstruct math_emu_info\t*info;\n\tu32\t\t\tentry_eip;\n};\n\n \nenum xfeature {\n\tXFEATURE_FP,\n\tXFEATURE_SSE,\n\t \n\tXFEATURE_YMM,\n\tXFEATURE_BNDREGS,\n\tXFEATURE_BNDCSR,\n\tXFEATURE_OPMASK,\n\tXFEATURE_ZMM_Hi256,\n\tXFEATURE_Hi16_ZMM,\n\tXFEATURE_PT_UNIMPLEMENTED_SO_FAR,\n\tXFEATURE_PKRU,\n\tXFEATURE_PASID,\n\tXFEATURE_CET_USER,\n\tXFEATURE_CET_KERNEL_UNUSED,\n\tXFEATURE_RSRVD_COMP_13,\n\tXFEATURE_RSRVD_COMP_14,\n\tXFEATURE_LBR,\n\tXFEATURE_RSRVD_COMP_16,\n\tXFEATURE_XTILE_CFG,\n\tXFEATURE_XTILE_DATA,\n\n\tXFEATURE_MAX,\n};\n\n#define XFEATURE_MASK_FP\t\t(1 << XFEATURE_FP)\n#define XFEATURE_MASK_SSE\t\t(1 << XFEATURE_SSE)\n#define XFEATURE_MASK_YMM\t\t(1 << XFEATURE_YMM)\n#define XFEATURE_MASK_BNDREGS\t\t(1 << XFEATURE_BNDREGS)\n#define XFEATURE_MASK_BNDCSR\t\t(1 << XFEATURE_BNDCSR)\n#define XFEATURE_MASK_OPMASK\t\t(1 << XFEATURE_OPMASK)\n#define XFEATURE_MASK_ZMM_Hi256\t\t(1 << XFEATURE_ZMM_Hi256)\n#define XFEATURE_MASK_Hi16_ZMM\t\t(1 << XFEATURE_Hi16_ZMM)\n#define XFEATURE_MASK_PT\t\t(1 << XFEATURE_PT_UNIMPLEMENTED_SO_FAR)\n#define XFEATURE_MASK_PKRU\t\t(1 << XFEATURE_PKRU)\n#define XFEATURE_MASK_PASID\t\t(1 << XFEATURE_PASID)\n#define XFEATURE_MASK_CET_USER\t\t(1 << XFEATURE_CET_USER)\n#define XFEATURE_MASK_CET_KERNEL\t(1 << XFEATURE_CET_KERNEL_UNUSED)\n#define XFEATURE_MASK_LBR\t\t(1 << XFEATURE_LBR)\n#define XFEATURE_MASK_XTILE_CFG\t\t(1 << XFEATURE_XTILE_CFG)\n#define XFEATURE_MASK_XTILE_DATA\t(1 << XFEATURE_XTILE_DATA)\n\n#define XFEATURE_MASK_FPSSE\t\t(XFEATURE_MASK_FP | XFEATURE_MASK_SSE)\n#define XFEATURE_MASK_AVX512\t\t(XFEATURE_MASK_OPMASK \\\n\t\t\t\t\t | XFEATURE_MASK_ZMM_Hi256 \\\n\t\t\t\t\t | XFEATURE_MASK_Hi16_ZMM)\n\n#ifdef CONFIG_X86_64\n# define XFEATURE_MASK_XTILE\t\t(XFEATURE_MASK_XTILE_DATA \\\n\t\t\t\t\t | XFEATURE_MASK_XTILE_CFG)\n#else\n# define XFEATURE_MASK_XTILE\t\t(0)\n#endif\n\n#define FIRST_EXTENDED_XFEATURE\tXFEATURE_YMM\n\nstruct reg_128_bit {\n\tu8      regbytes[128/8];\n};\nstruct reg_256_bit {\n\tu8\tregbytes[256/8];\n};\nstruct reg_512_bit {\n\tu8\tregbytes[512/8];\n};\nstruct reg_1024_byte {\n\tu8\tregbytes[1024];\n};\n\n \nstruct ymmh_struct {\n\tstruct reg_128_bit              hi_ymm[16];\n} __packed;\n\n \n\nstruct mpx_bndreg {\n\tu64\t\t\t\tlower_bound;\n\tu64\t\t\t\tupper_bound;\n} __packed;\n \nstruct mpx_bndreg_state {\n\tstruct mpx_bndreg\t\tbndreg[4];\n} __packed;\n\n \nstruct mpx_bndcsr {\n\tu64\t\t\t\tbndcfgu;\n\tu64\t\t\t\tbndstatus;\n} __packed;\n\n \nstruct mpx_bndcsr_state {\n\tunion {\n\t\tstruct mpx_bndcsr\t\tbndcsr;\n\t\tu8\t\t\t\tpad_to_64_bytes[64];\n\t};\n} __packed;\n\n \n\n \nstruct avx_512_opmask_state {\n\tu64\t\t\t\topmask_reg[8];\n} __packed;\n\n \nstruct avx_512_zmm_uppers_state {\n\tstruct reg_256_bit\t\tzmm_upper[16];\n} __packed;\n\n \nstruct avx_512_hi16_state {\n\tstruct reg_512_bit\t\thi16_zmm[16];\n} __packed;\n\n \nstruct pkru_state {\n\tu32\t\t\t\tpkru;\n\tu32\t\t\t\tpad;\n} __packed;\n\n \nstruct cet_user_state {\n\t \n\tu64 user_cet;\n\t \n\tu64 user_ssp;\n};\n\n \n\nstruct lbr_entry {\n\tu64 from;\n\tu64 to;\n\tu64 info;\n};\n\nstruct arch_lbr_state {\n\tu64 lbr_ctl;\n\tu64 lbr_depth;\n\tu64 ler_from;\n\tu64 ler_to;\n\tu64 ler_info;\n\tstruct lbr_entry\t\tentries[];\n};\n\n \nstruct xtile_cfg {\n\tu64\t\t\t\ttcfg[8];\n} __packed;\n\n \nstruct xtile_data {\n\tstruct reg_1024_byte\t\ttmm;\n} __packed;\n\n \nstruct ia32_pasid_state {\n\tu64 pasid;\n} __packed;\n\nstruct xstate_header {\n\tu64\t\t\t\txfeatures;\n\tu64\t\t\t\txcomp_bv;\n\tu64\t\t\t\treserved[6];\n} __attribute__((packed));\n\n \n#define XCOMP_BV_COMPACTED_FORMAT ((u64)1 << 63)\n\n \nstruct xregs_state {\n\tstruct fxregs_state\t\ti387;\n\tstruct xstate_header\t\theader;\n\tu8\t\t\t\textended_state_area[];\n} __attribute__ ((packed, aligned (64)));\n\n \nunion fpregs_state {\n\tstruct fregs_state\t\tfsave;\n\tstruct fxregs_state\t\tfxsave;\n\tstruct swregs_state\t\tsoft;\n\tstruct xregs_state\t\txsave;\n\tu8 __padding[PAGE_SIZE];\n};\n\nstruct fpstate {\n\t \n\tunsigned int\t\tsize;\n\n\t \n\tunsigned int\t\tuser_size;\n\n\t \n\tu64\t\t\txfeatures;\n\n\t \n\tu64\t\t\tuser_xfeatures;\n\n\t \n\tu64\t\t\txfd;\n\n\t \n\tunsigned int\t\tis_valloc\t: 1;\n\n\t \n\tunsigned int\t\tis_guest\t: 1;\n\n\t \n\tunsigned int\t\tis_confidential\t: 1;\n\n\t \n\tunsigned int\t\tin_use\t\t: 1;\n\n\t \n\tunion fpregs_state\tregs;\n\n\t \n} __aligned(64);\n\n#define FPU_GUEST_PERM_LOCKED\t\tBIT_ULL(63)\n\nstruct fpu_state_perm {\n\t \n\tu64\t\t\t\t__state_perm;\n\n\t \n\tunsigned int\t\t\t__state_size;\n\n\t \n\tunsigned int\t\t\t__user_state_size;\n};\n\n \nstruct fpu {\n\t \n\tunsigned int\t\t\tlast_cpu;\n\n\t \n\tunsigned long\t\t\tavx512_timestamp;\n\n\t \n\tstruct fpstate\t\t\t*fpstate;\n\n\t \n\tstruct fpstate\t\t\t*__task_fpstate;\n\n\t \n\tstruct fpu_state_perm\t\tperm;\n\n\t \n\tstruct fpu_state_perm\t\tguest_perm;\n\n\t \n\tstruct fpstate\t\t\t__fpstate;\n\t \n};\n\n \nstruct fpu_guest {\n\t \n\tu64\t\t\t\txfeatures;\n\n\t \n\tu64\t\t\t\tperm;\n\n\t \n\tu64\t\t\t\txfd_err;\n\n\t \n\tunsigned int\t\t\tuabi_size;\n\n\t \n\tstruct fpstate\t\t\t*fpstate;\n};\n\n \nstruct fpu_state_config {\n\t \n\tunsigned int\t\tmax_size;\n\n\t \n\tunsigned int\t\tdefault_size;\n\n\t \n\tu64 max_features;\n\n\t \n\tu64 default_features;\n\t \n\tu64 legacy_features;\n};\n\n \nextern struct fpu_state_config fpu_kernel_cfg, fpu_user_cfg;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}