

================================================================
== Vivado HLS Report for 'uart_wrapper'
================================================================
* Date:           Wed Jan 17 14:58:18 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   37|    3|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (uart_wrapper_ssdm)
	3  / (!uart_wrapper_ssdm & uart_wrapper_ssdm_1)
3 --> 
	4  / true
4 --> 
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @"top_level::top_level.1"(i1* %clk_form, i1* %reset_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %uart_wrapper_c_doub_to_split, i1* %uart_wrapper_c_doub_clk_m_if_Val, i1* %uart_wrapper_c_doub_reset_m_if_Val, float* %uart_wrapper_c_doub_e_m_if_Val, float* %uart_wrapper_c_doub_s1_m_if_Val, float* %uart_wrapper_c_doub_s2_m_if_Val, float* %uart_wrapper_c_comp_in1, float* %uart_wrapper_c_comp_seuil, float* %uart_wrapper_c_comp_result, i1* %uart_wrapper_c_comp_clk_m_if_Val, i1* %uart_wrapper_c_comp_reset_m_if_Val, float* %uart_wrapper_c_comp_e1_m_if_Val, float* %uart_wrapper_c_comp_e2_m_if_Val, float* %uart_wrapper_c_comp_s_m_if_Val, float* %uart_wrapper_c_f1_y0, float* %uart_wrapper_c_f1_x0, [1 x float]* %uart_wrapper_c_f1_mem_x, [1 x float]* %uart_wrapper_c_f1_mem_y, i1* %uart_wrapper_c_f1_clk_m_if_Val, i1* %uart_wrapper_c_f1_reset_m_if_Val, float* %uart_wrapper_c_f1_e_m_if_Val, float* %uart_wrapper_c_f1_s_m_if_Val, float* %uart_wrapper_c_car_x, i1* %uart_wrapper_c_car_clk_m_if_Val, i1* %uart_wrapper_c_car_reset_m_if_Val, float* %uart_wrapper_c_car_e_m_if_Val, float* %uart_wrapper_c_car_s_m_if_Val, float* %uart_wrapper_c_f2_y0, float* %uart_wrapper_c_f2_x0, [1 x float]* %uart_wrapper_c_f2_mem_x, [1 x float]* %uart_wrapper_c_f2_mem_y, i1* %uart_wrapper_c_f2_clk_m_if_Val, i1* %uart_wrapper_c_f2_reset_m_if_Val, float* %uart_wrapper_c_f2_e_m_if_Val, float* %uart_wrapper_c_f2_s_m_if_Val, float* %uart_wrapper_c_rac_x, i1* %uart_wrapper_c_rac_clk_m_if_Val, i1* %uart_wrapper_c_rac_reset_m_if_Val, float* %uart_wrapper_c_rac_e_m_if_Val, float* %uart_wrapper_c_rac_s_m_if_Val, float* %uart_wrapper_c_sig1_Val, float* %uart_wrapper_c_sig2_Val, float* %uart_wrapper_c_sig3_Val, float* %uart_wrapper_c_sig4_Val, float* %uart_wrapper_c_doub1_Val, float* %uart_wrapper_c_doub2_Val)" [src/modules/top_level.h:69->src/modules/uart_wrapper.h:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_doub2_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_doub1_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_sig4_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_sig3_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_sig2_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_sig1_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_rac_s_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_rac_e_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_f2_s_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_f2_e_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_car_s_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_car_e_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_f1_s_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_f1_e_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_comp_s_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_comp_e2_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_comp_e1_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_doub_s2_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_doub_s1_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %uart_wrapper_c_doub_e_m_if_Val, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_O_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_I_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !1933"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !1937"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !1941"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !1945"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form), !map !1949"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !1953"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_I_1_form), !map !1957"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_O_1_form), !map !1961"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_doub_to_split), !map !1965"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_doub_clk_m_if_Val), !map !1969"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_doub_reset_m_if_Val), !map !1973"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_doub_e_m_if_Val), !map !1977"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_doub_s1_m_if_Val), !map !1981"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_doub_s2_m_if_Val), !map !1985"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_comp_in1), !map !1989"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_comp_seuil), !map !1993"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_comp_result), !map !1997"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_comp_clk_m_if_Val), !map !2001"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_comp_reset_m_if_Val), !map !2005"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_comp_e1_m_if_Val), !map !2009"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_comp_e2_m_if_Val), !map !2013"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_comp_s_m_if_Val), !map !2017"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f1_y0), !map !2021"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f1_x0), !map !2025"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %uart_wrapper_c_f1_mem_x), !map !2029"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %uart_wrapper_c_f1_mem_y), !map !2033"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_f1_clk_m_if_Val), !map !2037"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_f1_reset_m_if_Val), !map !2041"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f1_e_m_if_Val), !map !2045"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f1_s_m_if_Val), !map !2049"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_car_x), !map !2053"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_car_clk_m_if_Val), !map !2057"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_car_reset_m_if_Val), !map !2061"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_car_e_m_if_Val), !map !2065"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_car_s_m_if_Val), !map !2069"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f2_y0), !map !2073"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f2_x0), !map !2077"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %uart_wrapper_c_f2_mem_x), !map !2081"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %uart_wrapper_c_f2_mem_y), !map !2085"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_f2_clk_m_if_Val), !map !2089"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_f2_reset_m_if_Val), !map !2093"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f2_e_m_if_Val), !map !2097"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_f2_s_m_if_Val), !map !2101"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_rac_x), !map !2105"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_rac_clk_m_if_Val), !map !2109"
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart_wrapper_c_rac_reset_m_if_Val), !map !2113"
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_rac_e_m_if_Val), !map !2117"
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_rac_s_m_if_Val), !map !2121"
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_sig1_Val), !map !2125"
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_sig2_Val), !map !2129"
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_sig3_Val), !map !2133"
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_sig4_Val), !map !2137"
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_doub1_Val), !map !2141"
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_c_doub2_Val), !map !2145"
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_I_1), !map !2149"
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_O_1), !map !2153"
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str19, i32 4, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i8* %e) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str19, i32 5, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i8* %s) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 89 [1/2] (0.00ns)   --->   "call void @"top_level::top_level.1"(i1* %clk_form, i1* %reset_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %uart_wrapper_c_doub_to_split, i1* %uart_wrapper_c_doub_clk_m_if_Val, i1* %uart_wrapper_c_doub_reset_m_if_Val, float* %uart_wrapper_c_doub_e_m_if_Val, float* %uart_wrapper_c_doub_s1_m_if_Val, float* %uart_wrapper_c_doub_s2_m_if_Val, float* %uart_wrapper_c_comp_in1, float* %uart_wrapper_c_comp_seuil, float* %uart_wrapper_c_comp_result, i1* %uart_wrapper_c_comp_clk_m_if_Val, i1* %uart_wrapper_c_comp_reset_m_if_Val, float* %uart_wrapper_c_comp_e1_m_if_Val, float* %uart_wrapper_c_comp_e2_m_if_Val, float* %uart_wrapper_c_comp_s_m_if_Val, float* %uart_wrapper_c_f1_y0, float* %uart_wrapper_c_f1_x0, [1 x float]* %uart_wrapper_c_f1_mem_x, [1 x float]* %uart_wrapper_c_f1_mem_y, i1* %uart_wrapper_c_f1_clk_m_if_Val, i1* %uart_wrapper_c_f1_reset_m_if_Val, float* %uart_wrapper_c_f1_e_m_if_Val, float* %uart_wrapper_c_f1_s_m_if_Val, float* %uart_wrapper_c_car_x, i1* %uart_wrapper_c_car_clk_m_if_Val, i1* %uart_wrapper_c_car_reset_m_if_Val, float* %uart_wrapper_c_car_e_m_if_Val, float* %uart_wrapper_c_car_s_m_if_Val, float* %uart_wrapper_c_f2_y0, float* %uart_wrapper_c_f2_x0, [1 x float]* %uart_wrapper_c_f2_mem_x, [1 x float]* %uart_wrapper_c_f2_mem_y, i1* %uart_wrapper_c_f2_clk_m_if_Val, i1* %uart_wrapper_c_f2_reset_m_if_Val, float* %uart_wrapper_c_f2_e_m_if_Val, float* %uart_wrapper_c_f2_s_m_if_Val, float* %uart_wrapper_c_rac_x, i1* %uart_wrapper_c_rac_clk_m_if_Val, i1* %uart_wrapper_c_rac_reset_m_if_Val, float* %uart_wrapper_c_rac_e_m_if_Val, float* %uart_wrapper_c_rac_s_m_if_Val, float* %uart_wrapper_c_sig1_Val, float* %uart_wrapper_c_sig2_Val, float* %uart_wrapper_c_sig3_Val, float* %uart_wrapper_c_sig4_Val, float* %uart_wrapper_c_doub1_Val, float* %uart_wrapper_c_doub2_Val)" [src/modules/top_level.h:69->src/modules/uart_wrapper.h:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [7 x i8]* @p_str10, i32 192, i32 192, float* %FIFO_I_1, float* %FIFO_I_1) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_I_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [7 x i8]* @p_str11, i32 192, i32 192, float* %FIFO_O_1, float* %FIFO_O_1) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_O_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/uart_wrapper.h:31]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @p_str12, [13 x i8]* @p_str12) nounwind" [src/modules/uart_wrapper.h:32]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%uart_wrapper_ssdm = load i1* @uart_wrapper_ssdm_thread_M_do_action1, align 1" [src/modules/uart_wrapper.h:33]
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %uart_wrapper_ssdm, label %1, label %2" [src/modules/uart_wrapper.h:33]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([13 x i8]* @p_str12, i32 2, [11 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper.h:33]
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str13, [4 x i8]* @p_str14, i1* %clk, i32 1) nounwind" [src/modules/uart_wrapper.h:34]
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str13, [6 x i8]* @p_str15, i1* %reset, i32 3) nounwind" [src/modules/uart_wrapper.h:35]
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%uart_wrapper_ssdm_1 = load i1* @uart_wrapper_ssdm_thread_M_do_action2, align 1" [src/modules/uart_wrapper.h:36]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %uart_wrapper_ssdm_1, label %3, label %4" [src/modules/uart_wrapper.h:36]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([13 x i8]* @p_str12, i32 2, [11 x i8]* @p_str16) nounwind" [src/modules/uart_wrapper.h:36]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str16, [4 x i8]* @p_str14, i1* %clk, i32 1) nounwind" [src/modules/uart_wrapper.h:37]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str16, [6 x i8]* @p_str15, i1* %reset, i32 3) nounwind" [src/modules/uart_wrapper.h:38]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str12, i32 0, [7 x i8]* @p_str17, [4 x i8]* @p_str14, i32 0, i32 0, i1* %clk) nounwind" [src/modules/uart_wrapper.h:39]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str12, i32 0, [7 x i8]* @p_str17, [6 x i8]* @p_str15, i32 0, i32 0, i1* %reset) nounwind" [src/modules/uart_wrapper.h:40]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/uart_wrapper.h:41]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str12, i32 4, [16 x i8]* @p_str20, [2 x i8]* @p_str21, i32 0, i32 0, i8* %e) nounwind" [src/modules/uart_wrapper.h:42]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/uart_wrapper.h:43]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str12, i32 5, [16 x i8]* @p_str20, [2 x i8]* @p_str22, i32 0, i32 0, i8* %s) nounwind" [src/modules/uart_wrapper.h:44]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form, i1* %clk) nounwind" [src/modules/uart_wrapper.h:45]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [src/modules/uart_wrapper.h:46]
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %FIFO_I_1_form, float* %FIFO_I_1) nounwind" [src/modules/uart_wrapper.h:47]
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %FIFO_O_1_form, float* %FIFO_O_1) nounwind" [src/modules/uart_wrapper.h:48]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "ret void" [src/modules/uart_wrapper.h:41]

 <State 3> : 0.00ns
ST_3 : Operation 116 [2/2] (0.00ns)   --->   "call void @"uart_wrapper::do_action2"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %clk_form, i1* %reset_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %uart_wrapper_c_doub_to_split, i1* %uart_wrapper_c_doub_clk_m_if_Val, i1* %uart_wrapper_c_doub_reset_m_if_Val, float* %uart_wrapper_c_doub_e_m_if_Val, float* %uart_wrapper_c_doub_s1_m_if_Val, float* %uart_wrapper_c_doub_s2_m_if_Val, float* %uart_wrapper_c_comp_in1, float* %uart_wrapper_c_comp_seuil, float* %uart_wrapper_c_comp_result, i1* %uart_wrapper_c_comp_clk_m_if_Val, i1* %uart_wrapper_c_comp_reset_m_if_Val, float* %uart_wrapper_c_comp_e1_m_if_Val, float* %uart_wrapper_c_comp_e2_m_if_Val, float* %uart_wrapper_c_comp_s_m_if_Val, float* %uart_wrapper_c_f1_y0, float* %uart_wrapper_c_f1_x0, [1 x float]* %uart_wrapper_c_f1_mem_x, [1 x float]* %uart_wrapper_c_f1_mem_y, i1* %uart_wrapper_c_f1_clk_m_if_Val, i1* %uart_wrapper_c_f1_reset_m_if_Val, float* %uart_wrapper_c_f1_e_m_if_Val, float* %uart_wrapper_c_f1_s_m_if_Val, float* %uart_wrapper_c_car_x, i1* %uart_wrapper_c_car_clk_m_if_Val, i1* %uart_wrapper_c_car_reset_m_if_Val, float* %uart_wrapper_c_car_e_m_if_Val, float* %uart_wrapper_c_car_s_m_if_Val, float* %uart_wrapper_c_f2_y0, float* %uart_wrapper_c_f2_x0, [1 x float]* %uart_wrapper_c_f2_mem_x, [1 x float]* %uart_wrapper_c_f2_mem_y, i1* %uart_wrapper_c_f2_clk_m_if_Val, i1* %uart_wrapper_c_f2_reset_m_if_Val, float* %uart_wrapper_c_f2_e_m_if_Val, float* %uart_wrapper_c_f2_s_m_if_Val, float* %uart_wrapper_c_rac_x, i1* %uart_wrapper_c_rac_clk_m_if_Val, i1* %uart_wrapper_c_rac_reset_m_if_Val, float* %uart_wrapper_c_rac_e_m_if_Val, float* %uart_wrapper_c_rac_s_m_if_Val, float* %uart_wrapper_c_sig1_Val, float* %uart_wrapper_c_sig2_Val, float* %uart_wrapper_c_sig3_Val, float* %uart_wrapper_c_sig4_Val, float* %uart_wrapper_c_doub1_Val, float* %uart_wrapper_c_doub2_Val, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper.h:36]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 117 [1/2] (0.00ns)   --->   "call void @"uart_wrapper::do_action2"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %clk_form, i1* %reset_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %uart_wrapper_c_doub_to_split, i1* %uart_wrapper_c_doub_clk_m_if_Val, i1* %uart_wrapper_c_doub_reset_m_if_Val, float* %uart_wrapper_c_doub_e_m_if_Val, float* %uart_wrapper_c_doub_s1_m_if_Val, float* %uart_wrapper_c_doub_s2_m_if_Val, float* %uart_wrapper_c_comp_in1, float* %uart_wrapper_c_comp_seuil, float* %uart_wrapper_c_comp_result, i1* %uart_wrapper_c_comp_clk_m_if_Val, i1* %uart_wrapper_c_comp_reset_m_if_Val, float* %uart_wrapper_c_comp_e1_m_if_Val, float* %uart_wrapper_c_comp_e2_m_if_Val, float* %uart_wrapper_c_comp_s_m_if_Val, float* %uart_wrapper_c_f1_y0, float* %uart_wrapper_c_f1_x0, [1 x float]* %uart_wrapper_c_f1_mem_x, [1 x float]* %uart_wrapper_c_f1_mem_y, i1* %uart_wrapper_c_f1_clk_m_if_Val, i1* %uart_wrapper_c_f1_reset_m_if_Val, float* %uart_wrapper_c_f1_e_m_if_Val, float* %uart_wrapper_c_f1_s_m_if_Val, float* %uart_wrapper_c_car_x, i1* %uart_wrapper_c_car_clk_m_if_Val, i1* %uart_wrapper_c_car_reset_m_if_Val, float* %uart_wrapper_c_car_e_m_if_Val, float* %uart_wrapper_c_car_s_m_if_Val, float* %uart_wrapper_c_f2_y0, float* %uart_wrapper_c_f2_x0, [1 x float]* %uart_wrapper_c_f2_mem_x, [1 x float]* %uart_wrapper_c_f2_mem_y, i1* %uart_wrapper_c_f2_clk_m_if_Val, i1* %uart_wrapper_c_f2_reset_m_if_Val, float* %uart_wrapper_c_f2_e_m_if_Val, float* %uart_wrapper_c_f2_s_m_if_Val, float* %uart_wrapper_c_rac_x, i1* %uart_wrapper_c_rac_clk_m_if_Val, i1* %uart_wrapper_c_rac_reset_m_if_Val, float* %uart_wrapper_c_rac_e_m_if_Val, float* %uart_wrapper_c_rac_s_m_if_Val, float* %uart_wrapper_c_sig1_Val, float* %uart_wrapper_c_sig2_Val, float* %uart_wrapper_c_sig3_Val, float* %uart_wrapper_c_sig4_Val, float* %uart_wrapper_c_doub1_Val, float* %uart_wrapper_c_doub2_Val, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper.h:36]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"
ST_4 : Operation 119 [1/2] (0.00ns)   --->   "call void @"uart_wrapper::do_action1"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %clk_form, i1* %reset_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %uart_wrapper_c_doub_to_split, i1* %uart_wrapper_c_doub_clk_m_if_Val, i1* %uart_wrapper_c_doub_reset_m_if_Val, float* %uart_wrapper_c_doub_e_m_if_Val, float* %uart_wrapper_c_doub_s1_m_if_Val, float* %uart_wrapper_c_doub_s2_m_if_Val, float* %uart_wrapper_c_comp_in1, float* %uart_wrapper_c_comp_seuil, float* %uart_wrapper_c_comp_result, i1* %uart_wrapper_c_comp_clk_m_if_Val, i1* %uart_wrapper_c_comp_reset_m_if_Val, float* %uart_wrapper_c_comp_e1_m_if_Val, float* %uart_wrapper_c_comp_e2_m_if_Val, float* %uart_wrapper_c_comp_s_m_if_Val, float* %uart_wrapper_c_f1_y0, float* %uart_wrapper_c_f1_x0, [1 x float]* %uart_wrapper_c_f1_mem_x, [1 x float]* %uart_wrapper_c_f1_mem_y, i1* %uart_wrapper_c_f1_clk_m_if_Val, i1* %uart_wrapper_c_f1_reset_m_if_Val, float* %uart_wrapper_c_f1_e_m_if_Val, float* %uart_wrapper_c_f1_s_m_if_Val, float* %uart_wrapper_c_car_x, i1* %uart_wrapper_c_car_clk_m_if_Val, i1* %uart_wrapper_c_car_reset_m_if_Val, float* %uart_wrapper_c_car_e_m_if_Val, float* %uart_wrapper_c_car_s_m_if_Val, float* %uart_wrapper_c_f2_y0, float* %uart_wrapper_c_f2_x0, [1 x float]* %uart_wrapper_c_f2_mem_x, [1 x float]* %uart_wrapper_c_f2_mem_y, i1* %uart_wrapper_c_f2_clk_m_if_Val, i1* %uart_wrapper_c_f2_reset_m_if_Val, float* %uart_wrapper_c_f2_e_m_if_Val, float* %uart_wrapper_c_f2_s_m_if_Val, float* %uart_wrapper_c_rac_x, i1* %uart_wrapper_c_rac_clk_m_if_Val, i1* %uart_wrapper_c_rac_reset_m_if_Val, float* %uart_wrapper_c_rac_e_m_if_Val, float* %uart_wrapper_c_rac_s_m_if_Val, float* %uart_wrapper_c_sig1_Val, float* %uart_wrapper_c_sig2_Val, float* %uart_wrapper_c_sig3_Val, float* %uart_wrapper_c_sig4_Val, float* %uart_wrapper_c_doub1_Val, float* %uart_wrapper_c_doub2_Val, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper.h:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "unreachable"

 <State 5> : 0.00ns
ST_5 : Operation 122 [2/2] (0.00ns)   --->   "call void @"uart_wrapper::do_action1"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %clk_form, i1* %reset_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %uart_wrapper_c_doub_to_split, i1* %uart_wrapper_c_doub_clk_m_if_Val, i1* %uart_wrapper_c_doub_reset_m_if_Val, float* %uart_wrapper_c_doub_e_m_if_Val, float* %uart_wrapper_c_doub_s1_m_if_Val, float* %uart_wrapper_c_doub_s2_m_if_Val, float* %uart_wrapper_c_comp_in1, float* %uart_wrapper_c_comp_seuil, float* %uart_wrapper_c_comp_result, i1* %uart_wrapper_c_comp_clk_m_if_Val, i1* %uart_wrapper_c_comp_reset_m_if_Val, float* %uart_wrapper_c_comp_e1_m_if_Val, float* %uart_wrapper_c_comp_e2_m_if_Val, float* %uart_wrapper_c_comp_s_m_if_Val, float* %uart_wrapper_c_f1_y0, float* %uart_wrapper_c_f1_x0, [1 x float]* %uart_wrapper_c_f1_mem_x, [1 x float]* %uart_wrapper_c_f1_mem_y, i1* %uart_wrapper_c_f1_clk_m_if_Val, i1* %uart_wrapper_c_f1_reset_m_if_Val, float* %uart_wrapper_c_f1_e_m_if_Val, float* %uart_wrapper_c_f1_s_m_if_Val, float* %uart_wrapper_c_car_x, i1* %uart_wrapper_c_car_clk_m_if_Val, i1* %uart_wrapper_c_car_reset_m_if_Val, float* %uart_wrapper_c_car_e_m_if_Val, float* %uart_wrapper_c_car_s_m_if_Val, float* %uart_wrapper_c_f2_y0, float* %uart_wrapper_c_f2_x0, [1 x float]* %uart_wrapper_c_f2_mem_x, [1 x float]* %uart_wrapper_c_f2_mem_y, i1* %uart_wrapper_c_f2_clk_m_if_Val, i1* %uart_wrapper_c_f2_reset_m_if_Val, float* %uart_wrapper_c_f2_e_m_if_Val, float* %uart_wrapper_c_f2_s_m_if_Val, float* %uart_wrapper_c_rac_x, i1* %uart_wrapper_c_rac_clk_m_if_Val, i1* %uart_wrapper_c_rac_reset_m_if_Val, float* %uart_wrapper_c_rac_e_m_if_Val, float* %uart_wrapper_c_rac_s_m_if_Val, float* %uart_wrapper_c_sig1_Val, float* %uart_wrapper_c_sig2_Val, float* %uart_wrapper_c_sig3_Val, float* %uart_wrapper_c_sig4_Val, float* %uart_wrapper_c_doub1_Val, float* %uart_wrapper_c_doub2_Val, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper.h:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
