// Seed: 4159091037
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    output wand id_4,
    input tri0 id_5,
    input tri id_6
);
  wire id_8[-1 : -1 'b0];
  final begin : LABEL_0
    $unsigned(25);
    ;
  end
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output logic id_4,
    output tri1 id_5,
    input wire id_6
);
  wire id_8;
  parameter id_9 = 1;
  assign id_5 = id_1;
  for (id_10 = 1; -1'h0; id_0 = -1) begin : LABEL_0
    always id_4 <= $unsigned(52);
    ;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_11;
endmodule
