<def f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='571' ll='574' type='Intrinsic::ID llvm::MachineOperand::getIntrinsicID() const'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='333' u='c' c='_ZNK4llvm14MachineOperand13isIdenticalToERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='333' u='c' c='_ZNK4llvm14MachineOperand13isIdenticalToERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='381' u='c' c='_ZN4llvm10hash_valueERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='924' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='595' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3319' u='c' c='_ZL15findIntrinsicIDRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='232' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='290' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='149' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
