<!doctype html>
<html>
<head>
<title>IMR (XMPU_DDR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___xmpu_ddr.html")>XMPU_DDR Module</a> &gt; IMR (XMPU_DDR) Register</p><h1>IMR (XMPU_DDR) Register</h1>
<h2>IMR (XMPU_DDR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>IMR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000014</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD000014 (DDR_XMPU0_CFG)<br/>0x00FD010014 (DDR_XMPU1_CFG)<br/>0x00FD020014 (DDR_XMPU2_CFG)<br/>0x00FD030014 (DDR_XMPU3_CFG)<br/>0x00FD040014 (DDR_XMPU4_CFG)<br/>0x00FD050014 (DDR_XMPU5_CFG)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x0000000F</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Mask.</td></tr>
</table>
<p>0: enabled. 1: masked (disabled). If the ISR bit = 1 (asserted interrupt) and the IMR bit = 0 (not masked), then the IRQ to the interrupt controller is asserted. Software checks the ISR to determine the cause of the interrupt. Read-only.</p>
<h2>IMR (XMPU_DDR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:4</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>SecurityVIO</td><td class="center"> 3</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Security violation by AXI master.</td></tr>
<tr valign=top><td>WrPermVIO</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Write permission violation by AXI master.</td></tr>
<tr valign=top><td>RdPermVIO</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Read permission violation by AXI master.</td></tr>
<tr valign=top><td>INV_APB</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Register Access Error on APB.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>