strict digraph "" {
	node [label="\N"];
	"671:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fae5e225c10>",
		clk_sens=True,
		fillcolor=gold,
		label="671:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_adr']"];
	"672:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e225d10>",
		fillcolor=firebrick,
		label="672:NS
buf0_not_aloc <= &buf0_adr;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e225d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"671:AL" -> "672:NS"	 [cond="[]",
		lineno=None];
	"Leaf_671:AL"	 [def_var="['buf0_not_aloc']",
		label="Leaf_671:AL"];
	"672:NS" -> "Leaf_671:AL"	 [cond="[]",
		lineno=None];
}
