
---------- Begin Simulation Statistics ----------
final_tick                                84032607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185254                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691644                       # Number of bytes of host memory used
host_op_rate                                   185619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   539.80                       # Real time elapsed on the host
host_tick_rate                              155673829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084033                       # Number of seconds simulated
sim_ticks                                 84032607000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.691798                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095392                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101870                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81375                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727415                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                321                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             729                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477583                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65408                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196799                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.680652                       # CPI: cycles per instruction
system.cpu.discardedOps                        190602                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609045                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401525                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001078                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35345619                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595007                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168065214                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531742     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693541     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950778     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196799                       # Class of committed instruction
system.cpu.tickCycles                       132719595                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   115                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       713965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          269                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1429079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            269                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111139                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57141                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136111                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19981888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19981888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201079                       # Request fanout histogram
system.membus.respLayer1.occupancy         1083114000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           855380500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            428755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286360                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2144194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       430080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86229184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86659264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168549                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7112896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           883665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 883087     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    578      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             883665                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1353475500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067538995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5136499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511332                       # number of demand (read+write) hits
system.l2.demand_hits::total                   514033                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2701                       # number of overall hits
system.l2.overall_hits::.cpu.data              511332                       # number of overall hits
system.l2.overall_hits::total                  514033                       # number of overall hits
system.l2.demand_misses::.cpu.inst                723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200360                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201083                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               723                       # number of overall misses
system.l2.overall_misses::.cpu.data            200360                       # number of overall misses
system.l2.overall_misses::total                201083                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16977100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17034811000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16977100000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17034811000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               715116                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              715116                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.211157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.211157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79821.576763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84732.980635                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84715.321534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79821.576763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84732.980635                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84715.321534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111139                       # number of writebacks
system.l2.writebacks::total                    111139                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201079                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50481000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14973302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15023783000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50481000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14973302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15023783000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.211157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.211157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281184                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69821.576763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74733.484398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74715.823134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69821.576763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74733.484398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74715.823134                       # average overall mshr miss latency
system.l2.replacements                         168549                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3080                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3080                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3080                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150250                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136111                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11844755000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11844755000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87022.760835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87022.760835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10483655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10483655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77022.834304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77022.834304                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.211157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.211157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79821.576763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79821.576763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50481000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50481000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.211157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.211157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69821.576763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69821.576763                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5132345000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5132345000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.151056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79882.099332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79882.099332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4489647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4489647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.151047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.151047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69883.212701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69883.212701                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31903.427448                       # Cycle average of tags in use
system.l2.tags.total_refs                     1428767                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201317                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.097101                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.049984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.499570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31718.877894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973615                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11631493                       # Number of tag accesses
system.l2.tags.data_accesses                 11631493                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12822784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12869056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7112896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7112896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111139                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111139                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            550643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152592957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153143601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       550643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           550643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84644476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84644476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84644476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           550643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152592957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237788077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003016158500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524428                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104605                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111139                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2958345750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6727883250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14715.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33465.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137901                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69607                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.925912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.350686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.881654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69385     66.31%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14072     13.45%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2608      2.49%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1392      1.33%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9589      9.16%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1016      0.97%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          565      0.54%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      0.33%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5658      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104632                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.256472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.800793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.326746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6481     97.55%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.88%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.723058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.693233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.014603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4338     65.29%     65.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.45%     65.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2081     31.32%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.63%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.20%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12866688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7110912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12869056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7112896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84032547000                       # Total gap between requests
system.mem_ctrls.avgGap                     269147.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12820416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7110912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 550643.394890747615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152564777.622572153807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84620866.278729170561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111139                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20837000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6707046250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1969809354000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28820.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33475.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17723835.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            371865480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197632215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716927400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287627220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6633194880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21442315290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14211834720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43861397205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.956878                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36726200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2805920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44500487000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            375278400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199446225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718512480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292356540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6633194880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21876393660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13846295040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43941477225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.909842                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35773022500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2805920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45453664500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9659287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9659287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9659287                       # number of overall hits
system.cpu.icache.overall_hits::total         9659287                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3424                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3424                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3424                       # number of overall misses
system.cpu.icache.overall_misses::total          3424                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94877000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94877000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94877000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94877000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000354                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000354                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27709.404206                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27709.404206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27709.404206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27709.404206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3296                       # number of writebacks
system.cpu.icache.writebacks::total              3296                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3424                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91453000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91453000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91453000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91453000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26709.404206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26709.404206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26709.404206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26709.404206                       # average overall mshr miss latency
system.cpu.icache.replacements                   3296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9659287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9659287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3424                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3424                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94877000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94877000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27709.404206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27709.404206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91453000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91453000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26709.404206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26709.404206                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.954465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2822.053446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.954465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328846                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51305882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51305882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51306391                       # number of overall hits
system.cpu.dcache.overall_hits::total        51306391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770752                       # number of overall misses
system.cpu.dcache.overall_misses::total        770752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25061288498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25061288498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25061288498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25061288498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014651                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32852.528437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32852.528437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32515.372646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32515.372646                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       205675                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.839902                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635640                       # number of writebacks
system.cpu.dcache.writebacks::total            635640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59055                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22738727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22738727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23418432999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23418432999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32309.104175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32309.104175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32905.291895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32905.291895                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40700428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40700428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9329549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9329549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22317.306197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22317.306197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          615                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8885079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8885079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21285.399089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21285.399089                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15731739498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15731739498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45625.562275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45625.562275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13853648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13853648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48378.265546                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48378.265546                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    679705499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    679705499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85984.250348                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85984.250348                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.121052                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.090931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.121052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104866129                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104866129                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84032607000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
