verilog xil_defaultlib --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
