

================================================================
== Vivado HLS Report for 'DCT_1D'
================================================================
* Date:           Mon Jun 19 20:01:24 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.834 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%output_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %output_offset)"   --->   Operation 3 'read' 'output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %input_offset)"   --->   Operation 4 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_offset_cast = zext i4 %input_offset_read to i64"   --->   Operation 5 'zext' 'input_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x i16]* %input_0, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 6 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:50]   --->   Operation 7 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x i16]* %input_1, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 8 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:50]   --->   Operation 9 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x i16]* %input_2, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 10 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:50]   --->   Operation 11 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x i16]* %input_3, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 12 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:50]   --->   Operation 13 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [8 x i16]* %input_4, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 14 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:50]   --->   Operation 15 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [8 x i16]* %input_5, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 16 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:50]   --->   Operation 17 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [8 x i16]* %input_6, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 18 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:50]   --->   Operation 19 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [8 x i16]* %input_7, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 20 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:50]   --->   Operation 21 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_offset_cast = zext i4 %output_offset_read to i64"   --->   Operation 22 'zext' 'output_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:50]   --->   Operation 23 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i16 %input_0_load to i27" [dct.c:50]   --->   Operation 24 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln50_53 = sext i16 %input_0_load to i28" [dct.c:50]   --->   Operation 25 'sext' 'sext_ln50_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln50_54 = sext i16 %input_0_load to i29" [dct.c:50]   --->   Operation 26 'sext' 'sext_ln50_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln50_55 = sext i16 %input_0_load to i17" [dct.c:50]   --->   Operation 27 'sext' 'sext_ln50_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:50]   --->   Operation 28 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln50_56 = sext i16 %input_1_load to i27" [dct.c:50]   --->   Operation 29 'sext' 'sext_ln50_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln50_57 = sext i16 %input_1_load to i28" [dct.c:50]   --->   Operation 30 'sext' 'sext_ln50_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln50_58 = sext i16 %input_1_load to i29" [dct.c:50]   --->   Operation 31 'sext' 'sext_ln50_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln50_59 = sext i16 %input_1_load to i17" [dct.c:50]   --->   Operation 32 'sext' 'sext_ln50_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:50]   --->   Operation 33 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln50_60 = sext i16 %input_2_load to i27" [dct.c:50]   --->   Operation 34 'sext' 'sext_ln50_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln50_61 = sext i16 %input_2_load to i28" [dct.c:50]   --->   Operation 35 'sext' 'sext_ln50_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln50_62 = sext i16 %input_2_load to i29" [dct.c:50]   --->   Operation 36 'sext' 'sext_ln50_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln50_63 = sext i16 %input_2_load to i17" [dct.c:50]   --->   Operation 37 'sext' 'sext_ln50_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:50]   --->   Operation 38 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln50_64 = sext i16 %input_3_load to i28" [dct.c:50]   --->   Operation 39 'sext' 'sext_ln50_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln50_65 = sext i16 %input_3_load to i29" [dct.c:50]   --->   Operation 40 'sext' 'sext_ln50_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln50_66 = sext i16 %input_3_load to i27" [dct.c:50]   --->   Operation 41 'sext' 'sext_ln50_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln50_67 = sext i16 %input_3_load to i17" [dct.c:50]   --->   Operation 42 'sext' 'sext_ln50_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:50]   --->   Operation 43 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln50_68 = sext i16 %input_4_load to i28" [dct.c:50]   --->   Operation 44 'sext' 'sext_ln50_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln50_69 = sext i16 %input_4_load to i29" [dct.c:50]   --->   Operation 45 'sext' 'sext_ln50_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln50_70 = sext i16 %input_4_load to i27" [dct.c:50]   --->   Operation 46 'sext' 'sext_ln50_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln50_71 = sext i16 %input_4_load to i17" [dct.c:50]   --->   Operation 47 'sext' 'sext_ln50_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:50]   --->   Operation 48 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln50_72 = sext i16 %input_5_load to i27" [dct.c:50]   --->   Operation 49 'sext' 'sext_ln50_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln50_73 = sext i16 %input_5_load to i28" [dct.c:50]   --->   Operation 50 'sext' 'sext_ln50_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln50_74 = sext i16 %input_5_load to i29" [dct.c:50]   --->   Operation 51 'sext' 'sext_ln50_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln50_75 = sext i16 %input_5_load to i17" [dct.c:50]   --->   Operation 52 'sext' 'sext_ln50_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:50]   --->   Operation 53 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln50_76 = sext i16 %input_6_load to i27" [dct.c:50]   --->   Operation 54 'sext' 'sext_ln50_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln50_77 = sext i16 %input_6_load to i28" [dct.c:50]   --->   Operation 55 'sext' 'sext_ln50_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln50_78 = sext i16 %input_6_load to i29" [dct.c:50]   --->   Operation 56 'sext' 'sext_ln50_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln50_79 = sext i16 %input_6_load to i17" [dct.c:50]   --->   Operation 57 'sext' 'sext_ln50_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:50]   --->   Operation 58 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln50_80 = sext i16 %input_7_load to i26" [dct.c:50]   --->   Operation 59 'sext' 'sext_ln50_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln50_81 = sext i16 %input_7_load to i27" [dct.c:50]   --->   Operation 60 'sext' 'sext_ln50_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln50_82 = sext i16 %input_7_load to i17" [dct.c:50]   --->   Operation 61 'sext' 'sext_ln50_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%add_ln50 = add i17 %sext_ln50_59, %sext_ln50_55" [dct.c:50]   --->   Operation 62 'add' 'add_ln50' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln50_83 = sext i17 %add_ln50 to i18" [dct.c:50]   --->   Operation 63 'sext' 'sext_ln50_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.71ns)   --->   "%add_ln50_7 = add i17 %sext_ln50_67, %sext_ln50_63" [dct.c:50]   --->   Operation 64 'add' 'add_ln50_7' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln50_84 = sext i17 %add_ln50_7 to i18" [dct.c:50]   --->   Operation 65 'sext' 'sext_ln50_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln50_8 = add i18 %sext_ln50_83, %sext_ln50_84" [dct.c:50]   --->   Operation 66 'add' 'add_ln50_8' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln50_85 = sext i18 %add_ln50_8 to i19" [dct.c:50]   --->   Operation 67 'sext' 'sext_ln50_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%add_ln50_9 = add i17 %sext_ln50_75, %sext_ln50_71" [dct.c:50]   --->   Operation 68 'add' 'add_ln50_9' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln50_86 = sext i17 %add_ln50_9 to i18" [dct.c:50]   --->   Operation 69 'sext' 'sext_ln50_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln50_10 = add i17 %sext_ln50_82, %sext_ln50_79" [dct.c:50]   --->   Operation 70 'add' 'add_ln50_10' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln50_87 = sext i17 %add_ln50_10 to i18" [dct.c:50]   --->   Operation 71 'sext' 'sext_ln50_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln50_11 = add i18 %sext_ln50_86, %sext_ln50_87" [dct.c:50]   --->   Operation 72 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln50_88 = sext i18 %add_ln50_11 to i19" [dct.c:50]   --->   Operation 73 'sext' 'sext_ln50_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%add_ln50_12 = add i19 %sext_ln50_85, %sext_ln50_88" [dct.c:50]   --->   Operation 74 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%sext_ln50_89 = sext i19 %add_ln50_12 to i29" [dct.c:50]   --->   Operation 75 'sext' 'sext_ln50_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.42ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln50 = mul i29 %sext_ln50_89, 2896" [dct.c:50]   --->   Operation 76 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52 = add i29 %mul_ln50, 4096" [dct.c:52]   --->   Operation 77 'add' 'add_ln52' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52, i32 13, i32 28)" [dct.c:52]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_0_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_0, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 79 'getelementptr' 'DCT_1D_out_buf_col_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "store i16 %trunc_ln, i16* %DCT_1D_out_buf_col_0_1, align 2" [dct.c:52]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_57)   --->   "%mul_ln50_57 = mul i29 %sext_ln50_54, 4017" [dct.c:50]   --->   Operation 81 'mul' 'mul_ln50_57' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_58 = mul i29 %sext_ln50_58, 3406" [dct.c:50]   --->   Operation 82 'mul' 'mul_ln50_58' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_59 = mul i28 %sext_ln50_61, 2276" [dct.c:50]   --->   Operation 83 'mul' 'mul_ln50_59' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_58)   --->   "%mul_ln50_60 = mul i27 %sext_ln50_66, 799" [dct.c:50]   --->   Operation 84 'mul' 'mul_ln50_60' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_58)   --->   "%sext_ln50_90 = sext i27 %mul_ln50_60 to i28" [dct.c:50]   --->   Operation 85 'sext' 'sext_ln50_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_60)   --->   "%mul_ln50_61 = mul i27 %sext_ln50_70, -799" [dct.c:50]   --->   Operation 86 'mul' 'mul_ln50_61' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_60)   --->   "%sext_ln50_91 = sext i27 %mul_ln50_61 to i28" [dct.c:50]   --->   Operation 87 'sext' 'sext_ln50_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_62 = mul i28 %sext_ln50_73, -2276" [dct.c:50]   --->   Operation 88 'mul' 'mul_ln50_62' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_62)   --->   "%mul_ln50_63 = mul i29 %sext_ln50_78, -3406" [dct.c:50]   --->   Operation 89 'mul' 'mul_ln50_63' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln50_92 = sext i16 %input_7_load to i28" [dct.c:50]   --->   Operation 90 'sext' 'sext_ln50_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_61)   --->   "%mul_ln50_64 = mul i28 %sext_ln50_92, -4017" [dct.c:50]   --->   Operation 91 'mul' 'mul_ln50_64' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_57 = add i29 %mul_ln50_58, %mul_ln50_57" [dct.c:52]   --->   Operation 92 'add' 'add_ln52_57' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_58 = add i28 %sext_ln50_90, %mul_ln50_59" [dct.c:52]   --->   Operation 93 'add' 'add_ln52_58' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i28 %add_ln52_58 to i29" [dct.c:52]   --->   Operation 94 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln52_59 = add i29 %add_ln52_57, %sext_ln52" [dct.c:52]   --->   Operation 95 'add' 'add_ln52_59' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_60 = add i28 %mul_ln50_62, %sext_ln50_91" [dct.c:52]   --->   Operation 96 'add' 'add_ln52_60' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln52_11 = sext i28 %add_ln52_60 to i29" [dct.c:52]   --->   Operation 97 'sext' 'sext_ln52_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_61 = add i28 %mul_ln50_64, 4096" [dct.c:52]   --->   Operation 98 'add' 'add_ln52_61' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln52_12 = sext i28 %add_ln52_61 to i29" [dct.c:52]   --->   Operation 99 'sext' 'sext_ln52_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_62 = add i29 %mul_ln50_63, %sext_ln52_12" [dct.c:52]   --->   Operation 100 'add' 'add_ln52_62' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_63 = add i29 %sext_ln52_11, %add_ln52_62" [dct.c:52]   --->   Operation 101 'add' 'add_ln52_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_1 = add i29 %add_ln52_59, %add_ln52_63" [dct.c:52]   --->   Operation 102 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_1, i32 13, i32 28)" [dct.c:52]   --->   Operation 103 'partselect' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_1_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_1, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 104 'getelementptr' 'DCT_1D_out_buf_col_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_1, i16* %DCT_1D_out_buf_col_1_1, align 2" [dct.c:52]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_65 = mul i29 %sext_ln50_54, 3784" [dct.c:50]   --->   Operation 106 'mul' 'mul_ln50_65' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_64)   --->   "%mul_ln50_66 = mul i28 %sext_ln50_57, 1567" [dct.c:50]   --->   Operation 107 'mul' 'mul_ln50_66' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_64)   --->   "%sext_ln50_93 = sext i28 %mul_ln50_66 to i29" [dct.c:50]   --->   Operation 108 'sext' 'sext_ln50_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_65)   --->   "%mul_ln50_67 = mul i28 %sext_ln50_61, -1567" [dct.c:50]   --->   Operation 109 'mul' 'mul_ln50_67' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_65)   --->   "%sext_ln50_94 = sext i28 %mul_ln50_67 to i29" [dct.c:50]   --->   Operation 110 'sext' 'sext_ln50_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_68 = mul i29 %sext_ln50_65, -3784" [dct.c:50]   --->   Operation 111 'mul' 'mul_ln50_68' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_69 = mul i29 %sext_ln50_69, -3784" [dct.c:50]   --->   Operation 112 'mul' 'mul_ln50_69' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_67)   --->   "%mul_ln50_70 = mul i28 %sext_ln50_73, -1567" [dct.c:50]   --->   Operation 113 'mul' 'mul_ln50_70' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_67)   --->   "%sext_ln50_95 = sext i28 %mul_ln50_70 to i29" [dct.c:50]   --->   Operation 114 'sext' 'sext_ln50_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_69)   --->   "%mul_ln50_71 = mul i28 %sext_ln50_77, 1567" [dct.c:50]   --->   Operation 115 'mul' 'mul_ln50_71' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_69)   --->   "%sext_ln50_96 = sext i28 %mul_ln50_71 to i29" [dct.c:50]   --->   Operation 116 'sext' 'sext_ln50_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_68)   --->   "%mul_ln50_72 = mul i28 %sext_ln50_92, 3784" [dct.c:50]   --->   Operation 117 'mul' 'mul_ln50_72' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_64 = add i29 %sext_ln50_93, %mul_ln50_65" [dct.c:52]   --->   Operation 118 'add' 'add_ln52_64' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_65 = add i29 %mul_ln50_68, %sext_ln50_94" [dct.c:52]   --->   Operation 119 'add' 'add_ln52_65' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.77ns)   --->   "%add_ln52_66 = add i29 %add_ln52_64, %add_ln52_65" [dct.c:52]   --->   Operation 120 'add' 'add_ln52_66' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_67 = add i29 %sext_ln50_95, %mul_ln50_69" [dct.c:52]   --->   Operation 121 'add' 'add_ln52_67' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_68 = add i28 %mul_ln50_72, 4096" [dct.c:52]   --->   Operation 122 'add' 'add_ln52_68' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln52_13 = sext i28 %add_ln52_68 to i29" [dct.c:52]   --->   Operation 123 'sext' 'sext_ln52_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_69 = add i29 %sext_ln50_96, %sext_ln52_13" [dct.c:52]   --->   Operation 124 'add' 'add_ln52_69' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_70 = add i29 %add_ln52_67, %add_ln52_69" [dct.c:52]   --->   Operation 125 'add' 'add_ln52_70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_2 = add i29 %add_ln52_66, %add_ln52_70" [dct.c:52]   --->   Operation 126 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_2, i32 13, i32 28)" [dct.c:52]   --->   Operation 127 'partselect' 'trunc_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_2_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_2, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 128 'getelementptr' 'DCT_1D_out_buf_col_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_2, i16* %DCT_1D_out_buf_col_2_1, align 2" [dct.c:52]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_73 = mul i29 %sext_ln50_54, 3406" [dct.c:50]   --->   Operation 130 'mul' 'mul_ln50_73' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_71)   --->   "%mul_ln50_74 = mul i27 %sext_ln50_56, -799" [dct.c:50]   --->   Operation 131 'mul' 'mul_ln50_74' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_71)   --->   "%sext_ln50_97 = sext i27 %mul_ln50_74 to i29" [dct.c:50]   --->   Operation 132 'sext' 'sext_ln50_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_72)   --->   "%mul_ln50_75 = mul i29 %sext_ln50_62, -4017" [dct.c:50]   --->   Operation 133 'mul' 'mul_ln50_75' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_76 = mul i29 %sext_ln50_65, -2276" [dct.c:50]   --->   Operation 134 'mul' 'mul_ln50_76' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_74)   --->   "%mul_ln50_77 = mul i29 %sext_ln50_69, 2276" [dct.c:50]   --->   Operation 135 'mul' 'mul_ln50_77' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_78 = mul i29 %sext_ln50_74, 4017" [dct.c:50]   --->   Operation 136 'mul' 'mul_ln50_78' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_76)   --->   "%mul_ln50_79 = mul i27 %sext_ln50_76, 799" [dct.c:50]   --->   Operation 137 'mul' 'mul_ln50_79' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_76)   --->   "%sext_ln50_98 = sext i27 %mul_ln50_79 to i29" [dct.c:50]   --->   Operation 138 'sext' 'sext_ln50_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_75)   --->   "%mul_ln50_80 = mul i28 %sext_ln50_92, -3406" [dct.c:50]   --->   Operation 139 'mul' 'mul_ln50_80' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_71 = add i29 %sext_ln50_97, %mul_ln50_73" [dct.c:52]   --->   Operation 140 'add' 'add_ln52_71' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_72 = add i29 %mul_ln50_76, %mul_ln50_75" [dct.c:52]   --->   Operation 141 'add' 'add_ln52_72' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln52_73 = add i29 %add_ln52_71, %add_ln52_72" [dct.c:52]   --->   Operation 142 'add' 'add_ln52_73' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_74 = add i29 %mul_ln50_78, %mul_ln50_77" [dct.c:52]   --->   Operation 143 'add' 'add_ln52_74' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_75 = add i28 %mul_ln50_80, 4096" [dct.c:52]   --->   Operation 144 'add' 'add_ln52_75' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln52_14 = sext i28 %add_ln52_75 to i29" [dct.c:52]   --->   Operation 145 'sext' 'sext_ln52_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_76 = add i29 %sext_ln50_98, %sext_ln52_14" [dct.c:52]   --->   Operation 146 'add' 'add_ln52_76' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_77 = add i29 %add_ln52_74, %add_ln52_76" [dct.c:52]   --->   Operation 147 'add' 'add_ln52_77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_3 = add i29 %add_ln52_73, %add_ln52_77" [dct.c:52]   --->   Operation 148 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_3, i32 13, i32 28)" [dct.c:52]   --->   Operation 149 'partselect' 'trunc_ln52_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_3_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_3, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 150 'getelementptr' 'DCT_1D_out_buf_col_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_3, i16* %DCT_1D_out_buf_col_3_1, align 2" [dct.c:52]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_78)   --->   "%mul_ln50_81 = mul i29 %sext_ln50_54, 2896" [dct.c:50]   --->   Operation 152 'mul' 'mul_ln50_81' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_82 = mul i29 %sext_ln50_58, -2896" [dct.c:50]   --->   Operation 153 'mul' 'mul_ln50_82' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 154 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_79)   --->   "%mul_ln50_83 = mul i29 %sext_ln50_62, -2896" [dct.c:50]   --->   Operation 154 'mul' 'mul_ln50_83' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_84 = mul i29 %sext_ln50_65, 2896" [dct.c:50]   --->   Operation 155 'mul' 'mul_ln50_84' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_81)   --->   "%mul_ln50_85 = mul i29 %sext_ln50_69, 2896" [dct.c:50]   --->   Operation 156 'mul' 'mul_ln50_85' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_86 = mul i29 %sext_ln50_74, -2896" [dct.c:50]   --->   Operation 157 'mul' 'mul_ln50_86' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_83)   --->   "%mul_ln50_87 = mul i29 %sext_ln50_78, -2896" [dct.c:50]   --->   Operation 158 'mul' 'mul_ln50_87' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_82)   --->   "%mul_ln50_88 = mul i28 %sext_ln50_92, 2896" [dct.c:50]   --->   Operation 159 'mul' 'mul_ln50_88' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_78 = add i29 %mul_ln50_82, %mul_ln50_81" [dct.c:52]   --->   Operation 160 'add' 'add_ln52_78' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 161 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_79 = add i29 %mul_ln50_84, %mul_ln50_83" [dct.c:52]   --->   Operation 161 'add' 'add_ln52_79' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln52_80 = add i29 %add_ln52_78, %add_ln52_79" [dct.c:52]   --->   Operation 162 'add' 'add_ln52_80' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_81 = add i29 %mul_ln50_86, %mul_ln50_85" [dct.c:52]   --->   Operation 163 'add' 'add_ln52_81' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_82 = add i28 %mul_ln50_88, 4096" [dct.c:52]   --->   Operation 164 'add' 'add_ln52_82' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln52_15 = sext i28 %add_ln52_82 to i29" [dct.c:52]   --->   Operation 165 'sext' 'sext_ln52_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_83 = add i29 %mul_ln50_87, %sext_ln52_15" [dct.c:52]   --->   Operation 166 'add' 'add_ln52_83' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_84 = add i29 %add_ln52_81, %add_ln52_83" [dct.c:52]   --->   Operation 167 'add' 'add_ln52_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_4 = add i29 %add_ln52_80, %add_ln52_84" [dct.c:52]   --->   Operation 168 'add' 'add_ln52_4' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln52_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_4, i32 13, i32 28)" [dct.c:52]   --->   Operation 169 'partselect' 'trunc_ln52_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_4_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_4, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 170 'getelementptr' 'DCT_1D_out_buf_col_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_4, i16* %DCT_1D_out_buf_col_4_1, align 2" [dct.c:52]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_85)   --->   "%mul_ln50_89 = mul i29 %sext_ln50_54, 2276" [dct.c:50]   --->   Operation 172 'mul' 'mul_ln50_89' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_90 = mul i29 %sext_ln50_58, -4017" [dct.c:50]   --->   Operation 173 'mul' 'mul_ln50_90' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_86)   --->   "%mul_ln50_91 = mul i27 %sext_ln50_60, 799" [dct.c:50]   --->   Operation 174 'mul' 'mul_ln50_91' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_86)   --->   "%sext_ln50_99 = sext i27 %mul_ln50_91 to i29" [dct.c:50]   --->   Operation 175 'sext' 'sext_ln50_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_92 = mul i29 %sext_ln50_65, 3406" [dct.c:50]   --->   Operation 176 'mul' 'mul_ln50_92' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_93 = mul i29 %sext_ln50_69, -3406" [dct.c:50]   --->   Operation 177 'mul' 'mul_ln50_93' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_88)   --->   "%mul_ln50_94 = mul i27 %sext_ln50_72, -799" [dct.c:50]   --->   Operation 178 'mul' 'mul_ln50_94' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_88)   --->   "%sext_ln50_100 = sext i27 %mul_ln50_94 to i29" [dct.c:50]   --->   Operation 179 'sext' 'sext_ln50_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_90)   --->   "%mul_ln50_95 = mul i29 %sext_ln50_78, 4017" [dct.c:50]   --->   Operation 180 'mul' 'mul_ln50_95' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_89)   --->   "%mul_ln50_96 = mul i28 %sext_ln50_92, -2276" [dct.c:50]   --->   Operation 181 'mul' 'mul_ln50_96' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_85 = add i29 %mul_ln50_90, %mul_ln50_89" [dct.c:52]   --->   Operation 182 'add' 'add_ln52_85' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_86 = add i29 %mul_ln50_92, %sext_ln50_99" [dct.c:52]   --->   Operation 183 'add' 'add_ln52_86' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln52_87 = add i29 %add_ln52_85, %add_ln52_86" [dct.c:52]   --->   Operation 184 'add' 'add_ln52_87' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_88 = add i29 %sext_ln50_100, %mul_ln50_93" [dct.c:52]   --->   Operation 185 'add' 'add_ln52_88' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_89 = add i28 %mul_ln50_96, 4096" [dct.c:52]   --->   Operation 186 'add' 'add_ln52_89' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln52_16 = sext i28 %add_ln52_89 to i29" [dct.c:52]   --->   Operation 187 'sext' 'sext_ln52_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_90 = add i29 %mul_ln50_95, %sext_ln52_16" [dct.c:52]   --->   Operation 188 'add' 'add_ln52_90' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_91 = add i29 %add_ln52_88, %add_ln52_90" [dct.c:52]   --->   Operation 189 'add' 'add_ln52_91' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_5 = add i29 %add_ln52_87, %add_ln52_91" [dct.c:52]   --->   Operation 190 'add' 'add_ln52_5' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln52_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_5, i32 13, i32 28)" [dct.c:52]   --->   Operation 191 'partselect' 'trunc_ln52_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_5_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_5, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 192 'getelementptr' 'DCT_1D_out_buf_col_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_5, i16* %DCT_1D_out_buf_col_5_1, align 2" [dct.c:52]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 194 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_92)   --->   "%mul_ln50_97 = mul i28 %sext_ln50_53, 1567" [dct.c:50]   --->   Operation 194 'mul' 'mul_ln50_97' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_92)   --->   "%sext_ln50_101 = sext i28 %mul_ln50_97 to i29" [dct.c:50]   --->   Operation 195 'sext' 'sext_ln50_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_98 = mul i29 %sext_ln50_58, -3784" [dct.c:50]   --->   Operation 196 'mul' 'mul_ln50_98' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_99 = mul i29 %sext_ln50_62, 3784" [dct.c:50]   --->   Operation 197 'mul' 'mul_ln50_99' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_93)   --->   "%mul_ln50_100 = mul i28 %sext_ln50_64, -1567" [dct.c:50]   --->   Operation 198 'mul' 'mul_ln50_100' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_93)   --->   "%sext_ln50_102 = sext i28 %mul_ln50_100 to i29" [dct.c:50]   --->   Operation 199 'sext' 'sext_ln50_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_95)   --->   "%mul_ln50_101 = mul i28 %sext_ln50_68, -1567" [dct.c:50]   --->   Operation 200 'mul' 'mul_ln50_101' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_95)   --->   "%sext_ln50_103 = sext i28 %mul_ln50_101 to i29" [dct.c:50]   --->   Operation 201 'sext' 'sext_ln50_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_102 = mul i29 %sext_ln50_74, 3784" [dct.c:50]   --->   Operation 202 'mul' 'mul_ln50_102' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_97)   --->   "%mul_ln50_103 = mul i29 %sext_ln50_78, -3784" [dct.c:50]   --->   Operation 203 'mul' 'mul_ln50_103' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_96)   --->   "%mul_ln50_104 = mul i27 %sext_ln50_81, 1567" [dct.c:50]   --->   Operation 204 'mul' 'mul_ln50_104' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_92 = add i29 %mul_ln50_98, %sext_ln50_101" [dct.c:52]   --->   Operation 205 'add' 'add_ln52_92' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_93 = add i29 %sext_ln50_102, %mul_ln50_99" [dct.c:52]   --->   Operation 206 'add' 'add_ln52_93' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.77ns)   --->   "%add_ln52_94 = add i29 %add_ln52_92, %add_ln52_93" [dct.c:52]   --->   Operation 207 'add' 'add_ln52_94' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_95 = add i29 %mul_ln50_102, %sext_ln50_103" [dct.c:52]   --->   Operation 208 'add' 'add_ln52_95' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_96 = add i27 %mul_ln50_104, 4096" [dct.c:52]   --->   Operation 209 'add' 'add_ln52_96' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln52_17 = sext i27 %add_ln52_96 to i29" [dct.c:52]   --->   Operation 210 'sext' 'sext_ln52_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_97 = add i29 %mul_ln50_103, %sext_ln52_17" [dct.c:52]   --->   Operation 211 'add' 'add_ln52_97' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_98 = add i29 %add_ln52_95, %add_ln52_97" [dct.c:52]   --->   Operation 212 'add' 'add_ln52_98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_6 = add i29 %add_ln52_94, %add_ln52_98" [dct.c:52]   --->   Operation 213 'add' 'add_ln52_6' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln52_6 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_6, i32 13, i32 28)" [dct.c:52]   --->   Operation 214 'partselect' 'trunc_ln52_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_6_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_6, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 215 'getelementptr' 'DCT_1D_out_buf_col_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_6, i16* %DCT_1D_out_buf_col_6_1, align 2" [dct.c:52]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 217 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_99)   --->   "%mul_ln50_105 = mul i27 %sext_ln50, 799" [dct.c:50]   --->   Operation 217 'mul' 'mul_ln50_105' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_99)   --->   "%sext_ln50_104 = sext i27 %mul_ln50_105 to i28" [dct.c:50]   --->   Operation 218 'sext' 'sext_ln50_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_106 = mul i28 %sext_ln50_57, -2276" [dct.c:50]   --->   Operation 219 'mul' 'mul_ln50_106' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_100)   --->   "%mul_ln50_107 = mul i29 %sext_ln50_62, 3406" [dct.c:50]   --->   Operation 220 'mul' 'mul_ln50_107' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_108 = mul i29 %sext_ln50_65, -4017" [dct.c:50]   --->   Operation 221 'mul' 'mul_ln50_108' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_102)   --->   "%mul_ln50_109 = mul i29 %sext_ln50_69, 4017" [dct.c:50]   --->   Operation 222 'mul' 'mul_ln50_109' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_110 = mul i29 %sext_ln50_74, -3406" [dct.c:50]   --->   Operation 223 'mul' 'mul_ln50_110' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_104)   --->   "%mul_ln50_111 = mul i28 %sext_ln50_77, 2276" [dct.c:50]   --->   Operation 224 'mul' 'mul_ln50_111' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_103)   --->   "%mul_ln50_112 = mul i26 %sext_ln50_80, -799" [dct.c:50]   --->   Operation 225 'mul' 'mul_ln50_112' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_99 = add i28 %mul_ln50_106, %sext_ln50_104" [dct.c:52]   --->   Operation 226 'add' 'add_ln52_99' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln52_18 = sext i28 %add_ln52_99 to i29" [dct.c:52]   --->   Operation 227 'sext' 'sext_ln52_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_100 = add i29 %mul_ln50_108, %mul_ln50_107" [dct.c:52]   --->   Operation 228 'add' 'add_ln52_100' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.77ns)   --->   "%add_ln52_101 = add i29 %sext_ln52_18, %add_ln52_100" [dct.c:52]   --->   Operation 229 'add' 'add_ln52_101' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_102 = add i29 %mul_ln50_110, %mul_ln50_109" [dct.c:52]   --->   Operation 230 'add' 'add_ln52_102' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_103 = add i26 %mul_ln50_112, 4096" [dct.c:52]   --->   Operation 231 'add' 'add_ln52_103' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln52_19 = sext i26 %add_ln52_103 to i28" [dct.c:52]   --->   Operation 232 'sext' 'sext_ln52_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_104 = add i28 %mul_ln50_111, %sext_ln52_19" [dct.c:52]   --->   Operation 233 'add' 'add_ln52_104' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln52_20 = sext i28 %add_ln52_104 to i29" [dct.c:52]   --->   Operation 234 'sext' 'sext_ln52_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_105 = add i29 %add_ln52_102, %sext_ln52_20" [dct.c:52]   --->   Operation 235 'add' 'add_ln52_105' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_7 = add i29 %add_ln52_101, %add_ln52_105" [dct.c:52]   --->   Operation 236 'add' 'add_ln52_7' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln52_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_7, i32 13, i32 28)" [dct.c:52]   --->   Operation 237 'partselect' 'trunc_ln52_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_7_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_7, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 238 'getelementptr' 'DCT_1D_out_buf_col_7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_7, i16* %DCT_1D_out_buf_col_7_1, align 2" [dct.c:52]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "ret void" [dct.c:54]   --->   Operation 240 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.542ns
The critical path consists of the following:
	wire read on port 'input_offset' [21]  (0 ns)
	'getelementptr' operation ('input_0_addr', dct.c:50) [24]  (0 ns)
	'load' operation ('input_0_load', dct.c:50) on array 'input_0' [25]  (0.542 ns)

 <State 2>: 6.83ns
The critical path consists of the following:
	'load' operation ('input_0_load', dct.c:50) on array 'input_0' [25]  (0.542 ns)
	'mul' operation of DSP[115] ('mul_ln50_65', dct.c:50) [115]  (2.37 ns)
	'add' operation of DSP[127] ('add_ln52_64', dct.c:52) [127]  (1.95 ns)
	'add' operation ('add_ln52_66', dct.c:52) [129]  (0.779 ns)
	'add' operation ('add_ln52_2', dct.c:52) [135]  (0.649 ns)
	'store' operation ('store_ln52', dct.c:52) of variable 'trunc_ln52_2', dct.c:52 on array 'DCT_1D_out_buf_col_2' [138]  (0.542 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
