// Seed: 876005499
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    input tri0 id_6,
    input tri1 id_7,
    output uwire id_8,
    output supply0 id_9,
    input wor id_10,
    output wire id_11,
    input supply1 id_12,
    input wor id_13,
    output tri0 id_14,
    output uwire id_15,
    output wand id_16,
    output tri1 id_17,
    output wire id_18,
    input tri0 id_19,
    output tri0 id_20,
    output supply1 id_21,
    output supply0 id_22
);
  wire id_24;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4
);
  wire id_6;
  assign id_3 = 1;
  module_0(
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_4,
      id_2,
      id_1,
      id_3,
      id_4,
      id_0
  );
endmodule
