{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402416182149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402416182150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 00:02:52 2014 " "Processing started: Wed Jun 11 00:02:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402416182150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402416182150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402416182150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1402416185218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 3 3 " "Found 3 design units, including 3 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Mux " "Found entity 1: Y_Mux" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185338 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_4Way " "Found entity 2: Mux_4Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185338 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux_8Way " "Found entity 3: Mux_8Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Op_Decoder " "Found entity 1: Op_Decoder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185356 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185356 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_Mux " "Found entity 3: ALU_Mux" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185356 ""} { "Info" "ISGN_ENTITY_NAME" "4 Leading_Counter " "Found entity 4: Leading_Counter" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185356 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/Documents/GitRepository/colab06/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PipelineCPU.v(11) " "Verilog HDL Declaration information at PipelineCPU.v(11): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1402416185373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_count.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.v" "" { Text "D:/Documents/GitRepository/colab06/PC_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/Documents/GitRepository/colab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Documents/GitRepository/colab06/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "D:/Documents/GitRepository/colab06/ID_Ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Documents/GitRepository/colab06/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex_Mem " "Found entity 1: Ex_Mem" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/colab06/Ex_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsourcegen.v 1 1 " "Found 1 design units, including 1 entities, in source file pcsourcegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSourceGen " "Found entity 1: PCSourceGen" {  } { { "PCSourceGen.v" "" { Text "D:/Documents/GitRepository/colab06/PCSourceGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlhazard.v 1 1 " "Found 1 design units, including 1 entities, in source file controlhazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlHazard " "Found entity 1: ControlHazard" {  } { { "ControlHazard.v" "" { Text "D:/Documents/GitRepository/colab06/ControlHazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "ForwardUnit.v" "" { Text "D:/Documents/GitRepository/colab06/ForwardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Wr " "Found entity 1: Mem_Wr" {  } { { "Mem_Wr.v" "" { Text "D:/Documents/GitRepository/colab06/Mem_Wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file loadprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadProcess " "Found entity 1: LoadProcess" {  } { { "LoadProcess.v" "" { Text "D:/Documents/GitRepository/colab06/LoadProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416185431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416185431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keep PipelineCPU.v(20) " "Verilog HDL Implicit Net warning at PipelineCPU.v(20): created implicit net for \"keep\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416185432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ex_top_ID PipelineCPU.v(56) " "Verilog HDL Implicit Net warning at PipelineCPU.v(56): created implicit net for \"Ex_top_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416185432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_ID PipelineCPU.v(70) " "Verilog HDL Implicit Net warning at PipelineCPU.v(70): created implicit net for \"Regdt0_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416185432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_Ex PipelineCPU.v(75) " "Verilog HDL Implicit Net warning at PipelineCPU.v(75): created implicit net for \"Regdt0_Ex\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416185432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset PipelineCPU.v(106) " "Verilog HDL Implicit Net warning at PipelineCPU.v(106): created implicit net for \"Reset\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416185432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_by_en_out Ex_Mem.v(30) " "Verilog HDL error at Ex_Mem.v(30): object \"Rd_write_by_en_out\" is not declared" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/colab06/Ex_Mem.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402416185452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_by_en_out Ex_Mem.v(48) " "Verilog HDL error at Ex_Mem.v(48): object \"Rd_write_by_en_out\" is not declared" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/colab06/Ex_Mem.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402416185452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_by_en_in Ex_Mem.v(48) " "Verilog HDL error at Ex_Mem.v(48): object \"Rd_write_by_en_in\" is not declared" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/colab06/Ex_Mem.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402416185452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg PipelineCPU.v(117) " "Verilog HDL error at PipelineCPU.v(117): object \"MemtoReg\" is not declared" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 117 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402416185454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg " "Generated suppressed messages file D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402416185521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402416185634 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 11 00:03:05 2014 " "Processing ended: Wed Jun 11 00:03:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402416185634 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402416185634 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402416185634 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402416185634 ""}
