$date
	Sat Apr 26 20:32:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MajorityVoter_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
0!
0$
0#
1"
#50
1!
1$
#60
0$
1#
#70
1$
#80
