Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  5 20:22:20 2025
| Host         : A201-060 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file computer_timing_summary_routed.rpt -pb computer_timing_summary_routed.pb -rpx computer_timing_summary_routed.rpx -warn_on_violation
| Design       : computer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 387 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_SEG7/cnt_reg[14]/Q (HIGH)

 There are 387 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 387 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 876 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.540        0.000                      0                   50        0.235        0.000                      0                   50       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.540        0.000                      0                   50        0.235        0.000                      0                   50       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.540ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.091ns (31.566%)  route 2.365ns (68.434%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 r  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 r  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.215     8.396    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.299     8.695 r  U_SEG7/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.695    U_SEG7/o_seg_r[6]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.079   105.235    U_SEG7/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 96.540    

Slack (MET) :             96.559ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.091ns (31.741%)  route 2.346ns (68.259%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 f  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 f  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 f  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.196     8.377    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I3_O)        0.299     8.676 r  U_SEG7/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.676    U_SEG7/o_seg_r[2]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.079   105.235    U_SEG7/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 96.559    

Slack (MET) :             96.569ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.120ns (32.312%)  route 2.346ns (67.688%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 r  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 r  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.196     8.377    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I1_O)        0.328     8.705 r  U_SEG7/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.705    U_SEG7/o_seg_r[5]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.118   105.274    U_SEG7/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.274    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 96.569    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 1.091ns (33.806%)  route 2.136ns (66.194%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 r  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 r  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.986     8.167    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  U_SEG7/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.466    U_SEG7/o_seg_r[0]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.077   105.233    U_SEG7/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.779ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 1.091ns (33.890%)  route 2.128ns (66.110%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 r  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 r  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.978     8.159    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.299     8.458 r  U_SEG7/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.458    U_SEG7/o_seg_r[1]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.081   105.237    U_SEG7/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 96.779    

Slack (MET) :             96.786ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.113ns (34.254%)  route 2.136ns (65.746%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 r  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 r  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.986     8.167    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I2_O)        0.321     8.488 r  U_SEG7/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.488    U_SEG7/o_seg_r[4]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.118   105.274    U_SEG7/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.274    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 96.786    

Slack (MET) :             96.788ns  (required time - arrival time)
  Source:                 U_SEG7/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.119ns (34.460%)  route 2.128ns (65.540%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.636     5.239    U_SEG7/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  U_SEG7/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U_SEG7/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.845    U_SEG7/i_data_store_reg_n_0_[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.969 r  U_SEG7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.969    U_SEG7/o_seg_r[6]_i_6_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.181 r  U_SEG7/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.978     8.159    U_SEG7/sel0[0]
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.327     8.486 r  U_SEG7/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.486    U_SEG7/o_seg_r[3]_i_1_n_0
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.510   104.933    U_SEG7/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  U_SEG7/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X50Y57         FDPE (Setup_fdpe_C_D)        0.118   105.274    U_SEG7/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.274    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 96.788    

Slack (MET) :             97.244ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 2.034ns (73.673%)  route 0.727ns (26.327%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.622     5.225    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.727     6.408    clkdiv_reg_n_0_[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.082 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.652    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.986 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.986    clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y94         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062   105.229    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 97.244    

Slack (MET) :             97.265ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 2.013ns (73.471%)  route 0.727ns (26.529%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.622     5.225    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.727     6.408    clkdiv_reg_n_0_[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.082 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.652    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.965 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.965    clkdiv_reg[24]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062   105.229    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 97.265    

Slack (MET) :             97.320ns  (required time - arrival time)
  Source:                 U_SEG7/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.692ns (69.931%)  route 0.728ns (30.069%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.799     5.402    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  U_SEG7/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.456     5.858 r  U_SEG7/cnt_reg[1]/Q
                         net (fo=1, routed)           0.727     6.585    U_SEG7/cnt_reg_n_0_[1]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  U_SEG7/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_SEG7/cnt_reg[0]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  U_SEG7/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    U_SEG7/cnt_reg[4]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  U_SEG7/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.487    U_SEG7/cnt_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  U_SEG7/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.821    U_SEG7/cnt_reg[12]_i_1_n_6
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505   104.928    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[13]/C
                         clock pessimism              0.187   105.115    
                         clock uncertainty           -0.035   105.079    
    SLICE_X52Y50         FDCE (Setup_fdce_C_D)        0.062   105.141    U_SEG7/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        105.141    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 97.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_SEG7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.631     1.551    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  U_SEG7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_SEG7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.875    U_SEG7/cnt_reg_n_0_[11]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.035 r  U_SEG7/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.035    U_SEG7/cnt_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.089 r  U_SEG7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.089    U_SEG7/cnt_reg[12]_i_1_n_7
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[12]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.105     1.854    U_SEG7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_SEG7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.631     1.551    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  U_SEG7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_SEG7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.875    U_SEG7/cnt_reg_n_0_[11]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.035 r  U_SEG7/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.035    U_SEG7/cnt_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.100 r  U_SEG7/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.100    U_SEG7/cnt_reg[12]_i_1_n_5
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[14]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.105     1.854    U_SEG7/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_SEG7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.631     1.551    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  U_SEG7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_SEG7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.875    U_SEG7/cnt_reg_n_0_[11]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.035 r  U_SEG7/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.035    U_SEG7/cnt_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.125 r  U_SEG7/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.125    U_SEG7/cnt_reg[12]_i_1_n_6
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  U_SEG7/cnt_reg[13]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.105     1.854    U_SEG7/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_SEG7/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.631     1.551    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  U_SEG7/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.141     1.692 f  U_SEG7/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.865    U_SEG7/cnt_reg_n_0_[0]
    SLICE_X52Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.910 r  U_SEG7/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.910    U_SEG7/cnt[0]_i_2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.980 r  U_SEG7/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    U_SEG7/cnt_reg[0]_i_1_n_7
    SLICE_X52Y47         FDCE                                         r  U_SEG7/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.905     2.070    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  U_SEG7/cnt_reg[0]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X52Y47         FDCE (Hold_fdce_C_D)         0.105     1.656    U_SEG7/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.795    clkdiv_reg_n_0_[0]
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    clkdiv[0]_i_2_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    clkdiv_reg[0]_i_1_n_7
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y88         FDCE (Hold_fdce_C_D)         0.105     1.586    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_SEG7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.631     1.551    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  U_SEG7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_SEG7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.875    U_SEG7/cnt_reg_n_0_[11]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.983 r  U_SEG7/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    U_SEG7/cnt_reg[8]_i_1_n_4
    SLICE_X52Y49         FDCE                                         r  U_SEG7/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.905     2.070    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  U_SEG7/cnt_reg[11]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X52Y49         FDCE (Hold_fdce_C_D)         0.105     1.656    U_SEG7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.183     1.805    clkdiv_reg_n_0_[3]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    clkdiv_reg[0]_i_1_n_4
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y88         FDCE (Hold_fdce_C_D)         0.105     1.586    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.806    clkdiv_reg_n_0_[11]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y90         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.105     1.587    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_SEG7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_SEG7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.631     1.551    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  U_SEG7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_SEG7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.868    U_SEG7/cnt_reg_n_0_[4]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.983 r  U_SEG7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    U_SEG7/cnt_reg[4]_i_1_n_7
    SLICE_X52Y48         FDCE                                         r  U_SEG7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.905     2.070    U_SEG7/clk_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  U_SEG7/cnt_reg[4]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.105     1.656    U_SEG7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.800    clkdiv_reg_n_0_[12]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clkdiv_reg[12]_i_1_n_7
    SLICE_X52Y91         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y57    U_SEG7/o_seg_r_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y47    U_SEG7/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y49    U_SEG7/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y61    U_SEG7/i_data_store_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y61    U_SEG7/i_data_store_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y93    clkdiv_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y93    clkdiv_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y93    clkdiv_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y93    clkdiv_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y59    U_SEG7/i_data_store_reg[28]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X50Y57    U_SEG7/o_seg_r_reg[0]/C



