# Finite-State-Machine

## Mealy mchine

If we separate sequential and combinational ckt, Flipflops will be created only for the stages.

output will not be synchronous. If i/p changes, output changes. 

I/p glitch --> output glitch.

![image](https://github.com/Sourav365/Finite-State-Machine/assets/49667585/9055eceb-fef9-44e9-98ad-87b8e23ef017)


If we don't separate sequential and combinational ckt, Flipflops will be created for the stages and also for output ckt.

==> More no of flip flops.

Output will be synchronous

I/p glitch --> No output glitch.

![image](https://github.com/Sourav365/Finite-State-Machine/assets/49667585/37539262-4c99-4c69-a88f-391772abf5f7)
