// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module edit_len_field (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataFifo_V_dout,
        dataFifo_V_empty_n,
        dataFifo_V_read,
        dataLenFifo_V_V_dout,
        dataLenFifo_V_V_empty_n,
        dataLenFifo_V_V_read,
        dataOut_TREADY,
        dataOut_TDATA,
        dataOut_TVALID,
        dataOut_TKEEP,
        dataOut_TLAST,
        dataOut_TUSER
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [184:0] dataFifo_V_dout;
input   dataFifo_V_empty_n;
output   dataFifo_V_read;
input  [15:0] dataLenFifo_V_V_dout;
input   dataLenFifo_V_V_empty_n;
output   dataLenFifo_V_V_read;
input   dataOut_TREADY;
output  [63:0] dataOut_TDATA;
output   dataOut_TVALID;
output  [7:0] dataOut_TKEEP;
output  [0:0] dataOut_TLAST;
output  [111:0] dataOut_TUSER;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataFifo_V_read;
reg dataLenFifo_V_V_read;

reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
wire   [0:0] grp_nbreadreq_fu_80_p3;
reg    ap_predicate_op8_read_state1;
reg    ap_predicate_op14_read_state1;
wire   [0:0] tmp_3_nbreadreq_fu_94_p3;
reg    ap_predicate_op25_read_state1;
reg    ap_predicate_op27_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    dataOut_V_data_V_1_ack_in;
reg   [1:0] pkt_state_load_reg_235;
reg   [0:0] tmp_2_reg_239;
reg    ap_predicate_op33_write_state2;
reg   [0:0] tmp_1_reg_253;
reg    ap_predicate_op39_write_state2;
reg   [0:0] tmp_reg_282;
reg   [0:0] tmp_3_reg_286;
reg    ap_predicate_op41_write_state2;
reg    ap_block_state2_io;
wire    ap_CS_iter1_fsm_state2;
wire    dataOut_V_keep_V_1_ack_in;
wire    dataOut_V_last_V_1_ack_in;
wire    dataOut_V_user_V_1_ack_in;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [1:0] pkt_state_load_reg_235_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_239_pp0_iter1_reg;
reg    ap_predicate_op46_write_state3;
reg   [0:0] tmp_1_reg_253_pp0_iter1_reg;
reg    ap_predicate_op50_write_state3;
reg   [0:0] tmp_reg_282_pp0_iter1_reg;
reg   [0:0] tmp_3_reg_286_pp0_iter1_reg;
reg    ap_predicate_op53_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_iter2_fsm_state3;
reg   [63:0] dataOut_V_data_V_1_data_in;
reg   [63:0] dataOut_V_data_V_1_data_out;
reg    dataOut_V_data_V_1_vld_in;
wire    dataOut_V_data_V_1_vld_out;
wire    dataOut_V_data_V_1_ack_out;
reg   [63:0] dataOut_V_data_V_1_payload_A;
reg   [63:0] dataOut_V_data_V_1_payload_B;
reg    dataOut_V_data_V_1_sel_rd;
reg    dataOut_V_data_V_1_sel_wr;
wire    dataOut_V_data_V_1_sel;
wire    dataOut_V_data_V_1_load_A;
wire    dataOut_V_data_V_1_load_B;
reg   [1:0] dataOut_V_data_V_1_state;
wire    dataOut_V_data_V_1_state_cmp_full;
reg   [7:0] dataOut_V_keep_V_1_data_out;
reg    dataOut_V_keep_V_1_vld_in;
wire    dataOut_V_keep_V_1_vld_out;
wire    dataOut_V_keep_V_1_ack_out;
reg   [7:0] dataOut_V_keep_V_1_payload_A;
reg   [7:0] dataOut_V_keep_V_1_payload_B;
reg    dataOut_V_keep_V_1_sel_rd;
reg    dataOut_V_keep_V_1_sel_wr;
wire    dataOut_V_keep_V_1_sel;
wire    dataOut_V_keep_V_1_load_A;
wire    dataOut_V_keep_V_1_load_B;
reg   [1:0] dataOut_V_keep_V_1_state;
wire    dataOut_V_keep_V_1_state_cmp_full;
reg   [0:0] dataOut_V_last_V_1_data_in;
reg   [0:0] dataOut_V_last_V_1_data_out;
reg    dataOut_V_last_V_1_vld_in;
wire    dataOut_V_last_V_1_vld_out;
wire    dataOut_V_last_V_1_ack_out;
reg   [0:0] dataOut_V_last_V_1_payload_A;
reg   [0:0] dataOut_V_last_V_1_payload_B;
reg    dataOut_V_last_V_1_sel_rd;
reg    dataOut_V_last_V_1_sel_wr;
wire    dataOut_V_last_V_1_sel;
wire    dataOut_V_last_V_1_load_A;
wire    dataOut_V_last_V_1_load_B;
reg   [1:0] dataOut_V_last_V_1_state;
wire    dataOut_V_last_V_1_state_cmp_full;
wire   [111:0] dataOut_V_user_V_1_data_out;
reg    dataOut_V_user_V_1_vld_in;
wire    dataOut_V_user_V_1_vld_out;
wire    dataOut_V_user_V_1_ack_out;
reg    dataOut_V_user_V_1_sel_rd;
wire    dataOut_V_user_V_1_sel;
reg   [1:0] dataOut_V_user_V_1_state;
reg   [1:0] pkt_state;
reg   [15:0] dataLen_V_1;
reg    dataOut_TDATA_blk_n;
reg    dataFifo_V_blk_n;
reg    dataLenFifo_V_V_blk_n;
reg   [7:0] reg_143;
wire   [63:0] sendWord_data_V_1_fu_156_p1;
reg   [63:0] sendWord_data_V_1_reg_243;
wire   [0:0] grp_fu_135_p3;
reg   [0:0] sendWord_last_V_2_reg_248;
reg   [0:0] sendWord_last_V_1_reg_257;
wire   [31:0] tmp_6_fu_166_p1;
reg   [31:0] tmp_6_reg_262;
wire   [0:0] tmp_6_i_fu_170_p2;
reg   [0:0] tmp_6_i_reg_267;
wire   [7:0] tmp_7_fu_176_p1;
reg   [7:0] tmp_7_reg_272;
reg   [15:0] p_Result_6_i_reg_277;
wire   [63:0] sendWord_data_V_fu_202_p1;
reg   [63:0] sendWord_data_V_reg_290;
reg   [0:0] sendWord_last_V_reg_295;
wire   [63:0] p_Result_s_fu_226_p4;
wire   [15:0] tmp_4_i_fu_212_p3;
wire   [15:0] tmp_4_fu_219_p3;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg    ap_condition_521;
reg    ap_condition_620;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 dataOut_V_data_V_1_sel_rd = 1'b0;
#0 dataOut_V_data_V_1_sel_wr = 1'b0;
#0 dataOut_V_data_V_1_state = 2'd0;
#0 dataOut_V_keep_V_1_sel_rd = 1'b0;
#0 dataOut_V_keep_V_1_sel_wr = 1'b0;
#0 dataOut_V_keep_V_1_state = 2'd0;
#0 dataOut_V_last_V_1_sel_rd = 1'b0;
#0 dataOut_V_last_V_1_sel_wr = 1'b0;
#0 dataOut_V_last_V_1_state = 2'd0;
#0 dataOut_V_user_V_1_sel_rd = 1'b0;
#0 dataOut_V_user_V_1_state = 2'd0;
#0 pkt_state = 2'd0;
#0 dataLen_V_1 = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((dataOut_V_data_V_1_ack_out == 1'b1) & (dataOut_V_data_V_1_vld_out == 1'b1))) begin
            dataOut_V_data_V_1_sel_rd <= ~dataOut_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((dataOut_V_data_V_1_ack_in == 1'b1) & (dataOut_V_data_V_1_vld_in == 1'b1))) begin
            dataOut_V_data_V_1_sel_wr <= ~dataOut_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((dataOut_V_data_V_1_vld_in == 1'b0) & (dataOut_V_data_V_1_state == 2'd2)) | ((dataOut_V_data_V_1_vld_in == 1'b0) & (dataOut_V_data_V_1_ack_out == 1'b1) & (dataOut_V_data_V_1_state == 2'd3)))) begin
            dataOut_V_data_V_1_state <= 2'd2;
        end else if ((((dataOut_V_data_V_1_state == 2'd1) & (dataOut_V_data_V_1_ack_out == 1'b0)) | ((dataOut_V_data_V_1_ack_out == 1'b0) & (dataOut_V_data_V_1_vld_in == 1'b1) & (dataOut_V_data_V_1_state == 2'd3)))) begin
            dataOut_V_data_V_1_state <= 2'd1;
        end else if (((~((dataOut_V_data_V_1_vld_in == 1'b0) & (dataOut_V_data_V_1_ack_out == 1'b1)) & ~((dataOut_V_data_V_1_ack_out == 1'b0) & (dataOut_V_data_V_1_vld_in == 1'b1)) & (dataOut_V_data_V_1_state == 2'd3)) | ((dataOut_V_data_V_1_state == 2'd1) & (dataOut_V_data_V_1_ack_out == 1'b1)) | ((dataOut_V_data_V_1_state == 2'd2) & (dataOut_V_data_V_1_vld_in == 1'b1)))) begin
            dataOut_V_data_V_1_state <= 2'd3;
        end else begin
            dataOut_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((dataOut_V_keep_V_1_ack_out == 1'b1) & (dataOut_V_keep_V_1_vld_out == 1'b1))) begin
            dataOut_V_keep_V_1_sel_rd <= ~dataOut_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((dataOut_V_keep_V_1_vld_in == 1'b1) & (dataOut_V_keep_V_1_ack_in == 1'b1))) begin
            dataOut_V_keep_V_1_sel_wr <= ~dataOut_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((dataOut_V_keep_V_1_vld_in == 1'b0) & (dataOut_V_keep_V_1_state == 2'd2)) | ((dataOut_V_keep_V_1_vld_in == 1'b0) & (dataOut_V_keep_V_1_ack_out == 1'b1) & (dataOut_V_keep_V_1_state == 2'd3)))) begin
            dataOut_V_keep_V_1_state <= 2'd2;
        end else if ((((dataOut_V_keep_V_1_state == 2'd1) & (dataOut_V_keep_V_1_ack_out == 1'b0)) | ((dataOut_V_keep_V_1_ack_out == 1'b0) & (dataOut_V_keep_V_1_vld_in == 1'b1) & (dataOut_V_keep_V_1_state == 2'd3)))) begin
            dataOut_V_keep_V_1_state <= 2'd1;
        end else if (((~((dataOut_V_keep_V_1_vld_in == 1'b0) & (dataOut_V_keep_V_1_ack_out == 1'b1)) & ~((dataOut_V_keep_V_1_ack_out == 1'b0) & (dataOut_V_keep_V_1_vld_in == 1'b1)) & (dataOut_V_keep_V_1_state == 2'd3)) | ((dataOut_V_keep_V_1_state == 2'd1) & (dataOut_V_keep_V_1_ack_out == 1'b1)) | ((dataOut_V_keep_V_1_state == 2'd2) & (dataOut_V_keep_V_1_vld_in == 1'b1)))) begin
            dataOut_V_keep_V_1_state <= 2'd3;
        end else begin
            dataOut_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((dataOut_V_last_V_1_ack_out == 1'b1) & (dataOut_V_last_V_1_vld_out == 1'b1))) begin
            dataOut_V_last_V_1_sel_rd <= ~dataOut_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((dataOut_V_last_V_1_vld_in == 1'b1) & (dataOut_V_last_V_1_ack_in == 1'b1))) begin
            dataOut_V_last_V_1_sel_wr <= ~dataOut_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((dataOut_V_last_V_1_vld_in == 1'b0) & (dataOut_V_last_V_1_state == 2'd2)) | ((dataOut_V_last_V_1_vld_in == 1'b0) & (dataOut_V_last_V_1_ack_out == 1'b1) & (dataOut_V_last_V_1_state == 2'd3)))) begin
            dataOut_V_last_V_1_state <= 2'd2;
        end else if ((((dataOut_V_last_V_1_state == 2'd1) & (dataOut_V_last_V_1_ack_out == 1'b0)) | ((dataOut_V_last_V_1_ack_out == 1'b0) & (dataOut_V_last_V_1_vld_in == 1'b1) & (dataOut_V_last_V_1_state == 2'd3)))) begin
            dataOut_V_last_V_1_state <= 2'd1;
        end else if (((~((dataOut_V_last_V_1_vld_in == 1'b0) & (dataOut_V_last_V_1_ack_out == 1'b1)) & ~((dataOut_V_last_V_1_ack_out == 1'b0) & (dataOut_V_last_V_1_vld_in == 1'b1)) & (dataOut_V_last_V_1_state == 2'd3)) | ((dataOut_V_last_V_1_state == 2'd1) & (dataOut_V_last_V_1_ack_out == 1'b1)) | ((dataOut_V_last_V_1_state == 2'd2) & (dataOut_V_last_V_1_vld_in == 1'b1)))) begin
            dataOut_V_last_V_1_state <= 2'd3;
        end else begin
            dataOut_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((dataOut_V_user_V_1_ack_out == 1'b1) & (dataOut_V_user_V_1_vld_out == 1'b1))) begin
            dataOut_V_user_V_1_sel_rd <= ~dataOut_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        dataOut_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((dataOut_V_user_V_1_vld_in == 1'b0) & (dataOut_V_user_V_1_state == 2'd2)) | ((dataOut_V_user_V_1_vld_in == 1'b0) & (dataOut_V_user_V_1_ack_out == 1'b1) & (dataOut_V_user_V_1_state == 2'd3)))) begin
            dataOut_V_user_V_1_state <= 2'd2;
        end else if ((((dataOut_V_user_V_1_state == 2'd1) & (dataOut_V_user_V_1_ack_out == 1'b0)) | ((dataOut_V_user_V_1_ack_out == 1'b0) & (dataOut_V_user_V_1_vld_in == 1'b1) & (dataOut_V_user_V_1_state == 2'd3)))) begin
            dataOut_V_user_V_1_state <= 2'd1;
        end else if (((~((dataOut_V_user_V_1_vld_in == 1'b0) & (dataOut_V_user_V_1_ack_out == 1'b1)) & ~((dataOut_V_user_V_1_ack_out == 1'b0) & (dataOut_V_user_V_1_vld_in == 1'b1)) & (dataOut_V_user_V_1_state == 2'd3)) | ((dataOut_V_user_V_1_state == 2'd1) & (dataOut_V_user_V_1_ack_out == 1'b1)) | ((dataOut_V_user_V_1_state == 2'd2) & (dataOut_V_user_V_1_vld_in == 1'b1)))) begin
            dataOut_V_user_V_1_state <= 2'd3;
        end else begin
            dataOut_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_620)) begin
        if (((tmp_3_nbreadreq_fu_94_p3 == 1'd1) & (pkt_state == 2'd0))) begin
            pkt_state <= 2'd1;
        end else if ((pkt_state == 2'd1)) begin
            pkt_state <= 2'd2;
        end else if (((grp_fu_135_p3 == 1'd1) & (pkt_state == 2'd2))) begin
            pkt_state <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (tmp_3_nbreadreq_fu_94_p3 == 1'd1) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        dataLen_V_1 <= dataLenFifo_V_V_dout;
        sendWord_data_V_reg_290 <= sendWord_data_V_fu_202_p1;
        sendWord_last_V_reg_295 <= dataFifo_V_dout[32'd72];
    end
end

always @ (posedge ap_clk) begin
    if ((dataOut_V_data_V_1_load_A == 1'b1)) begin
        dataOut_V_data_V_1_payload_A <= dataOut_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((dataOut_V_data_V_1_load_B == 1'b1)) begin
        dataOut_V_data_V_1_payload_B <= dataOut_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((dataOut_V_keep_V_1_load_A == 1'b1)) begin
        dataOut_V_keep_V_1_payload_A <= reg_143;
    end
end

always @ (posedge ap_clk) begin
    if ((dataOut_V_keep_V_1_load_B == 1'b1)) begin
        dataOut_V_keep_V_1_payload_B <= reg_143;
    end
end

always @ (posedge ap_clk) begin
    if ((dataOut_V_last_V_1_load_A == 1'b1)) begin
        dataOut_V_last_V_1_payload_A <= dataOut_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((dataOut_V_last_V_1_load_B == 1'b1)) begin
        dataOut_V_last_V_1_payload_B <= dataOut_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_Result_6_i_reg_277 <= {{dataFifo_V_dout[63:48]}};
        sendWord_last_V_1_reg_257 <= dataFifo_V_dout[32'd72];
        tmp_6_i_reg_267 <= tmp_6_i_fu_170_p2;
        tmp_6_reg_262 <= tmp_6_fu_166_p1;
        tmp_7_reg_272 <= tmp_7_fu_176_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        pkt_state_load_reg_235 <= pkt_state;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        pkt_state_load_reg_235_pp0_iter1_reg <= pkt_state_load_reg_235;
        tmp_1_reg_253_pp0_iter1_reg <= tmp_1_reg_253;
        tmp_2_reg_239_pp0_iter1_reg <= tmp_2_reg_239;
        tmp_3_reg_286_pp0_iter1_reg <= tmp_3_reg_286;
        tmp_reg_282_pp0_iter1_reg <= tmp_reg_282;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (tmp_3_nbreadreq_fu_94_p3 == 1'd1) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        reg_143 <= {{dataFifo_V_dout[71:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        sendWord_data_V_1_reg_243 <= sendWord_data_V_1_fu_156_p1;
        sendWord_last_V_2_reg_248 <= dataFifo_V_dout[32'd72];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (pkt_state == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_1_reg_253 <= dataFifo_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (pkt_state == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_2_reg_239 <= dataFifo_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_3_reg_286 <= dataLenFifo_V_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (pkt_state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_reg_282 <= dataFifo_V_empty_n;
    end
end

always @ (*) begin
    if ((~((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op27_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op14_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op8_read_state1 == 1'b1)))) begin
        dataFifo_V_blk_n = dataFifo_V_empty_n;
    end else begin
        dataFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op27_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op14_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op8_read_state1 == 1'b1)))) begin
        dataFifo_V_read = 1'b1;
    end else begin
        dataFifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op25_read_state1 == 1'b1))) begin
        dataLenFifo_V_V_blk_n = dataLenFifo_V_V_empty_n;
    end else begin
        dataLenFifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op25_read_state1 == 1'b1))) begin
        dataLenFifo_V_V_read = 1'b1;
    end else begin
        dataLenFifo_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op33_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op53_write_state3 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op50_write_state3 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op46_write_state3 == 1'b1)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op39_write_state2 == 1'b1)))) begin
        dataOut_TDATA_blk_n = dataOut_V_data_V_1_state[1'd1];
    end else begin
        dataOut_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_521)) begin
        if ((ap_predicate_op41_write_state2 == 1'b1)) begin
            dataOut_V_data_V_1_data_in = sendWord_data_V_reg_290;
        end else if ((ap_predicate_op39_write_state2 == 1'b1)) begin
            dataOut_V_data_V_1_data_in = p_Result_s_fu_226_p4;
        end else if ((ap_predicate_op33_write_state2 == 1'b1)) begin
            dataOut_V_data_V_1_data_in = sendWord_data_V_1_reg_243;
        end else begin
            dataOut_V_data_V_1_data_in = 'bx;
        end
    end else begin
        dataOut_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((dataOut_V_data_V_1_sel == 1'b1)) begin
        dataOut_V_data_V_1_data_out = dataOut_V_data_V_1_payload_B;
    end else begin
        dataOut_V_data_V_1_data_out = dataOut_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op33_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op39_write_state2 == 1'b1)))) begin
        dataOut_V_data_V_1_vld_in = 1'b1;
    end else begin
        dataOut_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((dataOut_V_keep_V_1_sel == 1'b1)) begin
        dataOut_V_keep_V_1_data_out = dataOut_V_keep_V_1_payload_B;
    end else begin
        dataOut_V_keep_V_1_data_out = dataOut_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op33_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op39_write_state2 == 1'b1)))) begin
        dataOut_V_keep_V_1_vld_in = 1'b1;
    end else begin
        dataOut_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_521)) begin
        if ((ap_predicate_op41_write_state2 == 1'b1)) begin
            dataOut_V_last_V_1_data_in = sendWord_last_V_reg_295;
        end else if ((ap_predicate_op39_write_state2 == 1'b1)) begin
            dataOut_V_last_V_1_data_in = sendWord_last_V_1_reg_257;
        end else if ((ap_predicate_op33_write_state2 == 1'b1)) begin
            dataOut_V_last_V_1_data_in = sendWord_last_V_2_reg_248;
        end else begin
            dataOut_V_last_V_1_data_in = 'bx;
        end
    end else begin
        dataOut_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((dataOut_V_last_V_1_sel == 1'b1)) begin
        dataOut_V_last_V_1_data_out = dataOut_V_last_V_1_payload_B;
    end else begin
        dataOut_V_last_V_1_data_out = dataOut_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op33_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op39_write_state2 == 1'b1)))) begin
        dataOut_V_last_V_1_vld_in = 1'b1;
    end else begin
        dataOut_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op33_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op39_write_state2 == 1'b1)))) begin
        dataOut_V_user_V_1_vld_in = 1'b1;
    end else begin
        dataOut_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1))) & ~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter1_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & ((1'b0 == ap_CS_iter1_fsm_state2) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((dataOut_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1)) | ((dataOut_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op41_write_state2 == 1'b1)) | ((dataOut_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op39_write_state2 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((dataOut_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op53_write_state3 == 1'b1)) | ((dataOut_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op50_write_state3 == 1'b1)) | ((dataOut_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op46_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_521 = (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_620 = (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((dataLenFifo_V_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1)) | ((dataFifo_V_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((dataOut_V_data_V_1_ack_in == 1'b0) | (dataOut_V_user_V_1_ack_in == 1'b0) | (dataOut_V_last_V_1_ack_in == 1'b0) | (dataOut_V_keep_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_predicate_op14_read_state1 = ((grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd1));
end

always @ (*) begin
    ap_predicate_op25_read_state1 = ((tmp_3_nbreadreq_fu_94_p3 == 1'd1) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op27_read_state1 = ((tmp_3_nbreadreq_fu_94_p3 == 1'd1) & (grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op33_write_state2 = ((tmp_2_reg_239 == 1'd1) & (pkt_state_load_reg_235 == 2'd2));
end

always @ (*) begin
    ap_predicate_op39_write_state2 = ((pkt_state_load_reg_235 == 2'd1) & (tmp_1_reg_253 == 1'd1));
end

always @ (*) begin
    ap_predicate_op41_write_state2 = ((pkt_state_load_reg_235 == 2'd0) & (tmp_3_reg_286 == 1'd1) & (tmp_reg_282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op46_write_state3 = ((tmp_2_reg_239_pp0_iter1_reg == 1'd1) & (pkt_state_load_reg_235_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op50_write_state3 = ((pkt_state_load_reg_235_pp0_iter1_reg == 2'd1) & (tmp_1_reg_253_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op53_write_state3 = ((pkt_state_load_reg_235_pp0_iter1_reg == 2'd0) & (tmp_3_reg_286_pp0_iter1_reg == 1'd1) & (tmp_reg_282_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((grp_nbreadreq_fu_80_p3 == 1'd1) & (pkt_state == 2'd2));
end

assign dataOut_TDATA = dataOut_V_data_V_1_data_out;

assign dataOut_TKEEP = dataOut_V_keep_V_1_data_out;

assign dataOut_TLAST = dataOut_V_last_V_1_data_out;

assign dataOut_TUSER = dataOut_V_user_V_1_data_out;

assign dataOut_TVALID = dataOut_V_user_V_1_state[1'd0];

assign dataOut_V_data_V_1_ack_in = dataOut_V_data_V_1_state[1'd1];

assign dataOut_V_data_V_1_ack_out = dataOut_TREADY;

assign dataOut_V_data_V_1_load_A = (~dataOut_V_data_V_1_sel_wr & dataOut_V_data_V_1_state_cmp_full);

assign dataOut_V_data_V_1_load_B = (dataOut_V_data_V_1_state_cmp_full & dataOut_V_data_V_1_sel_wr);

assign dataOut_V_data_V_1_sel = dataOut_V_data_V_1_sel_rd;

assign dataOut_V_data_V_1_state_cmp_full = ((dataOut_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign dataOut_V_data_V_1_vld_out = dataOut_V_data_V_1_state[1'd0];

assign dataOut_V_keep_V_1_ack_in = dataOut_V_keep_V_1_state[1'd1];

assign dataOut_V_keep_V_1_ack_out = dataOut_TREADY;

assign dataOut_V_keep_V_1_load_A = (~dataOut_V_keep_V_1_sel_wr & dataOut_V_keep_V_1_state_cmp_full);

assign dataOut_V_keep_V_1_load_B = (dataOut_V_keep_V_1_state_cmp_full & dataOut_V_keep_V_1_sel_wr);

assign dataOut_V_keep_V_1_sel = dataOut_V_keep_V_1_sel_rd;

assign dataOut_V_keep_V_1_state_cmp_full = ((dataOut_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign dataOut_V_keep_V_1_vld_out = dataOut_V_keep_V_1_state[1'd0];

assign dataOut_V_last_V_1_ack_in = dataOut_V_last_V_1_state[1'd1];

assign dataOut_V_last_V_1_ack_out = dataOut_TREADY;

assign dataOut_V_last_V_1_load_A = (~dataOut_V_last_V_1_sel_wr & dataOut_V_last_V_1_state_cmp_full);

assign dataOut_V_last_V_1_load_B = (dataOut_V_last_V_1_state_cmp_full & dataOut_V_last_V_1_sel_wr);

assign dataOut_V_last_V_1_sel = dataOut_V_last_V_1_sel_rd;

assign dataOut_V_last_V_1_state_cmp_full = ((dataOut_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign dataOut_V_last_V_1_vld_out = dataOut_V_last_V_1_state[1'd0];

assign dataOut_V_user_V_1_ack_in = dataOut_V_user_V_1_state[1'd1];

assign dataOut_V_user_V_1_ack_out = dataOut_TREADY;

assign dataOut_V_user_V_1_data_out = 112'd0;

assign dataOut_V_user_V_1_sel = dataOut_V_user_V_1_sel_rd;

assign dataOut_V_user_V_1_vld_out = dataOut_V_user_V_1_state[1'd0];

assign grp_fu_135_p3 = dataFifo_V_dout[32'd72];

assign grp_nbreadreq_fu_80_p3 = dataFifo_V_empty_n;

assign p_Result_s_fu_226_p4 = {{{p_Result_6_i_reg_277}, {tmp_4_fu_219_p3}}, {tmp_6_reg_262}};

assign sendWord_data_V_1_fu_156_p1 = dataFifo_V_dout[63:0];

assign sendWord_data_V_fu_202_p1 = dataFifo_V_dout[63:0];

assign tmp_3_nbreadreq_fu_94_p3 = dataLenFifo_V_V_empty_n;

assign tmp_4_fu_219_p3 = ((tmp_6_i_reg_267[0:0] === 1'b1) ? 16'd8 : tmp_4_i_fu_212_p3);

assign tmp_4_i_fu_212_p3 = {{tmp_7_reg_272}, {8'd8}};

assign tmp_6_fu_166_p1 = dataFifo_V_dout[31:0];

assign tmp_6_i_fu_170_p2 = ((dataLen_V_1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_176_p1 = dataLen_V_1[7:0];

endmodule //edit_len_field
