# Digital-electronics-1

## H2
### H3
**bold**

1. item
* item

[vutbr web](vutbr.cz)

header | header
---- | ----
cell | cell
cell | cell

```VHDL
uut_gates : entity work.gates
        port map(
            a_i    => s_a,
            b_i    => s_b,
            for_o  => s_for,
            fand_o => s_fand,
            fxor_o => s_fxor
        );
```
