s1(06Jan2024:18:52:40):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s2(06Jan2024:18:53:10):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s3(06Jan2024:18:56:32):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s4(06Jan2024:18:59:54):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s5(06Jan2024:19:08:31):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s6(06Jan2024:19:11:30):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s7(06Jan2024:19:15:36):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s8(06Jan2024:19:18:18):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s9(06Jan2024:19:19:42):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s10(06Jan2024:19:23:07):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s11(06Jan2024:19:23:30):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s12(06Jan2024:19:26:18):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s13(06Jan2024:19:27:14):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s14(06Jan2024:19:28:11):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s15(06Jan2024:19:31:27):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s16(06Jan2024:19:32:46):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s17(06Jan2024:19:35:15):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s18(06Jan2024:19:38:44):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s19(06Jan2024:19:39:34):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s20(06Jan2024:19:44:26):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s21(06Jan2024:19:49:05):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s22(06Jan2024:19:49:22):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s23(06Jan2024:19:50:53):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s24(06Jan2024:19:53:24):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s25(06Jan2024:19:55:17):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s26(06Jan2024:20:02:52):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s27(06Jan2024:20:05:48):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s28(06Jan2024:20:08:55):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s29(06Jan2024:20:10:03):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s30(06Jan2024:20:10:39):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s31(06Jan2024:20:15:02):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s32(06Jan2024:20:18:11):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s33(06Jan2024:20:21:13):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s34(06Jan2024:20:22:44):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s35(06Jan2024:20:23:39):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
s36(06Jan2024:20:27:00):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
