{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720969425946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720969425946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 11:03:45 2024 " "Processing started: Sun Jul 14 11:03:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720969425946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720969425946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BarrelShifter_FPGA -c BarrelShifter_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off BarrelShifter_FPGA -c BarrelShifter_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720969425946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720969426196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720969426196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmyus/onedrive/documentos/vscoderepositories/fpgaprojects/fpga_prototyping_by_sv_examples/chapter3/3_12_1_multifunction_barrel_shifter.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/gmyus/onedrive/documentos/vscoderepositories/fpgaprojects/fpga_prototyping_by_sv_examples/chapter3/3_12_1_multifunction_barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter_1 " "Found entity 1: BarrelShifter_1" {  } { { "../3_12_1_MultiFunction_Barrel_shifter.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/FPGA_Prototyping_by_SV_Examples/Chapter3/3_12_1_MultiFunction_Barrel_shifter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720969432508 ""} { "Info" "ISGN_ENTITY_NAME" "2 BarrelShifter_2 " "Found entity 2: BarrelShifter_2" {  } { { "../3_12_1_MultiFunction_Barrel_shifter.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/FPGA_Prototyping_by_SV_Examples/Chapter3/3_12_1_MultiFunction_Barrel_shifter.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720969432508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720969432508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter_FPGA " "Found entity 1: BarrelShifter_FPGA" {  } { { "BarrelShifter_FPGA.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/FPGA_Prototyping_by_SV_Examples/Chapter3/BarrelShifter_FPGA/BarrelShifter_FPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720969432512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720969432512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BarrelShifter_FPGA " "Elaborating entity \"BarrelShifter_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720969432533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter_2 BarrelShifter_2:DUT " "Elaborating entity \"BarrelShifter_2\" for hierarchy \"BarrelShifter_2:DUT\"" {  } { { "BarrelShifter_FPGA.sv" "DUT" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/FPGA_Prototyping_by_SV_Examples/Chapter3/BarrelShifter_FPGA/BarrelShifter_FPGA.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720969432541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 3_12_1_MultiFunction_Barrel_shifter.sv(54) " "Verilog HDL assignment warning at 3_12_1_MultiFunction_Barrel_shifter.sv(54): truncated value with size 9 to match size of target (8)" {  } { { "../3_12_1_MultiFunction_Barrel_shifter.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/FPGA_Prototyping_by_SV_Examples/Chapter3/3_12_1_MultiFunction_Barrel_shifter.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720969432549 "|BarrelShifter_FPGA|BarrelShifter_2:DUT"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720969432870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720969433185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720969433185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720969433208 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720969433208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720969433208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720969433208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720969433217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 14 11:03:53 2024 " "Processing ended: Sun Jul 14 11:03:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720969433217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720969433217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720969433217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720969433217 ""}
