// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/11/2023 17:54:48"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	pc,
	pc_next,
	ins,
	write_reg_data,
	alu_input_a,
	alu_input_b,
	imm,
	alu_src,
	opcode,
	testR,
	testM,
	alu_cnt,
	alu_control_in);
input 	clk;
output 	[31:0] pc;
output 	[31:0] pc_next;
output 	[31:0] ins;
output 	[31:0] write_reg_data;
output 	[31:0] alu_input_a;
output 	[31:0] alu_input_b;
output 	[31:0] imm;
output 	alu_src;
output 	[6:0] opcode;
output 	[31:0] testR;
output 	[31:0] testM;
output 	[3:0] alu_cnt;
output 	[5:0] alu_control_in;

// Design Ports Information
// pc[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[0]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[7]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[11]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[12]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[13]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[16]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[17]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[18]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[19]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[20]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[21]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[22]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[23]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[24]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[25]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[26]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[27]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[28]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[29]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[30]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[31]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[0]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[1]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[2]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[3]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[5]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[6]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[8]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[9]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[12]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[13]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[14]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[15]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[16]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[17]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[18]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[19]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[20]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[21]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[22]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[23]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[24]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[25]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[26]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[27]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[28]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[29]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[30]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[31]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[0]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[3]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[4]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[8]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[9]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[10]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[11]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[12]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[13]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[14]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[16]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[17]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[18]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[19]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[20]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[21]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[22]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[23]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[24]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[25]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[26]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[27]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[28]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[29]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[30]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_data[31]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[0]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[3]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[6]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[8]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[10]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[11]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[12]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[13]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[14]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[16]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[17]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[18]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[19]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[20]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[21]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[22]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[23]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[24]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[25]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[26]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[27]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[28]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[29]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[30]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_a[31]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[0]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[5]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[7]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[8]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[9]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[10]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[11]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[13]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[14]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[15]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[16]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[17]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[18]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[19]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[20]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[21]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[22]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[25]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[26]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[27]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[28]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[29]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[30]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_input_b[31]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[0]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[4]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[5]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[7]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[8]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[9]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[10]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[11]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[12]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[13]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[14]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[15]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[16]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[17]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[18]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[19]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[20]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[21]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[22]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[23]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[24]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[25]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[26]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[27]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[28]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[29]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[30]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[31]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_src	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[5]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[6]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[0]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[1]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[2]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[3]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[5]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[7]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[8]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[9]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[11]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[12]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[13]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[15]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[16]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[17]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[18]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[19]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[20]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[21]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[22]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[23]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[24]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[25]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[26]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[27]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[28]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[29]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[30]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testR[31]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[0]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[5]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[7]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[10]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[11]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[12]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[13]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[14]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[16]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[17]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[18]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[19]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[20]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[21]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[22]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[23]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[24]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[26]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[27]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[28]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[29]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[30]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testM[31]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cnt[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cnt[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cnt[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cnt[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control_in[0]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control_in[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control_in[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control_in[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control_in[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control_in[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \pc[8]~output_o ;
wire \pc[9]~output_o ;
wire \pc[10]~output_o ;
wire \pc[11]~output_o ;
wire \pc[12]~output_o ;
wire \pc[13]~output_o ;
wire \pc[14]~output_o ;
wire \pc[15]~output_o ;
wire \pc[16]~output_o ;
wire \pc[17]~output_o ;
wire \pc[18]~output_o ;
wire \pc[19]~output_o ;
wire \pc[20]~output_o ;
wire \pc[21]~output_o ;
wire \pc[22]~output_o ;
wire \pc[23]~output_o ;
wire \pc[24]~output_o ;
wire \pc[25]~output_o ;
wire \pc[26]~output_o ;
wire \pc[27]~output_o ;
wire \pc[28]~output_o ;
wire \pc[29]~output_o ;
wire \pc[30]~output_o ;
wire \pc[31]~output_o ;
wire \pc_next[0]~output_o ;
wire \pc_next[1]~output_o ;
wire \pc_next[2]~output_o ;
wire \pc_next[3]~output_o ;
wire \pc_next[4]~output_o ;
wire \pc_next[5]~output_o ;
wire \pc_next[6]~output_o ;
wire \pc_next[7]~output_o ;
wire \pc_next[8]~output_o ;
wire \pc_next[9]~output_o ;
wire \pc_next[10]~output_o ;
wire \pc_next[11]~output_o ;
wire \pc_next[12]~output_o ;
wire \pc_next[13]~output_o ;
wire \pc_next[14]~output_o ;
wire \pc_next[15]~output_o ;
wire \pc_next[16]~output_o ;
wire \pc_next[17]~output_o ;
wire \pc_next[18]~output_o ;
wire \pc_next[19]~output_o ;
wire \pc_next[20]~output_o ;
wire \pc_next[21]~output_o ;
wire \pc_next[22]~output_o ;
wire \pc_next[23]~output_o ;
wire \pc_next[24]~output_o ;
wire \pc_next[25]~output_o ;
wire \pc_next[26]~output_o ;
wire \pc_next[27]~output_o ;
wire \pc_next[28]~output_o ;
wire \pc_next[29]~output_o ;
wire \pc_next[30]~output_o ;
wire \pc_next[31]~output_o ;
wire \ins[0]~output_o ;
wire \ins[1]~output_o ;
wire \ins[2]~output_o ;
wire \ins[3]~output_o ;
wire \ins[4]~output_o ;
wire \ins[5]~output_o ;
wire \ins[6]~output_o ;
wire \ins[7]~output_o ;
wire \ins[8]~output_o ;
wire \ins[9]~output_o ;
wire \ins[10]~output_o ;
wire \ins[11]~output_o ;
wire \ins[12]~output_o ;
wire \ins[13]~output_o ;
wire \ins[14]~output_o ;
wire \ins[15]~output_o ;
wire \ins[16]~output_o ;
wire \ins[17]~output_o ;
wire \ins[18]~output_o ;
wire \ins[19]~output_o ;
wire \ins[20]~output_o ;
wire \ins[21]~output_o ;
wire \ins[22]~output_o ;
wire \ins[23]~output_o ;
wire \ins[24]~output_o ;
wire \ins[25]~output_o ;
wire \ins[26]~output_o ;
wire \ins[27]~output_o ;
wire \ins[28]~output_o ;
wire \ins[29]~output_o ;
wire \ins[30]~output_o ;
wire \ins[31]~output_o ;
wire \write_reg_data[0]~output_o ;
wire \write_reg_data[1]~output_o ;
wire \write_reg_data[2]~output_o ;
wire \write_reg_data[3]~output_o ;
wire \write_reg_data[4]~output_o ;
wire \write_reg_data[5]~output_o ;
wire \write_reg_data[6]~output_o ;
wire \write_reg_data[7]~output_o ;
wire \write_reg_data[8]~output_o ;
wire \write_reg_data[9]~output_o ;
wire \write_reg_data[10]~output_o ;
wire \write_reg_data[11]~output_o ;
wire \write_reg_data[12]~output_o ;
wire \write_reg_data[13]~output_o ;
wire \write_reg_data[14]~output_o ;
wire \write_reg_data[15]~output_o ;
wire \write_reg_data[16]~output_o ;
wire \write_reg_data[17]~output_o ;
wire \write_reg_data[18]~output_o ;
wire \write_reg_data[19]~output_o ;
wire \write_reg_data[20]~output_o ;
wire \write_reg_data[21]~output_o ;
wire \write_reg_data[22]~output_o ;
wire \write_reg_data[23]~output_o ;
wire \write_reg_data[24]~output_o ;
wire \write_reg_data[25]~output_o ;
wire \write_reg_data[26]~output_o ;
wire \write_reg_data[27]~output_o ;
wire \write_reg_data[28]~output_o ;
wire \write_reg_data[29]~output_o ;
wire \write_reg_data[30]~output_o ;
wire \write_reg_data[31]~output_o ;
wire \alu_input_a[0]~output_o ;
wire \alu_input_a[1]~output_o ;
wire \alu_input_a[2]~output_o ;
wire \alu_input_a[3]~output_o ;
wire \alu_input_a[4]~output_o ;
wire \alu_input_a[5]~output_o ;
wire \alu_input_a[6]~output_o ;
wire \alu_input_a[7]~output_o ;
wire \alu_input_a[8]~output_o ;
wire \alu_input_a[9]~output_o ;
wire \alu_input_a[10]~output_o ;
wire \alu_input_a[11]~output_o ;
wire \alu_input_a[12]~output_o ;
wire \alu_input_a[13]~output_o ;
wire \alu_input_a[14]~output_o ;
wire \alu_input_a[15]~output_o ;
wire \alu_input_a[16]~output_o ;
wire \alu_input_a[17]~output_o ;
wire \alu_input_a[18]~output_o ;
wire \alu_input_a[19]~output_o ;
wire \alu_input_a[20]~output_o ;
wire \alu_input_a[21]~output_o ;
wire \alu_input_a[22]~output_o ;
wire \alu_input_a[23]~output_o ;
wire \alu_input_a[24]~output_o ;
wire \alu_input_a[25]~output_o ;
wire \alu_input_a[26]~output_o ;
wire \alu_input_a[27]~output_o ;
wire \alu_input_a[28]~output_o ;
wire \alu_input_a[29]~output_o ;
wire \alu_input_a[30]~output_o ;
wire \alu_input_a[31]~output_o ;
wire \alu_input_b[0]~output_o ;
wire \alu_input_b[1]~output_o ;
wire \alu_input_b[2]~output_o ;
wire \alu_input_b[3]~output_o ;
wire \alu_input_b[4]~output_o ;
wire \alu_input_b[5]~output_o ;
wire \alu_input_b[6]~output_o ;
wire \alu_input_b[7]~output_o ;
wire \alu_input_b[8]~output_o ;
wire \alu_input_b[9]~output_o ;
wire \alu_input_b[10]~output_o ;
wire \alu_input_b[11]~output_o ;
wire \alu_input_b[12]~output_o ;
wire \alu_input_b[13]~output_o ;
wire \alu_input_b[14]~output_o ;
wire \alu_input_b[15]~output_o ;
wire \alu_input_b[16]~output_o ;
wire \alu_input_b[17]~output_o ;
wire \alu_input_b[18]~output_o ;
wire \alu_input_b[19]~output_o ;
wire \alu_input_b[20]~output_o ;
wire \alu_input_b[21]~output_o ;
wire \alu_input_b[22]~output_o ;
wire \alu_input_b[23]~output_o ;
wire \alu_input_b[24]~output_o ;
wire \alu_input_b[25]~output_o ;
wire \alu_input_b[26]~output_o ;
wire \alu_input_b[27]~output_o ;
wire \alu_input_b[28]~output_o ;
wire \alu_input_b[29]~output_o ;
wire \alu_input_b[30]~output_o ;
wire \alu_input_b[31]~output_o ;
wire \imm[0]~output_o ;
wire \imm[1]~output_o ;
wire \imm[2]~output_o ;
wire \imm[3]~output_o ;
wire \imm[4]~output_o ;
wire \imm[5]~output_o ;
wire \imm[6]~output_o ;
wire \imm[7]~output_o ;
wire \imm[8]~output_o ;
wire \imm[9]~output_o ;
wire \imm[10]~output_o ;
wire \imm[11]~output_o ;
wire \imm[12]~output_o ;
wire \imm[13]~output_o ;
wire \imm[14]~output_o ;
wire \imm[15]~output_o ;
wire \imm[16]~output_o ;
wire \imm[17]~output_o ;
wire \imm[18]~output_o ;
wire \imm[19]~output_o ;
wire \imm[20]~output_o ;
wire \imm[21]~output_o ;
wire \imm[22]~output_o ;
wire \imm[23]~output_o ;
wire \imm[24]~output_o ;
wire \imm[25]~output_o ;
wire \imm[26]~output_o ;
wire \imm[27]~output_o ;
wire \imm[28]~output_o ;
wire \imm[29]~output_o ;
wire \imm[30]~output_o ;
wire \imm[31]~output_o ;
wire \alu_src~output_o ;
wire \opcode[0]~output_o ;
wire \opcode[1]~output_o ;
wire \opcode[2]~output_o ;
wire \opcode[3]~output_o ;
wire \opcode[4]~output_o ;
wire \opcode[5]~output_o ;
wire \opcode[6]~output_o ;
wire \testR[0]~output_o ;
wire \testR[1]~output_o ;
wire \testR[2]~output_o ;
wire \testR[3]~output_o ;
wire \testR[4]~output_o ;
wire \testR[5]~output_o ;
wire \testR[6]~output_o ;
wire \testR[7]~output_o ;
wire \testR[8]~output_o ;
wire \testR[9]~output_o ;
wire \testR[10]~output_o ;
wire \testR[11]~output_o ;
wire \testR[12]~output_o ;
wire \testR[13]~output_o ;
wire \testR[14]~output_o ;
wire \testR[15]~output_o ;
wire \testR[16]~output_o ;
wire \testR[17]~output_o ;
wire \testR[18]~output_o ;
wire \testR[19]~output_o ;
wire \testR[20]~output_o ;
wire \testR[21]~output_o ;
wire \testR[22]~output_o ;
wire \testR[23]~output_o ;
wire \testR[24]~output_o ;
wire \testR[25]~output_o ;
wire \testR[26]~output_o ;
wire \testR[27]~output_o ;
wire \testR[28]~output_o ;
wire \testR[29]~output_o ;
wire \testR[30]~output_o ;
wire \testR[31]~output_o ;
wire \testM[0]~output_o ;
wire \testM[1]~output_o ;
wire \testM[2]~output_o ;
wire \testM[3]~output_o ;
wire \testM[4]~output_o ;
wire \testM[5]~output_o ;
wire \testM[6]~output_o ;
wire \testM[7]~output_o ;
wire \testM[8]~output_o ;
wire \testM[9]~output_o ;
wire \testM[10]~output_o ;
wire \testM[11]~output_o ;
wire \testM[12]~output_o ;
wire \testM[13]~output_o ;
wire \testM[14]~output_o ;
wire \testM[15]~output_o ;
wire \testM[16]~output_o ;
wire \testM[17]~output_o ;
wire \testM[18]~output_o ;
wire \testM[19]~output_o ;
wire \testM[20]~output_o ;
wire \testM[21]~output_o ;
wire \testM[22]~output_o ;
wire \testM[23]~output_o ;
wire \testM[24]~output_o ;
wire \testM[25]~output_o ;
wire \testM[26]~output_o ;
wire \testM[27]~output_o ;
wire \testM[28]~output_o ;
wire \testM[29]~output_o ;
wire \testM[30]~output_o ;
wire \testM[31]~output_o ;
wire \alu_cnt[0]~output_o ;
wire \alu_cnt[1]~output_o ;
wire \alu_cnt[2]~output_o ;
wire \alu_cnt[3]~output_o ;
wire \alu_control_in[0]~output_o ;
wire \alu_control_in[1]~output_o ;
wire \alu_control_in[2]~output_o ;
wire \alu_control_in[3]~output_o ;
wire \alu_control_in[4]~output_o ;
wire \alu_control_in[5]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \pc_unit|Add1~0_combout ;
wire \pc_unit|pc[2]~feeder_combout ;
wire \pc_unit|Add1~1 ;
wire \pc_unit|Add1~2_combout ;
wire \pc_unit|Add1~3 ;
wire \pc_unit|Add1~4_combout ;
wire \pc_unit|Add1~5 ;
wire \pc_unit|Add1~6_combout ;
wire \pc_unit|Add1~7 ;
wire \pc_unit|Add1~8_combout ;
wire \pc_unit|Add1~9 ;
wire \pc_unit|Add1~10_combout ;
wire \pc_unit|Add1~11 ;
wire \pc_unit|Add1~12_combout ;
wire \pc_unit|Add1~13 ;
wire \pc_unit|Add1~14_combout ;
wire \pc_unit|Add1~15 ;
wire \pc_unit|Add1~16_combout ;
wire \pc_unit|Add1~17 ;
wire \pc_unit|Add1~18_combout ;
wire \pc_unit|Add1~19 ;
wire \pc_unit|Add1~20_combout ;
wire \pc_unit|Add1~21 ;
wire \pc_unit|Add1~22_combout ;
wire \pc_unit|Add1~23 ;
wire \pc_unit|Add1~24_combout ;
wire \pc_unit|Add1~25 ;
wire \pc_unit|Add1~26_combout ;
wire \pc_unit|Add1~27 ;
wire \pc_unit|Add1~28_combout ;
wire \pc_unit|Add1~29 ;
wire \pc_unit|Add1~30_combout ;
wire \pc_unit|Add1~31 ;
wire \pc_unit|Add1~32_combout ;
wire \pc_unit|Add1~33 ;
wire \pc_unit|Add1~34_combout ;
wire \pc_unit|Add1~35 ;
wire \pc_unit|Add1~36_combout ;
wire \pc_unit|Add1~37 ;
wire \pc_unit|Add1~38_combout ;
wire \pc_unit|Add1~39 ;
wire \pc_unit|Add1~40_combout ;
wire \pc_unit|Add1~41 ;
wire \pc_unit|Add1~42_combout ;
wire \pc_unit|Add1~43 ;
wire \pc_unit|Add1~44_combout ;
wire \pc_unit|Add1~45 ;
wire \pc_unit|Add1~46_combout ;
wire \pc_unit|Add1~47 ;
wire \pc_unit|Add1~48_combout ;
wire \pc_unit|Add1~49 ;
wire \pc_unit|Add1~50_combout ;
wire \pc_unit|Add1~51 ;
wire \pc_unit|Add1~52_combout ;
wire \pc_unit|Add1~53 ;
wire \pc_unit|Add1~54_combout ;
wire \pc_unit|Add1~55 ;
wire \pc_unit|Add1~56_combout ;
wire \pc_unit|Add1~57 ;
wire \pc_unit|Add1~58_combout ;
wire \ins_mem|mem~0_combout ;
wire \ins_mem|mem~1_combout ;
wire \ins_mem|mem~2_combout ;
wire \ref_file|regs[0][0]~0_combout ;
wire \ref_file|regs[0][0]~1_combout ;
wire \ref_file|regs[0][0]~q ;
wire \alu|Add0~0_combout ;
wire \ref_file|regs[0][1]~q ;
wire \alu|Add0~1 ;
wire \alu|Add0~2_combout ;
wire \ref_file|regs[0][2]~q ;
wire \alu|Add0~3 ;
wire \alu|Add0~4_combout ;
wire \ref_file|regs[0][3]~q ;
wire \alu|Add0~5 ;
wire \alu|Add0~6_combout ;
wire \ref_file|regs[0][4]~q ;
wire \alu|Add0~7 ;
wire \alu|Add0~8_combout ;
wire \ref_file|regs[0][5]~feeder_combout ;
wire \ref_file|regs[0][5]~q ;
wire \alu|Add0~9 ;
wire \alu|Add0~10_combout ;
wire \ref_file|regs[0][6]~feeder_combout ;
wire \ref_file|regs[0][6]~q ;
wire \alu|Add0~11 ;
wire \alu|Add0~12_combout ;
wire \ref_file|regs[0][7]~feeder_combout ;
wire \ref_file|regs[0][7]~q ;
wire \alu|Add0~13 ;
wire \alu|Add0~14_combout ;
wire \ref_file|regs[0][8]~feeder_combout ;
wire \ref_file|regs[0][8]~q ;
wire \alu|Add0~15 ;
wire \alu|Add0~16_combout ;
wire \ref_file|regs[0][9]~feeder_combout ;
wire \ref_file|regs[0][9]~q ;
wire \alu|Add0~17 ;
wire \alu|Add0~18_combout ;
wire \ref_file|regs[0][10]~feeder_combout ;
wire \ref_file|regs[0][10]~q ;
wire \alu|Add0~19 ;
wire \alu|Add0~20_combout ;
wire \ref_file|regs[0][11]~feeder_combout ;
wire \ref_file|regs[0][11]~q ;
wire \alu|Add0~21 ;
wire \alu|Add0~22_combout ;
wire \ref_file|regs[0][12]~feeder_combout ;
wire \ref_file|regs[0][12]~q ;
wire \alu|Add0~23 ;
wire \alu|Add0~24_combout ;
wire \ref_file|regs[0][13]~q ;
wire \alu|Add0~25 ;
wire \alu|Add0~26_combout ;
wire \ref_file|regs[0][14]~feeder_combout ;
wire \ref_file|regs[0][14]~q ;
wire \alu|Add0~27 ;
wire \alu|Add0~28_combout ;
wire \ref_file|regs[0][15]~q ;
wire \alu|Add0~29 ;
wire \alu|Add0~30_combout ;
wire \ref_file|regs[0][16]~feeder_combout ;
wire \ref_file|regs[0][16]~q ;
wire \alu|Add0~31 ;
wire \alu|Add0~32_combout ;
wire \ref_file|regs[0][17]~feeder_combout ;
wire \ref_file|regs[0][17]~q ;
wire \alu|Add0~33 ;
wire \alu|Add0~34_combout ;
wire \ref_file|regs[0][18]~feeder_combout ;
wire \ref_file|regs[0][18]~q ;
wire \alu|Add0~35 ;
wire \alu|Add0~36_combout ;
wire \ref_file|regs[0][19]~feeder_combout ;
wire \ref_file|regs[0][19]~q ;
wire \alu|Add0~37 ;
wire \alu|Add0~38_combout ;
wire \ref_file|regs[0][20]~feeder_combout ;
wire \ref_file|regs[0][20]~q ;
wire \alu|Add0~39 ;
wire \alu|Add0~40_combout ;
wire \ref_file|regs[0][21]~feeder_combout ;
wire \ref_file|regs[0][21]~q ;
wire \alu|Add0~41 ;
wire \alu|Add0~42_combout ;
wire \ref_file|regs[0][22]~feeder_combout ;
wire \ref_file|regs[0][22]~q ;
wire \alu|Add0~43 ;
wire \alu|Add0~44_combout ;
wire \ref_file|regs[0][23]~feeder_combout ;
wire \ref_file|regs[0][23]~q ;
wire \alu|Add0~45 ;
wire \alu|Add0~46_combout ;
wire \ref_file|regs[0][24]~feeder_combout ;
wire \ref_file|regs[0][24]~q ;
wire \alu|Add0~47 ;
wire \alu|Add0~48_combout ;
wire \ref_file|regs[0][25]~feeder_combout ;
wire \ref_file|regs[0][25]~q ;
wire \alu|Add0~49 ;
wire \alu|Add0~50_combout ;
wire \ref_file|regs[0][26]~feeder_combout ;
wire \ref_file|regs[0][26]~q ;
wire \alu|Add0~51 ;
wire \alu|Add0~52_combout ;
wire \ref_file|regs[0][27]~feeder_combout ;
wire \ref_file|regs[0][27]~q ;
wire \alu|Add0~53 ;
wire \alu|Add0~54_combout ;
wire \ref_file|regs[0][28]~feeder_combout ;
wire \ref_file|regs[0][28]~q ;
wire \alu|Add0~55 ;
wire \alu|Add0~56_combout ;
wire \ref_file|regs[0][29]~feeder_combout ;
wire \ref_file|regs[0][29]~q ;
wire \alu|Add0~57 ;
wire \alu|Add0~58_combout ;
wire \ref_file|regs[0][30]~feeder_combout ;
wire \ref_file|regs[0][30]~q ;
wire \alu|Add0~59 ;
wire \alu|Add0~60_combout ;
wire \ref_file|regs[0][31]~feeder_combout ;
wire \ref_file|regs[0][31]~q ;
wire \alu|Add0~61 ;
wire \alu|Add0~62_combout ;
wire \ref_file|regs[3][0]~feeder_combout ;
wire \ref_file|Decoder0~0_combout ;
wire \ref_file|Decoder0~1_combout ;
wire \ref_file|regs[3][0]~q ;
wire \ref_file|regs[3][1]~feeder_combout ;
wire \ref_file|regs[3][1]~q ;
wire \ref_file|regs[3][2]~feeder_combout ;
wire \ref_file|regs[3][2]~q ;
wire \ref_file|regs[3][3]~feeder_combout ;
wire \ref_file|regs[3][3]~q ;
wire \ref_file|regs[3][4]~feeder_combout ;
wire \ref_file|regs[3][4]~q ;
wire \ref_file|regs[3][5]~q ;
wire \ref_file|regs[3][6]~q ;
wire \ref_file|regs[3][7]~q ;
wire \ref_file|regs[3][8]~q ;
wire \ref_file|regs[3][9]~q ;
wire \ref_file|regs[3][10]~q ;
wire \ref_file|regs[3][11]~q ;
wire \ref_file|regs[3][12]~q ;
wire \ref_file|regs[3][13]~q ;
wire \ref_file|regs[3][14]~q ;
wire \ref_file|regs[3][15]~q ;
wire \ref_file|regs[3][16]~q ;
wire \ref_file|regs[3][17]~q ;
wire \ref_file|regs[3][18]~q ;
wire \ref_file|regs[3][19]~q ;
wire \ref_file|regs[3][20]~q ;
wire \ref_file|regs[3][21]~q ;
wire \ref_file|regs[3][22]~q ;
wire \ref_file|regs[3][23]~q ;
wire \ref_file|regs[3][24]~q ;
wire \ref_file|regs[3][25]~q ;
wire \ref_file|regs[3][26]~q ;
wire \ref_file|regs[3][27]~q ;
wire \ref_file|regs[3][28]~q ;
wire \ref_file|regs[3][29]~q ;
wire \ref_file|regs[3][30]~q ;
wire \ref_file|regs[3][31]~q ;
wire [31:0] \pc_unit|pc ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \pc[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \pc[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \pc[2]~output (
	.i(\pc_unit|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \pc[3]~output (
	.i(\pc_unit|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \pc[4]~output (
	.i(\pc_unit|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \pc[5]~output (
	.i(\pc_unit|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \pc[6]~output (
	.i(\pc_unit|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \pc[7]~output (
	.i(\pc_unit|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \pc[8]~output (
	.i(\pc_unit|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pc[9]~output (
	.i(\pc_unit|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \pc[10]~output (
	.i(\pc_unit|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \pc[11]~output (
	.i(\pc_unit|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \pc[12]~output (
	.i(\pc_unit|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \pc[13]~output (
	.i(\pc_unit|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \pc[14]~output (
	.i(\pc_unit|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \pc[15]~output (
	.i(\pc_unit|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \pc[16]~output (
	.i(\pc_unit|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \pc[17]~output (
	.i(\pc_unit|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \pc[18]~output (
	.i(\pc_unit|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \pc[19]~output (
	.i(\pc_unit|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \pc[20]~output (
	.i(\pc_unit|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \pc[21]~output (
	.i(\pc_unit|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \pc[22]~output (
	.i(\pc_unit|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \pc[23]~output (
	.i(\pc_unit|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \pc[24]~output (
	.i(\pc_unit|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \pc[25]~output (
	.i(\pc_unit|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \pc[26]~output (
	.i(\pc_unit|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \pc[27]~output (
	.i(\pc_unit|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \pc[28]~output (
	.i(\pc_unit|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \pc[29]~output (
	.i(\pc_unit|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \pc[30]~output (
	.i(\pc_unit|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \pc[31]~output (
	.i(\pc_unit|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \pc_next[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[0]~output .bus_hold = "false";
defparam \pc_next[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \pc_next[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[1]~output .bus_hold = "false";
defparam \pc_next[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \pc_next[2]~output (
	.i(\pc_unit|Add1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[2]~output .bus_hold = "false";
defparam \pc_next[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \pc_next[3]~output (
	.i(\pc_unit|Add1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[3]~output .bus_hold = "false";
defparam \pc_next[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \pc_next[4]~output (
	.i(\pc_unit|Add1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[4]~output .bus_hold = "false";
defparam \pc_next[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \pc_next[5]~output (
	.i(\pc_unit|Add1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[5]~output .bus_hold = "false";
defparam \pc_next[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \pc_next[6]~output (
	.i(\pc_unit|Add1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[6]~output .bus_hold = "false";
defparam \pc_next[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \pc_next[7]~output (
	.i(\pc_unit|Add1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[7]~output .bus_hold = "false";
defparam \pc_next[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \pc_next[8]~output (
	.i(\pc_unit|Add1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[8]~output .bus_hold = "false";
defparam \pc_next[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \pc_next[9]~output (
	.i(\pc_unit|Add1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[9]~output .bus_hold = "false";
defparam \pc_next[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \pc_next[10]~output (
	.i(\pc_unit|Add1~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[10]~output .bus_hold = "false";
defparam \pc_next[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \pc_next[11]~output (
	.i(\pc_unit|Add1~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[11]~output .bus_hold = "false";
defparam \pc_next[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \pc_next[12]~output (
	.i(\pc_unit|Add1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[12]~output .bus_hold = "false";
defparam \pc_next[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \pc_next[13]~output (
	.i(\pc_unit|Add1~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[13]~output .bus_hold = "false";
defparam \pc_next[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \pc_next[14]~output (
	.i(\pc_unit|Add1~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[14]~output .bus_hold = "false";
defparam \pc_next[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \pc_next[15]~output (
	.i(\pc_unit|Add1~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[15]~output .bus_hold = "false";
defparam \pc_next[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \pc_next[16]~output (
	.i(\pc_unit|Add1~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[16]~output .bus_hold = "false";
defparam \pc_next[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \pc_next[17]~output (
	.i(\pc_unit|Add1~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[17]~output .bus_hold = "false";
defparam \pc_next[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \pc_next[18]~output (
	.i(\pc_unit|Add1~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[18]~output .bus_hold = "false";
defparam \pc_next[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \pc_next[19]~output (
	.i(\pc_unit|Add1~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[19]~output .bus_hold = "false";
defparam \pc_next[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \pc_next[20]~output (
	.i(\pc_unit|Add1~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[20]~output .bus_hold = "false";
defparam \pc_next[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \pc_next[21]~output (
	.i(\pc_unit|Add1~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[21]~output .bus_hold = "false";
defparam \pc_next[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \pc_next[22]~output (
	.i(\pc_unit|Add1~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[22]~output .bus_hold = "false";
defparam \pc_next[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \pc_next[23]~output (
	.i(\pc_unit|Add1~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[23]~output .bus_hold = "false";
defparam \pc_next[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \pc_next[24]~output (
	.i(\pc_unit|Add1~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[24]~output .bus_hold = "false";
defparam \pc_next[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \pc_next[25]~output (
	.i(\pc_unit|Add1~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[25]~output .bus_hold = "false";
defparam \pc_next[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \pc_next[26]~output (
	.i(\pc_unit|Add1~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[26]~output .bus_hold = "false";
defparam \pc_next[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \pc_next[27]~output (
	.i(\pc_unit|Add1~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[27]~output .bus_hold = "false";
defparam \pc_next[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \pc_next[28]~output (
	.i(\pc_unit|Add1~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[28]~output .bus_hold = "false";
defparam \pc_next[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \pc_next[29]~output (
	.i(\pc_unit|Add1~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[29]~output .bus_hold = "false";
defparam \pc_next[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \pc_next[30]~output (
	.i(\pc_unit|Add1~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[30]~output .bus_hold = "false";
defparam \pc_next[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \pc_next[31]~output (
	.i(\pc_unit|Add1~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[31]~output .bus_hold = "false";
defparam \pc_next[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \ins[0]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[0]~output .bus_hold = "false";
defparam \ins[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \ins[1]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[1]~output .bus_hold = "false";
defparam \ins[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \ins[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[2]~output .bus_hold = "false";
defparam \ins[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \ins[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[3]~output .bus_hold = "false";
defparam \ins[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ins[4]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[4]~output .bus_hold = "false";
defparam \ins[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \ins[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[5]~output .bus_hold = "false";
defparam \ins[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \ins[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[6]~output .bus_hold = "false";
defparam \ins[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \ins[7]~output (
	.i(\ins_mem|mem~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[7]~output .bus_hold = "false";
defparam \ins[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ins[8]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[8]~output .bus_hold = "false";
defparam \ins[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \ins[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[9]~output .bus_hold = "false";
defparam \ins[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \ins[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[10]~output .bus_hold = "false";
defparam \ins[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \ins[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[11]~output .bus_hold = "false";
defparam \ins[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \ins[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[12]~output .bus_hold = "false";
defparam \ins[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \ins[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[13]~output .bus_hold = "false";
defparam \ins[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \ins[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[14]~output .bus_hold = "false";
defparam \ins[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \ins[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[15]~output .bus_hold = "false";
defparam \ins[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \ins[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[16]~output .bus_hold = "false";
defparam \ins[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \ins[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[17]~output .bus_hold = "false";
defparam \ins[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \ins[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[18]~output .bus_hold = "false";
defparam \ins[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \ins[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[19]~output .bus_hold = "false";
defparam \ins[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \ins[20]~output (
	.i(\ins_mem|mem~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[20]~output .bus_hold = "false";
defparam \ins[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \ins[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[21]~output .bus_hold = "false";
defparam \ins[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \ins[22]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[22]~output .bus_hold = "false";
defparam \ins[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \ins[23]~output (
	.i(\ins_mem|mem~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[23]~output .bus_hold = "false";
defparam \ins[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \ins[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[24]~output .bus_hold = "false";
defparam \ins[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \ins[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[25]~output .bus_hold = "false";
defparam \ins[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \ins[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[26]~output .bus_hold = "false";
defparam \ins[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \ins[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[27]~output .bus_hold = "false";
defparam \ins[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ins[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[28]~output .bus_hold = "false";
defparam \ins[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \ins[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[29]~output .bus_hold = "false";
defparam \ins[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \ins[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[30]~output .bus_hold = "false";
defparam \ins[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \ins[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[31]~output .bus_hold = "false";
defparam \ins[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \write_reg_data[0]~output (
	.i(\alu|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[0]~output .bus_hold = "false";
defparam \write_reg_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \write_reg_data[1]~output (
	.i(\alu|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[1]~output .bus_hold = "false";
defparam \write_reg_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \write_reg_data[2]~output (
	.i(\alu|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[2]~output .bus_hold = "false";
defparam \write_reg_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \write_reg_data[3]~output (
	.i(\alu|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[3]~output .bus_hold = "false";
defparam \write_reg_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \write_reg_data[4]~output (
	.i(\alu|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[4]~output .bus_hold = "false";
defparam \write_reg_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \write_reg_data[5]~output (
	.i(\alu|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[5]~output .bus_hold = "false";
defparam \write_reg_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \write_reg_data[6]~output (
	.i(\alu|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[6]~output .bus_hold = "false";
defparam \write_reg_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \write_reg_data[7]~output (
	.i(\alu|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[7]~output .bus_hold = "false";
defparam \write_reg_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \write_reg_data[8]~output (
	.i(\alu|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[8]~output .bus_hold = "false";
defparam \write_reg_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \write_reg_data[9]~output (
	.i(\alu|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[9]~output .bus_hold = "false";
defparam \write_reg_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \write_reg_data[10]~output (
	.i(\alu|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[10]~output .bus_hold = "false";
defparam \write_reg_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \write_reg_data[11]~output (
	.i(\alu|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[11]~output .bus_hold = "false";
defparam \write_reg_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \write_reg_data[12]~output (
	.i(\alu|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[12]~output .bus_hold = "false";
defparam \write_reg_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \write_reg_data[13]~output (
	.i(\alu|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[13]~output .bus_hold = "false";
defparam \write_reg_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \write_reg_data[14]~output (
	.i(\alu|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[14]~output .bus_hold = "false";
defparam \write_reg_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \write_reg_data[15]~output (
	.i(\alu|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[15]~output .bus_hold = "false";
defparam \write_reg_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \write_reg_data[16]~output (
	.i(\alu|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[16]~output .bus_hold = "false";
defparam \write_reg_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \write_reg_data[17]~output (
	.i(\alu|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[17]~output .bus_hold = "false";
defparam \write_reg_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \write_reg_data[18]~output (
	.i(\alu|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[18]~output .bus_hold = "false";
defparam \write_reg_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \write_reg_data[19]~output (
	.i(\alu|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[19]~output .bus_hold = "false";
defparam \write_reg_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \write_reg_data[20]~output (
	.i(\alu|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[20]~output .bus_hold = "false";
defparam \write_reg_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \write_reg_data[21]~output (
	.i(\alu|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[21]~output .bus_hold = "false";
defparam \write_reg_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \write_reg_data[22]~output (
	.i(\alu|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[22]~output .bus_hold = "false";
defparam \write_reg_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \write_reg_data[23]~output (
	.i(\alu|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[23]~output .bus_hold = "false";
defparam \write_reg_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \write_reg_data[24]~output (
	.i(\alu|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[24]~output .bus_hold = "false";
defparam \write_reg_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \write_reg_data[25]~output (
	.i(\alu|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[25]~output .bus_hold = "false";
defparam \write_reg_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \write_reg_data[26]~output (
	.i(\alu|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[26]~output .bus_hold = "false";
defparam \write_reg_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \write_reg_data[27]~output (
	.i(\alu|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[27]~output .bus_hold = "false";
defparam \write_reg_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \write_reg_data[28]~output (
	.i(\alu|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[28]~output .bus_hold = "false";
defparam \write_reg_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \write_reg_data[29]~output (
	.i(\alu|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[29]~output .bus_hold = "false";
defparam \write_reg_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \write_reg_data[30]~output (
	.i(\alu|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[30]~output .bus_hold = "false";
defparam \write_reg_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \write_reg_data[31]~output (
	.i(\alu|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_reg_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_reg_data[31]~output .bus_hold = "false";
defparam \write_reg_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \alu_input_a[0]~output (
	.i(\ref_file|regs[0][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[0]~output .bus_hold = "false";
defparam \alu_input_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \alu_input_a[1]~output (
	.i(\ref_file|regs[0][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[1]~output .bus_hold = "false";
defparam \alu_input_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \alu_input_a[2]~output (
	.i(\ref_file|regs[0][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[2]~output .bus_hold = "false";
defparam \alu_input_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \alu_input_a[3]~output (
	.i(\ref_file|regs[0][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[3]~output .bus_hold = "false";
defparam \alu_input_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \alu_input_a[4]~output (
	.i(\ref_file|regs[0][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[4]~output .bus_hold = "false";
defparam \alu_input_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \alu_input_a[5]~output (
	.i(\ref_file|regs[0][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[5]~output .bus_hold = "false";
defparam \alu_input_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \alu_input_a[6]~output (
	.i(\ref_file|regs[0][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[6]~output .bus_hold = "false";
defparam \alu_input_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \alu_input_a[7]~output (
	.i(\ref_file|regs[0][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[7]~output .bus_hold = "false";
defparam \alu_input_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \alu_input_a[8]~output (
	.i(\ref_file|regs[0][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[8]~output .bus_hold = "false";
defparam \alu_input_a[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \alu_input_a[9]~output (
	.i(\ref_file|regs[0][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[9]~output .bus_hold = "false";
defparam \alu_input_a[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \alu_input_a[10]~output (
	.i(\ref_file|regs[0][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[10]~output .bus_hold = "false";
defparam \alu_input_a[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \alu_input_a[11]~output (
	.i(\ref_file|regs[0][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[11]~output .bus_hold = "false";
defparam \alu_input_a[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \alu_input_a[12]~output (
	.i(\ref_file|regs[0][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[12]~output .bus_hold = "false";
defparam \alu_input_a[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \alu_input_a[13]~output (
	.i(\ref_file|regs[0][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[13]~output .bus_hold = "false";
defparam \alu_input_a[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \alu_input_a[14]~output (
	.i(\ref_file|regs[0][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[14]~output .bus_hold = "false";
defparam \alu_input_a[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \alu_input_a[15]~output (
	.i(\ref_file|regs[0][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[15]~output .bus_hold = "false";
defparam \alu_input_a[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \alu_input_a[16]~output (
	.i(\ref_file|regs[0][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[16]~output .bus_hold = "false";
defparam \alu_input_a[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \alu_input_a[17]~output (
	.i(\ref_file|regs[0][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[17]~output .bus_hold = "false";
defparam \alu_input_a[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \alu_input_a[18]~output (
	.i(\ref_file|regs[0][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[18]~output .bus_hold = "false";
defparam \alu_input_a[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \alu_input_a[19]~output (
	.i(\ref_file|regs[0][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[19]~output .bus_hold = "false";
defparam \alu_input_a[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \alu_input_a[20]~output (
	.i(\ref_file|regs[0][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[20]~output .bus_hold = "false";
defparam \alu_input_a[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \alu_input_a[21]~output (
	.i(\ref_file|regs[0][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[21]~output .bus_hold = "false";
defparam \alu_input_a[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \alu_input_a[22]~output (
	.i(\ref_file|regs[0][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[22]~output .bus_hold = "false";
defparam \alu_input_a[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \alu_input_a[23]~output (
	.i(\ref_file|regs[0][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[23]~output .bus_hold = "false";
defparam \alu_input_a[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \alu_input_a[24]~output (
	.i(\ref_file|regs[0][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[24]~output .bus_hold = "false";
defparam \alu_input_a[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \alu_input_a[25]~output (
	.i(\ref_file|regs[0][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[25]~output .bus_hold = "false";
defparam \alu_input_a[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \alu_input_a[26]~output (
	.i(\ref_file|regs[0][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[26]~output .bus_hold = "false";
defparam \alu_input_a[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \alu_input_a[27]~output (
	.i(\ref_file|regs[0][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[27]~output .bus_hold = "false";
defparam \alu_input_a[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \alu_input_a[28]~output (
	.i(\ref_file|regs[0][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[28]~output .bus_hold = "false";
defparam \alu_input_a[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \alu_input_a[29]~output (
	.i(\ref_file|regs[0][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[29]~output .bus_hold = "false";
defparam \alu_input_a[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \alu_input_a[30]~output (
	.i(\ref_file|regs[0][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[30]~output .bus_hold = "false";
defparam \alu_input_a[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \alu_input_a[31]~output (
	.i(\ref_file|regs[0][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_a[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_a[31]~output .bus_hold = "false";
defparam \alu_input_a[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \alu_input_b[0]~output (
	.i(\ins_mem|mem~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[0]~output .bus_hold = "false";
defparam \alu_input_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \alu_input_b[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[1]~output .bus_hold = "false";
defparam \alu_input_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \alu_input_b[2]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[2]~output .bus_hold = "false";
defparam \alu_input_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \alu_input_b[3]~output (
	.i(\ins_mem|mem~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[3]~output .bus_hold = "false";
defparam \alu_input_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \alu_input_b[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[4]~output .bus_hold = "false";
defparam \alu_input_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \alu_input_b[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[5]~output .bus_hold = "false";
defparam \alu_input_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \alu_input_b[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[6]~output .bus_hold = "false";
defparam \alu_input_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \alu_input_b[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[7]~output .bus_hold = "false";
defparam \alu_input_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \alu_input_b[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[8]~output .bus_hold = "false";
defparam \alu_input_b[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \alu_input_b[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[9]~output .bus_hold = "false";
defparam \alu_input_b[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \alu_input_b[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[10]~output .bus_hold = "false";
defparam \alu_input_b[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \alu_input_b[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[11]~output .bus_hold = "false";
defparam \alu_input_b[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \alu_input_b[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[12]~output .bus_hold = "false";
defparam \alu_input_b[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \alu_input_b[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[13]~output .bus_hold = "false";
defparam \alu_input_b[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \alu_input_b[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[14]~output .bus_hold = "false";
defparam \alu_input_b[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \alu_input_b[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[15]~output .bus_hold = "false";
defparam \alu_input_b[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \alu_input_b[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[16]~output .bus_hold = "false";
defparam \alu_input_b[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \alu_input_b[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[17]~output .bus_hold = "false";
defparam \alu_input_b[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \alu_input_b[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[18]~output .bus_hold = "false";
defparam \alu_input_b[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \alu_input_b[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[19]~output .bus_hold = "false";
defparam \alu_input_b[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \alu_input_b[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[20]~output .bus_hold = "false";
defparam \alu_input_b[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \alu_input_b[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[21]~output .bus_hold = "false";
defparam \alu_input_b[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \alu_input_b[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[22]~output .bus_hold = "false";
defparam \alu_input_b[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \alu_input_b[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[23]~output .bus_hold = "false";
defparam \alu_input_b[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \alu_input_b[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[24]~output .bus_hold = "false";
defparam \alu_input_b[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \alu_input_b[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[25]~output .bus_hold = "false";
defparam \alu_input_b[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \alu_input_b[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[26]~output .bus_hold = "false";
defparam \alu_input_b[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \alu_input_b[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[27]~output .bus_hold = "false";
defparam \alu_input_b[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \alu_input_b[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[28]~output .bus_hold = "false";
defparam \alu_input_b[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \alu_input_b[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[29]~output .bus_hold = "false";
defparam \alu_input_b[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \alu_input_b[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[30]~output .bus_hold = "false";
defparam \alu_input_b[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \alu_input_b[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_input_b[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_input_b[31]~output .bus_hold = "false";
defparam \alu_input_b[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \imm[0]~output (
	.i(\ins_mem|mem~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[0]~output .bus_hold = "false";
defparam \imm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \imm[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[1]~output .bus_hold = "false";
defparam \imm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \imm[2]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[2]~output .bus_hold = "false";
defparam \imm[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \imm[3]~output (
	.i(\ins_mem|mem~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[3]~output .bus_hold = "false";
defparam \imm[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \imm[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[4]~output .bus_hold = "false";
defparam \imm[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \imm[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[5]~output .bus_hold = "false";
defparam \imm[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \imm[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[6]~output .bus_hold = "false";
defparam \imm[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \imm[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[7]~output .bus_hold = "false";
defparam \imm[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \imm[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[8]~output .bus_hold = "false";
defparam \imm[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \imm[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[9]~output .bus_hold = "false";
defparam \imm[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \imm[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[10]~output .bus_hold = "false";
defparam \imm[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \imm[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[11]~output .bus_hold = "false";
defparam \imm[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \imm[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[12]~output .bus_hold = "false";
defparam \imm[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \imm[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[13]~output .bus_hold = "false";
defparam \imm[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \imm[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[14]~output .bus_hold = "false";
defparam \imm[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \imm[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[15]~output .bus_hold = "false";
defparam \imm[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \imm[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[16]~output .bus_hold = "false";
defparam \imm[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \imm[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[17]~output .bus_hold = "false";
defparam \imm[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \imm[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[18]~output .bus_hold = "false";
defparam \imm[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \imm[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[19]~output .bus_hold = "false";
defparam \imm[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \imm[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[20]~output .bus_hold = "false";
defparam \imm[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \imm[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[21]~output .bus_hold = "false";
defparam \imm[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \imm[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[22]~output .bus_hold = "false";
defparam \imm[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \imm[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[23]~output .bus_hold = "false";
defparam \imm[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \imm[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[24]~output .bus_hold = "false";
defparam \imm[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \imm[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[25]~output .bus_hold = "false";
defparam \imm[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \imm[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[26]~output .bus_hold = "false";
defparam \imm[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \imm[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[27]~output .bus_hold = "false";
defparam \imm[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \imm[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[28]~output .bus_hold = "false";
defparam \imm[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \imm[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[29]~output .bus_hold = "false";
defparam \imm[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \imm[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[30]~output .bus_hold = "false";
defparam \imm[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \imm[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[31]~output .bus_hold = "false";
defparam \imm[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \alu_src~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_src~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_src~output .bus_hold = "false";
defparam \alu_src~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \opcode[0]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[0]~output .bus_hold = "false";
defparam \opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \opcode[1]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[1]~output .bus_hold = "false";
defparam \opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \opcode[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[2]~output .bus_hold = "false";
defparam \opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \opcode[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[3]~output .bus_hold = "false";
defparam \opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \opcode[4]~output (
	.i(\ins_mem|mem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[4]~output .bus_hold = "false";
defparam \opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \opcode[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[5]~output .bus_hold = "false";
defparam \opcode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \opcode[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[6]~output .bus_hold = "false";
defparam \opcode[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \testR[0]~output (
	.i(\ref_file|regs[3][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[0]~output .bus_hold = "false";
defparam \testR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \testR[1]~output (
	.i(\ref_file|regs[3][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[1]~output .bus_hold = "false";
defparam \testR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \testR[2]~output (
	.i(\ref_file|regs[3][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[2]~output .bus_hold = "false";
defparam \testR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \testR[3]~output (
	.i(\ref_file|regs[3][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[3]~output .bus_hold = "false";
defparam \testR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \testR[4]~output (
	.i(\ref_file|regs[3][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[4]~output .bus_hold = "false";
defparam \testR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \testR[5]~output (
	.i(\ref_file|regs[3][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[5]~output .bus_hold = "false";
defparam \testR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \testR[6]~output (
	.i(\ref_file|regs[3][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[6]~output .bus_hold = "false";
defparam \testR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \testR[7]~output (
	.i(\ref_file|regs[3][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[7]~output .bus_hold = "false";
defparam \testR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \testR[8]~output (
	.i(\ref_file|regs[3][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[8]~output .bus_hold = "false";
defparam \testR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \testR[9]~output (
	.i(\ref_file|regs[3][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[9]~output .bus_hold = "false";
defparam \testR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \testR[10]~output (
	.i(\ref_file|regs[3][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[10]~output .bus_hold = "false";
defparam \testR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \testR[11]~output (
	.i(\ref_file|regs[3][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[11]~output .bus_hold = "false";
defparam \testR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \testR[12]~output (
	.i(\ref_file|regs[3][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[12]~output .bus_hold = "false";
defparam \testR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \testR[13]~output (
	.i(\ref_file|regs[3][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[13]~output .bus_hold = "false";
defparam \testR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \testR[14]~output (
	.i(\ref_file|regs[3][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[14]~output .bus_hold = "false";
defparam \testR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \testR[15]~output (
	.i(\ref_file|regs[3][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[15]~output .bus_hold = "false";
defparam \testR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \testR[16]~output (
	.i(\ref_file|regs[3][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[16]~output .bus_hold = "false";
defparam \testR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \testR[17]~output (
	.i(\ref_file|regs[3][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[17]~output .bus_hold = "false";
defparam \testR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \testR[18]~output (
	.i(\ref_file|regs[3][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[18]~output .bus_hold = "false";
defparam \testR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \testR[19]~output (
	.i(\ref_file|regs[3][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[19]~output .bus_hold = "false";
defparam \testR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \testR[20]~output (
	.i(\ref_file|regs[3][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[20]~output .bus_hold = "false";
defparam \testR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \testR[21]~output (
	.i(\ref_file|regs[3][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[21]~output .bus_hold = "false";
defparam \testR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \testR[22]~output (
	.i(\ref_file|regs[3][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[22]~output .bus_hold = "false";
defparam \testR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \testR[23]~output (
	.i(\ref_file|regs[3][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[23]~output .bus_hold = "false";
defparam \testR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \testR[24]~output (
	.i(\ref_file|regs[3][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[24]~output .bus_hold = "false";
defparam \testR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \testR[25]~output (
	.i(\ref_file|regs[3][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[25]~output .bus_hold = "false";
defparam \testR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \testR[26]~output (
	.i(\ref_file|regs[3][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[26]~output .bus_hold = "false";
defparam \testR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \testR[27]~output (
	.i(\ref_file|regs[3][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[27]~output .bus_hold = "false";
defparam \testR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \testR[28]~output (
	.i(\ref_file|regs[3][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[28]~output .bus_hold = "false";
defparam \testR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \testR[29]~output (
	.i(\ref_file|regs[3][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[29]~output .bus_hold = "false";
defparam \testR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \testR[30]~output (
	.i(\ref_file|regs[3][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[30]~output .bus_hold = "false";
defparam \testR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \testR[31]~output (
	.i(\ref_file|regs[3][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \testR[31]~output .bus_hold = "false";
defparam \testR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \testM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[0]~output .bus_hold = "false";
defparam \testM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \testM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[1]~output .bus_hold = "false";
defparam \testM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \testM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[2]~output .bus_hold = "false";
defparam \testM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \testM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[3]~output .bus_hold = "false";
defparam \testM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \testM[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[4]~output .bus_hold = "false";
defparam \testM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \testM[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[5]~output .bus_hold = "false";
defparam \testM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \testM[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[6]~output .bus_hold = "false";
defparam \testM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \testM[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[7]~output .bus_hold = "false";
defparam \testM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \testM[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[8]~output .bus_hold = "false";
defparam \testM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \testM[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[9]~output .bus_hold = "false";
defparam \testM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \testM[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[10]~output .bus_hold = "false";
defparam \testM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \testM[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[11]~output .bus_hold = "false";
defparam \testM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \testM[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[12]~output .bus_hold = "false";
defparam \testM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \testM[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[13]~output .bus_hold = "false";
defparam \testM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \testM[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[14]~output .bus_hold = "false";
defparam \testM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \testM[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[15]~output .bus_hold = "false";
defparam \testM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \testM[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[16]~output .bus_hold = "false";
defparam \testM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \testM[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[17]~output .bus_hold = "false";
defparam \testM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \testM[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[18]~output .bus_hold = "false";
defparam \testM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \testM[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[19]~output .bus_hold = "false";
defparam \testM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \testM[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[20]~output .bus_hold = "false";
defparam \testM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \testM[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[21]~output .bus_hold = "false";
defparam \testM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \testM[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[22]~output .bus_hold = "false";
defparam \testM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \testM[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[23]~output .bus_hold = "false";
defparam \testM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \testM[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[24]~output .bus_hold = "false";
defparam \testM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \testM[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[25]~output .bus_hold = "false";
defparam \testM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \testM[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[26]~output .bus_hold = "false";
defparam \testM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \testM[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[27]~output .bus_hold = "false";
defparam \testM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \testM[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[28]~output .bus_hold = "false";
defparam \testM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \testM[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[29]~output .bus_hold = "false";
defparam \testM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \testM[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[30]~output .bus_hold = "false";
defparam \testM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \testM[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \testM[31]~output .bus_hold = "false";
defparam \testM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \alu_cnt[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_cnt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_cnt[0]~output .bus_hold = "false";
defparam \alu_cnt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \alu_cnt[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_cnt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_cnt[1]~output .bus_hold = "false";
defparam \alu_cnt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \alu_cnt[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_cnt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_cnt[2]~output .bus_hold = "false";
defparam \alu_cnt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \alu_cnt[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_cnt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_cnt[3]~output .bus_hold = "false";
defparam \alu_cnt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \alu_control_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control_in[0]~output .bus_hold = "false";
defparam \alu_control_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \alu_control_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control_in[1]~output .bus_hold = "false";
defparam \alu_control_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \alu_control_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control_in[2]~output .bus_hold = "false";
defparam \alu_control_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \alu_control_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control_in[3]~output .bus_hold = "false";
defparam \alu_control_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \alu_control_in[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control_in[4]~output .bus_hold = "false";
defparam \alu_control_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \alu_control_in[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control_in[5]~output .bus_hold = "false";
defparam \alu_control_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N2
cycloneive_lcell_comb \pc_unit|Add1~0 (
// Equation(s):
// \pc_unit|Add1~0_combout  = \pc_unit|pc [2] $ (VCC)
// \pc_unit|Add1~1  = CARRY(\pc_unit|pc [2])

	.dataa(\pc_unit|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc_unit|Add1~0_combout ),
	.cout(\pc_unit|Add1~1 ));
// synopsys translate_off
defparam \pc_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \pc_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N4
cycloneive_lcell_comb \pc_unit|pc[2]~feeder (
// Equation(s):
// \pc_unit|pc[2]~feeder_combout  = \pc_unit|Add1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_unit|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_unit|pc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc_unit|pc[2]~feeder .lut_mask = 16'hF0F0;
defparam \pc_unit|pc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N5
dffeas \pc_unit|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|pc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[2] .is_wysiwyg = "true";
defparam \pc_unit|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N4
cycloneive_lcell_comb \pc_unit|Add1~2 (
// Equation(s):
// \pc_unit|Add1~2_combout  = (\pc_unit|pc [3] & (!\pc_unit|Add1~1 )) # (!\pc_unit|pc [3] & ((\pc_unit|Add1~1 ) # (GND)))
// \pc_unit|Add1~3  = CARRY((!\pc_unit|Add1~1 ) # (!\pc_unit|pc [3]))

	.dataa(\pc_unit|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~1 ),
	.combout(\pc_unit|Add1~2_combout ),
	.cout(\pc_unit|Add1~3 ));
// synopsys translate_off
defparam \pc_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \pc_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N5
dffeas \pc_unit|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[3] .is_wysiwyg = "true";
defparam \pc_unit|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N6
cycloneive_lcell_comb \pc_unit|Add1~4 (
// Equation(s):
// \pc_unit|Add1~4_combout  = (\pc_unit|pc [4] & (\pc_unit|Add1~3  $ (GND))) # (!\pc_unit|pc [4] & (!\pc_unit|Add1~3  & VCC))
// \pc_unit|Add1~5  = CARRY((\pc_unit|pc [4] & !\pc_unit|Add1~3 ))

	.dataa(\pc_unit|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~3 ),
	.combout(\pc_unit|Add1~4_combout ),
	.cout(\pc_unit|Add1~5 ));
// synopsys translate_off
defparam \pc_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N7
dffeas \pc_unit|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[4] .is_wysiwyg = "true";
defparam \pc_unit|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N8
cycloneive_lcell_comb \pc_unit|Add1~6 (
// Equation(s):
// \pc_unit|Add1~6_combout  = (\pc_unit|pc [5] & (!\pc_unit|Add1~5 )) # (!\pc_unit|pc [5] & ((\pc_unit|Add1~5 ) # (GND)))
// \pc_unit|Add1~7  = CARRY((!\pc_unit|Add1~5 ) # (!\pc_unit|pc [5]))

	.dataa(\pc_unit|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~5 ),
	.combout(\pc_unit|Add1~6_combout ),
	.cout(\pc_unit|Add1~7 ));
// synopsys translate_off
defparam \pc_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \pc_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N9
dffeas \pc_unit|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[5] .is_wysiwyg = "true";
defparam \pc_unit|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N10
cycloneive_lcell_comb \pc_unit|Add1~8 (
// Equation(s):
// \pc_unit|Add1~8_combout  = (\pc_unit|pc [6] & (\pc_unit|Add1~7  $ (GND))) # (!\pc_unit|pc [6] & (!\pc_unit|Add1~7  & VCC))
// \pc_unit|Add1~9  = CARRY((\pc_unit|pc [6] & !\pc_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\pc_unit|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~7 ),
	.combout(\pc_unit|Add1~8_combout ),
	.cout(\pc_unit|Add1~9 ));
// synopsys translate_off
defparam \pc_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \pc_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N1
dffeas \pc_unit|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc_unit|Add1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[6] .is_wysiwyg = "true";
defparam \pc_unit|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N12
cycloneive_lcell_comb \pc_unit|Add1~10 (
// Equation(s):
// \pc_unit|Add1~10_combout  = (\pc_unit|pc [7] & (!\pc_unit|Add1~9 )) # (!\pc_unit|pc [7] & ((\pc_unit|Add1~9 ) # (GND)))
// \pc_unit|Add1~11  = CARRY((!\pc_unit|Add1~9 ) # (!\pc_unit|pc [7]))

	.dataa(\pc_unit|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~9 ),
	.combout(\pc_unit|Add1~10_combout ),
	.cout(\pc_unit|Add1~11 ));
// synopsys translate_off
defparam \pc_unit|Add1~10 .lut_mask = 16'h5A5F;
defparam \pc_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N13
dffeas \pc_unit|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[7] .is_wysiwyg = "true";
defparam \pc_unit|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N14
cycloneive_lcell_comb \pc_unit|Add1~12 (
// Equation(s):
// \pc_unit|Add1~12_combout  = (\pc_unit|pc [8] & (\pc_unit|Add1~11  $ (GND))) # (!\pc_unit|pc [8] & (!\pc_unit|Add1~11  & VCC))
// \pc_unit|Add1~13  = CARRY((\pc_unit|pc [8] & !\pc_unit|Add1~11 ))

	.dataa(gnd),
	.datab(\pc_unit|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~11 ),
	.combout(\pc_unit|Add1~12_combout ),
	.cout(\pc_unit|Add1~13 ));
// synopsys translate_off
defparam \pc_unit|Add1~12 .lut_mask = 16'hC30C;
defparam \pc_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N15
dffeas \pc_unit|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[8] .is_wysiwyg = "true";
defparam \pc_unit|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N16
cycloneive_lcell_comb \pc_unit|Add1~14 (
// Equation(s):
// \pc_unit|Add1~14_combout  = (\pc_unit|pc [9] & (!\pc_unit|Add1~13 )) # (!\pc_unit|pc [9] & ((\pc_unit|Add1~13 ) # (GND)))
// \pc_unit|Add1~15  = CARRY((!\pc_unit|Add1~13 ) # (!\pc_unit|pc [9]))

	.dataa(gnd),
	.datab(\pc_unit|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~13 ),
	.combout(\pc_unit|Add1~14_combout ),
	.cout(\pc_unit|Add1~15 ));
// synopsys translate_off
defparam \pc_unit|Add1~14 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N17
dffeas \pc_unit|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[9] .is_wysiwyg = "true";
defparam \pc_unit|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N18
cycloneive_lcell_comb \pc_unit|Add1~16 (
// Equation(s):
// \pc_unit|Add1~16_combout  = (\pc_unit|pc [10] & (\pc_unit|Add1~15  $ (GND))) # (!\pc_unit|pc [10] & (!\pc_unit|Add1~15  & VCC))
// \pc_unit|Add1~17  = CARRY((\pc_unit|pc [10] & !\pc_unit|Add1~15 ))

	.dataa(gnd),
	.datab(\pc_unit|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~15 ),
	.combout(\pc_unit|Add1~16_combout ),
	.cout(\pc_unit|Add1~17 ));
// synopsys translate_off
defparam \pc_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \pc_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N19
dffeas \pc_unit|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[10] .is_wysiwyg = "true";
defparam \pc_unit|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N20
cycloneive_lcell_comb \pc_unit|Add1~18 (
// Equation(s):
// \pc_unit|Add1~18_combout  = (\pc_unit|pc [11] & (!\pc_unit|Add1~17 )) # (!\pc_unit|pc [11] & ((\pc_unit|Add1~17 ) # (GND)))
// \pc_unit|Add1~19  = CARRY((!\pc_unit|Add1~17 ) # (!\pc_unit|pc [11]))

	.dataa(gnd),
	.datab(\pc_unit|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~17 ),
	.combout(\pc_unit|Add1~18_combout ),
	.cout(\pc_unit|Add1~19 ));
// synopsys translate_off
defparam \pc_unit|Add1~18 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N21
dffeas \pc_unit|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[11] .is_wysiwyg = "true";
defparam \pc_unit|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N22
cycloneive_lcell_comb \pc_unit|Add1~20 (
// Equation(s):
// \pc_unit|Add1~20_combout  = (\pc_unit|pc [12] & (\pc_unit|Add1~19  $ (GND))) # (!\pc_unit|pc [12] & (!\pc_unit|Add1~19  & VCC))
// \pc_unit|Add1~21  = CARRY((\pc_unit|pc [12] & !\pc_unit|Add1~19 ))

	.dataa(\pc_unit|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~19 ),
	.combout(\pc_unit|Add1~20_combout ),
	.cout(\pc_unit|Add1~21 ));
// synopsys translate_off
defparam \pc_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N23
dffeas \pc_unit|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[12] .is_wysiwyg = "true";
defparam \pc_unit|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N24
cycloneive_lcell_comb \pc_unit|Add1~22 (
// Equation(s):
// \pc_unit|Add1~22_combout  = (\pc_unit|pc [13] & (!\pc_unit|Add1~21 )) # (!\pc_unit|pc [13] & ((\pc_unit|Add1~21 ) # (GND)))
// \pc_unit|Add1~23  = CARRY((!\pc_unit|Add1~21 ) # (!\pc_unit|pc [13]))

	.dataa(gnd),
	.datab(\pc_unit|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~21 ),
	.combout(\pc_unit|Add1~22_combout ),
	.cout(\pc_unit|Add1~23 ));
// synopsys translate_off
defparam \pc_unit|Add1~22 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N25
dffeas \pc_unit|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[13] .is_wysiwyg = "true";
defparam \pc_unit|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N26
cycloneive_lcell_comb \pc_unit|Add1~24 (
// Equation(s):
// \pc_unit|Add1~24_combout  = (\pc_unit|pc [14] & (\pc_unit|Add1~23  $ (GND))) # (!\pc_unit|pc [14] & (!\pc_unit|Add1~23  & VCC))
// \pc_unit|Add1~25  = CARRY((\pc_unit|pc [14] & !\pc_unit|Add1~23 ))

	.dataa(\pc_unit|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~23 ),
	.combout(\pc_unit|Add1~24_combout ),
	.cout(\pc_unit|Add1~25 ));
// synopsys translate_off
defparam \pc_unit|Add1~24 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N27
dffeas \pc_unit|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[14] .is_wysiwyg = "true";
defparam \pc_unit|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N28
cycloneive_lcell_comb \pc_unit|Add1~26 (
// Equation(s):
// \pc_unit|Add1~26_combout  = (\pc_unit|pc [15] & (!\pc_unit|Add1~25 )) # (!\pc_unit|pc [15] & ((\pc_unit|Add1~25 ) # (GND)))
// \pc_unit|Add1~27  = CARRY((!\pc_unit|Add1~25 ) # (!\pc_unit|pc [15]))

	.dataa(gnd),
	.datab(\pc_unit|pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~25 ),
	.combout(\pc_unit|Add1~26_combout ),
	.cout(\pc_unit|Add1~27 ));
// synopsys translate_off
defparam \pc_unit|Add1~26 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N29
dffeas \pc_unit|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[15] .is_wysiwyg = "true";
defparam \pc_unit|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N30
cycloneive_lcell_comb \pc_unit|Add1~28 (
// Equation(s):
// \pc_unit|Add1~28_combout  = (\pc_unit|pc [16] & (\pc_unit|Add1~27  $ (GND))) # (!\pc_unit|pc [16] & (!\pc_unit|Add1~27  & VCC))
// \pc_unit|Add1~29  = CARRY((\pc_unit|pc [16] & !\pc_unit|Add1~27 ))

	.dataa(\pc_unit|pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~27 ),
	.combout(\pc_unit|Add1~28_combout ),
	.cout(\pc_unit|Add1~29 ));
// synopsys translate_off
defparam \pc_unit|Add1~28 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y72_N31
dffeas \pc_unit|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[16] .is_wysiwyg = "true";
defparam \pc_unit|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N0
cycloneive_lcell_comb \pc_unit|Add1~30 (
// Equation(s):
// \pc_unit|Add1~30_combout  = (\pc_unit|pc [17] & (!\pc_unit|Add1~29 )) # (!\pc_unit|pc [17] & ((\pc_unit|Add1~29 ) # (GND)))
// \pc_unit|Add1~31  = CARRY((!\pc_unit|Add1~29 ) # (!\pc_unit|pc [17]))

	.dataa(gnd),
	.datab(\pc_unit|pc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~29 ),
	.combout(\pc_unit|Add1~30_combout ),
	.cout(\pc_unit|Add1~31 ));
// synopsys translate_off
defparam \pc_unit|Add1~30 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N1
dffeas \pc_unit|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[17] .is_wysiwyg = "true";
defparam \pc_unit|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N2
cycloneive_lcell_comb \pc_unit|Add1~32 (
// Equation(s):
// \pc_unit|Add1~32_combout  = (\pc_unit|pc [18] & (\pc_unit|Add1~31  $ (GND))) # (!\pc_unit|pc [18] & (!\pc_unit|Add1~31  & VCC))
// \pc_unit|Add1~33  = CARRY((\pc_unit|pc [18] & !\pc_unit|Add1~31 ))

	.dataa(gnd),
	.datab(\pc_unit|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~31 ),
	.combout(\pc_unit|Add1~32_combout ),
	.cout(\pc_unit|Add1~33 ));
// synopsys translate_off
defparam \pc_unit|Add1~32 .lut_mask = 16'hC30C;
defparam \pc_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N3
dffeas \pc_unit|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[18] .is_wysiwyg = "true";
defparam \pc_unit|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N4
cycloneive_lcell_comb \pc_unit|Add1~34 (
// Equation(s):
// \pc_unit|Add1~34_combout  = (\pc_unit|pc [19] & (!\pc_unit|Add1~33 )) # (!\pc_unit|pc [19] & ((\pc_unit|Add1~33 ) # (GND)))
// \pc_unit|Add1~35  = CARRY((!\pc_unit|Add1~33 ) # (!\pc_unit|pc [19]))

	.dataa(gnd),
	.datab(\pc_unit|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~33 ),
	.combout(\pc_unit|Add1~34_combout ),
	.cout(\pc_unit|Add1~35 ));
// synopsys translate_off
defparam \pc_unit|Add1~34 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N5
dffeas \pc_unit|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[19] .is_wysiwyg = "true";
defparam \pc_unit|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N6
cycloneive_lcell_comb \pc_unit|Add1~36 (
// Equation(s):
// \pc_unit|Add1~36_combout  = (\pc_unit|pc [20] & (\pc_unit|Add1~35  $ (GND))) # (!\pc_unit|pc [20] & (!\pc_unit|Add1~35  & VCC))
// \pc_unit|Add1~37  = CARRY((\pc_unit|pc [20] & !\pc_unit|Add1~35 ))

	.dataa(\pc_unit|pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~35 ),
	.combout(\pc_unit|Add1~36_combout ),
	.cout(\pc_unit|Add1~37 ));
// synopsys translate_off
defparam \pc_unit|Add1~36 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N7
dffeas \pc_unit|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[20] .is_wysiwyg = "true";
defparam \pc_unit|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N8
cycloneive_lcell_comb \pc_unit|Add1~38 (
// Equation(s):
// \pc_unit|Add1~38_combout  = (\pc_unit|pc [21] & (!\pc_unit|Add1~37 )) # (!\pc_unit|pc [21] & ((\pc_unit|Add1~37 ) # (GND)))
// \pc_unit|Add1~39  = CARRY((!\pc_unit|Add1~37 ) # (!\pc_unit|pc [21]))

	.dataa(gnd),
	.datab(\pc_unit|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~37 ),
	.combout(\pc_unit|Add1~38_combout ),
	.cout(\pc_unit|Add1~39 ));
// synopsys translate_off
defparam \pc_unit|Add1~38 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N9
dffeas \pc_unit|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[21] .is_wysiwyg = "true";
defparam \pc_unit|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N10
cycloneive_lcell_comb \pc_unit|Add1~40 (
// Equation(s):
// \pc_unit|Add1~40_combout  = (\pc_unit|pc [22] & (\pc_unit|Add1~39  $ (GND))) # (!\pc_unit|pc [22] & (!\pc_unit|Add1~39  & VCC))
// \pc_unit|Add1~41  = CARRY((\pc_unit|pc [22] & !\pc_unit|Add1~39 ))

	.dataa(\pc_unit|pc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~39 ),
	.combout(\pc_unit|Add1~40_combout ),
	.cout(\pc_unit|Add1~41 ));
// synopsys translate_off
defparam \pc_unit|Add1~40 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N11
dffeas \pc_unit|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[22] .is_wysiwyg = "true";
defparam \pc_unit|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N12
cycloneive_lcell_comb \pc_unit|Add1~42 (
// Equation(s):
// \pc_unit|Add1~42_combout  = (\pc_unit|pc [23] & (!\pc_unit|Add1~41 )) # (!\pc_unit|pc [23] & ((\pc_unit|Add1~41 ) # (GND)))
// \pc_unit|Add1~43  = CARRY((!\pc_unit|Add1~41 ) # (!\pc_unit|pc [23]))

	.dataa(\pc_unit|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~41 ),
	.combout(\pc_unit|Add1~42_combout ),
	.cout(\pc_unit|Add1~43 ));
// synopsys translate_off
defparam \pc_unit|Add1~42 .lut_mask = 16'h5A5F;
defparam \pc_unit|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N13
dffeas \pc_unit|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[23] .is_wysiwyg = "true";
defparam \pc_unit|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N14
cycloneive_lcell_comb \pc_unit|Add1~44 (
// Equation(s):
// \pc_unit|Add1~44_combout  = (\pc_unit|pc [24] & (\pc_unit|Add1~43  $ (GND))) # (!\pc_unit|pc [24] & (!\pc_unit|Add1~43  & VCC))
// \pc_unit|Add1~45  = CARRY((\pc_unit|pc [24] & !\pc_unit|Add1~43 ))

	.dataa(gnd),
	.datab(\pc_unit|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~43 ),
	.combout(\pc_unit|Add1~44_combout ),
	.cout(\pc_unit|Add1~45 ));
// synopsys translate_off
defparam \pc_unit|Add1~44 .lut_mask = 16'hC30C;
defparam \pc_unit|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N15
dffeas \pc_unit|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[24] .is_wysiwyg = "true";
defparam \pc_unit|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N16
cycloneive_lcell_comb \pc_unit|Add1~46 (
// Equation(s):
// \pc_unit|Add1~46_combout  = (\pc_unit|pc [25] & (!\pc_unit|Add1~45 )) # (!\pc_unit|pc [25] & ((\pc_unit|Add1~45 ) # (GND)))
// \pc_unit|Add1~47  = CARRY((!\pc_unit|Add1~45 ) # (!\pc_unit|pc [25]))

	.dataa(gnd),
	.datab(\pc_unit|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~45 ),
	.combout(\pc_unit|Add1~46_combout ),
	.cout(\pc_unit|Add1~47 ));
// synopsys translate_off
defparam \pc_unit|Add1~46 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N17
dffeas \pc_unit|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[25] .is_wysiwyg = "true";
defparam \pc_unit|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N18
cycloneive_lcell_comb \pc_unit|Add1~48 (
// Equation(s):
// \pc_unit|Add1~48_combout  = (\pc_unit|pc [26] & (\pc_unit|Add1~47  $ (GND))) # (!\pc_unit|pc [26] & (!\pc_unit|Add1~47  & VCC))
// \pc_unit|Add1~49  = CARRY((\pc_unit|pc [26] & !\pc_unit|Add1~47 ))

	.dataa(gnd),
	.datab(\pc_unit|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~47 ),
	.combout(\pc_unit|Add1~48_combout ),
	.cout(\pc_unit|Add1~49 ));
// synopsys translate_off
defparam \pc_unit|Add1~48 .lut_mask = 16'hC30C;
defparam \pc_unit|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N19
dffeas \pc_unit|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[26] .is_wysiwyg = "true";
defparam \pc_unit|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N20
cycloneive_lcell_comb \pc_unit|Add1~50 (
// Equation(s):
// \pc_unit|Add1~50_combout  = (\pc_unit|pc [27] & (!\pc_unit|Add1~49 )) # (!\pc_unit|pc [27] & ((\pc_unit|Add1~49 ) # (GND)))
// \pc_unit|Add1~51  = CARRY((!\pc_unit|Add1~49 ) # (!\pc_unit|pc [27]))

	.dataa(gnd),
	.datab(\pc_unit|pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~49 ),
	.combout(\pc_unit|Add1~50_combout ),
	.cout(\pc_unit|Add1~51 ));
// synopsys translate_off
defparam \pc_unit|Add1~50 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N21
dffeas \pc_unit|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[27] .is_wysiwyg = "true";
defparam \pc_unit|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N22
cycloneive_lcell_comb \pc_unit|Add1~52 (
// Equation(s):
// \pc_unit|Add1~52_combout  = (\pc_unit|pc [28] & (\pc_unit|Add1~51  $ (GND))) # (!\pc_unit|pc [28] & (!\pc_unit|Add1~51  & VCC))
// \pc_unit|Add1~53  = CARRY((\pc_unit|pc [28] & !\pc_unit|Add1~51 ))

	.dataa(\pc_unit|pc [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~51 ),
	.combout(\pc_unit|Add1~52_combout ),
	.cout(\pc_unit|Add1~53 ));
// synopsys translate_off
defparam \pc_unit|Add1~52 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N23
dffeas \pc_unit|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[28] .is_wysiwyg = "true";
defparam \pc_unit|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N24
cycloneive_lcell_comb \pc_unit|Add1~54 (
// Equation(s):
// \pc_unit|Add1~54_combout  = (\pc_unit|pc [29] & (!\pc_unit|Add1~53 )) # (!\pc_unit|pc [29] & ((\pc_unit|Add1~53 ) # (GND)))
// \pc_unit|Add1~55  = CARRY((!\pc_unit|Add1~53 ) # (!\pc_unit|pc [29]))

	.dataa(gnd),
	.datab(\pc_unit|pc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~53 ),
	.combout(\pc_unit|Add1~54_combout ),
	.cout(\pc_unit|Add1~55 ));
// synopsys translate_off
defparam \pc_unit|Add1~54 .lut_mask = 16'h3C3F;
defparam \pc_unit|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N25
dffeas \pc_unit|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[29] .is_wysiwyg = "true";
defparam \pc_unit|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N26
cycloneive_lcell_comb \pc_unit|Add1~56 (
// Equation(s):
// \pc_unit|Add1~56_combout  = (\pc_unit|pc [30] & (\pc_unit|Add1~55  $ (GND))) # (!\pc_unit|pc [30] & (!\pc_unit|Add1~55  & VCC))
// \pc_unit|Add1~57  = CARRY((\pc_unit|pc [30] & !\pc_unit|Add1~55 ))

	.dataa(\pc_unit|pc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_unit|Add1~55 ),
	.combout(\pc_unit|Add1~56_combout ),
	.cout(\pc_unit|Add1~57 ));
// synopsys translate_off
defparam \pc_unit|Add1~56 .lut_mask = 16'hA50A;
defparam \pc_unit|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N27
dffeas \pc_unit|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[30] .is_wysiwyg = "true";
defparam \pc_unit|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y71_N28
cycloneive_lcell_comb \pc_unit|Add1~58 (
// Equation(s):
// \pc_unit|Add1~58_combout  = \pc_unit|Add1~57  $ (\pc_unit|pc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc_unit|pc [31]),
	.cin(\pc_unit|Add1~57 ),
	.combout(\pc_unit|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \pc_unit|Add1~58 .lut_mask = 16'h0FF0;
defparam \pc_unit|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y71_N29
dffeas \pc_unit|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_unit|Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_unit|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_unit|pc[31] .is_wysiwyg = "true";
defparam \pc_unit|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y72_N0
cycloneive_lcell_comb \ins_mem|mem~0 (
// Equation(s):
// \ins_mem|mem~0_combout  = (!\pc_unit|pc [4] & (!\pc_unit|pc [3] & (!\pc_unit|pc [6] & !\pc_unit|pc [5])))

	.dataa(\pc_unit|pc [4]),
	.datab(\pc_unit|pc [3]),
	.datac(\pc_unit|pc [6]),
	.datad(\pc_unit|pc [5]),
	.cin(gnd),
	.combout(\ins_mem|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \ins_mem|mem~0 .lut_mask = 16'h0001;
defparam \ins_mem|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N18
cycloneive_lcell_comb \ins_mem|mem~1 (
// Equation(s):
// \ins_mem|mem~1_combout  = (\ins_mem|mem~0_combout  & \pc_unit|pc [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ins_mem|mem~0_combout ),
	.datad(\pc_unit|pc [2]),
	.cin(gnd),
	.combout(\ins_mem|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \ins_mem|mem~1 .lut_mask = 16'hF000;
defparam \ins_mem|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N16
cycloneive_lcell_comb \ins_mem|mem~2 (
// Equation(s):
// \ins_mem|mem~2_combout  = (\ins_mem|mem~0_combout  & !\pc_unit|pc [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ins_mem|mem~0_combout ),
	.datad(\pc_unit|pc [2]),
	.cin(gnd),
	.combout(\ins_mem|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \ins_mem|mem~2 .lut_mask = 16'h00F0;
defparam \ins_mem|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N6
cycloneive_lcell_comb \ref_file|regs[0][0]~0 (
// Equation(s):
// \ref_file|regs[0][0]~0_combout  = (\pc_unit|pc [2] & ((\pc_unit|pc [4]) # (\pc_unit|pc [3])))

	.dataa(\pc_unit|pc [4]),
	.datab(\pc_unit|pc [3]),
	.datac(gnd),
	.datad(\pc_unit|pc [2]),
	.cin(gnd),
	.combout(\ref_file|regs[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][0]~0 .lut_mask = 16'hEE00;
defparam \ref_file|regs[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N30
cycloneive_lcell_comb \ref_file|regs[0][0]~1 (
// Equation(s):
// \ref_file|regs[0][0]~1_combout  = (\ins_mem|mem~0_combout  & ((\pc_unit|pc [6]) # (\ref_file|regs[0][0]~0_combout )))

	.dataa(\pc_unit|pc [6]),
	.datab(\ref_file|regs[0][0]~0_combout ),
	.datac(gnd),
	.datad(\ins_mem|mem~0_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][0]~1 .lut_mask = 16'hEE00;
defparam \ref_file|regs[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y72_N1
dffeas \ref_file|regs[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][0] .is_wysiwyg = "true";
defparam \ref_file|regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\ins_mem|mem~2_combout  & (\ref_file|regs[0][0]~q  $ (VCC))) # (!\ins_mem|mem~2_combout  & (\ref_file|regs[0][0]~q  & VCC))
// \alu|Add0~1  = CARRY((\ins_mem|mem~2_combout  & \ref_file|regs[0][0]~q ))

	.dataa(\ins_mem|mem~2_combout ),
	.datab(\ref_file|regs[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y72_N3
dffeas \ref_file|regs[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][1] .is_wysiwyg = "true";
defparam \ref_file|regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\ref_file|regs[0][1]~q  & (!\alu|Add0~1 )) # (!\ref_file|regs[0][1]~q  & ((\alu|Add0~1 ) # (GND)))
// \alu|Add0~3  = CARRY((!\alu|Add0~1 ) # (!\ref_file|regs[0][1]~q ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h3C3F;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y72_N5
dffeas \ref_file|regs[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][2] .is_wysiwyg = "true";
defparam \ref_file|regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\ref_file|regs[0][2]~q  $ (\ins_mem|mem~0_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\ref_file|regs[0][2]~q  & ((\ins_mem|mem~0_combout ) # (!\alu|Add0~3 ))) # (!\ref_file|regs[0][2]~q  & (\ins_mem|mem~0_combout  & !\alu|Add0~3 )))

	.dataa(\ref_file|regs[0][2]~q ),
	.datab(\ins_mem|mem~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y72_N7
dffeas \ref_file|regs[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][3] .is_wysiwyg = "true";
defparam \ref_file|regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\ref_file|regs[0][3]~q  & ((\ins_mem|mem~1_combout  & (\alu|Add0~5  & VCC)) # (!\ins_mem|mem~1_combout  & (!\alu|Add0~5 )))) # (!\ref_file|regs[0][3]~q  & ((\ins_mem|mem~1_combout  & (!\alu|Add0~5 )) # (!\ins_mem|mem~1_combout  & 
// ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\ref_file|regs[0][3]~q  & (!\ins_mem|mem~1_combout  & !\alu|Add0~5 )) # (!\ref_file|regs[0][3]~q  & ((!\alu|Add0~5 ) # (!\ins_mem|mem~1_combout ))))

	.dataa(\ref_file|regs[0][3]~q ),
	.datab(\ins_mem|mem~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y72_N9
dffeas \ref_file|regs[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][4] .is_wysiwyg = "true";
defparam \ref_file|regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = (\ref_file|regs[0][4]~q  & (\alu|Add0~7  $ (GND))) # (!\ref_file|regs[0][4]~q  & (!\alu|Add0~7  & VCC))
// \alu|Add0~9  = CARRY((\ref_file|regs[0][4]~q  & !\alu|Add0~7 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'hC30C;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N14
cycloneive_lcell_comb \ref_file|regs[0][5]~feeder (
// Equation(s):
// \ref_file|regs[0][5]~feeder_combout  = \alu|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][5]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N15
dffeas \ref_file|regs[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][5] .is_wysiwyg = "true";
defparam \ref_file|regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\ref_file|regs[0][5]~q  & (!\alu|Add0~9 )) # (!\ref_file|regs[0][5]~q  & ((\alu|Add0~9 ) # (GND)))
// \alu|Add0~11  = CARRY((!\alu|Add0~9 ) # (!\ref_file|regs[0][5]~q ))

	.dataa(\ref_file|regs[0][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h5A5F;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N28
cycloneive_lcell_comb \ref_file|regs[0][6]~feeder (
// Equation(s):
// \ref_file|regs[0][6]~feeder_combout  = \alu|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][6]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N29
dffeas \ref_file|regs[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][6] .is_wysiwyg = "true";
defparam \ref_file|regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = (\ref_file|regs[0][6]~q  & (\alu|Add0~11  $ (GND))) # (!\ref_file|regs[0][6]~q  & (!\alu|Add0~11  & VCC))
// \alu|Add0~13  = CARRY((\ref_file|regs[0][6]~q  & !\alu|Add0~11 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'hC30C;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N26
cycloneive_lcell_comb \ref_file|regs[0][7]~feeder (
// Equation(s):
// \ref_file|regs[0][7]~feeder_combout  = \alu|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][7]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N27
dffeas \ref_file|regs[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][7] .is_wysiwyg = "true";
defparam \ref_file|regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\ref_file|regs[0][7]~q  & (!\alu|Add0~13 )) # (!\ref_file|regs[0][7]~q  & ((\alu|Add0~13 ) # (GND)))
// \alu|Add0~15  = CARRY((!\alu|Add0~13 ) # (!\ref_file|regs[0][7]~q ))

	.dataa(\ref_file|regs[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h5A5F;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N24
cycloneive_lcell_comb \ref_file|regs[0][8]~feeder (
// Equation(s):
// \ref_file|regs[0][8]~feeder_combout  = \alu|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][8]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N25
dffeas \ref_file|regs[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][8] .is_wysiwyg = "true";
defparam \ref_file|regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = (\ref_file|regs[0][8]~q  & (\alu|Add0~15  $ (GND))) # (!\ref_file|regs[0][8]~q  & (!\alu|Add0~15  & VCC))
// \alu|Add0~17  = CARRY((\ref_file|regs[0][8]~q  & !\alu|Add0~15 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'hC30C;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N2
cycloneive_lcell_comb \ref_file|regs[0][9]~feeder (
// Equation(s):
// \ref_file|regs[0][9]~feeder_combout  = \alu|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][9]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N3
dffeas \ref_file|regs[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][9] .is_wysiwyg = "true";
defparam \ref_file|regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\ref_file|regs[0][9]~q  & (!\alu|Add0~17 )) # (!\ref_file|regs[0][9]~q  & ((\alu|Add0~17 ) # (GND)))
// \alu|Add0~19  = CARRY((!\alu|Add0~17 ) # (!\ref_file|regs[0][9]~q ))

	.dataa(\ref_file|regs[0][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h5A5F;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N20
cycloneive_lcell_comb \ref_file|regs[0][10]~feeder (
// Equation(s):
// \ref_file|regs[0][10]~feeder_combout  = \alu|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][10]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N21
dffeas \ref_file|regs[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][10] .is_wysiwyg = "true";
defparam \ref_file|regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = (\ref_file|regs[0][10]~q  & (\alu|Add0~19  $ (GND))) # (!\ref_file|regs[0][10]~q  & (!\alu|Add0~19  & VCC))
// \alu|Add0~21  = CARRY((\ref_file|regs[0][10]~q  & !\alu|Add0~19 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'hC30C;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N22
cycloneive_lcell_comb \ref_file|regs[0][11]~feeder (
// Equation(s):
// \ref_file|regs[0][11]~feeder_combout  = \alu|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][11]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N23
dffeas \ref_file|regs[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][11] .is_wysiwyg = "true";
defparam \ref_file|regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\ref_file|regs[0][11]~q  & (!\alu|Add0~21 )) # (!\ref_file|regs[0][11]~q  & ((\alu|Add0~21 ) # (GND)))
// \alu|Add0~23  = CARRY((!\alu|Add0~21 ) # (!\ref_file|regs[0][11]~q ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h3C3F;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N12
cycloneive_lcell_comb \ref_file|regs[0][12]~feeder (
// Equation(s):
// \ref_file|regs[0][12]~feeder_combout  = \alu|Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][12]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N13
dffeas \ref_file|regs[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][12] .is_wysiwyg = "true";
defparam \ref_file|regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = (\ref_file|regs[0][12]~q  & (\alu|Add0~23  $ (GND))) # (!\ref_file|regs[0][12]~q  & (!\alu|Add0~23  & VCC))
// \alu|Add0~25  = CARRY((\ref_file|regs[0][12]~q  & !\alu|Add0~23 ))

	.dataa(\ref_file|regs[0][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'hA50A;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y72_N31
dffeas \ref_file|regs[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][13] .is_wysiwyg = "true";
defparam \ref_file|regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\ref_file|regs[0][13]~q  & (!\alu|Add0~25 )) # (!\ref_file|regs[0][13]~q  & ((\alu|Add0~25 ) # (GND)))
// \alu|Add0~27  = CARRY((!\alu|Add0~25 ) # (!\ref_file|regs[0][13]~q ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h3C3F;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N0
cycloneive_lcell_comb \ref_file|regs[0][14]~feeder (
// Equation(s):
// \ref_file|regs[0][14]~feeder_combout  = \alu|Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][14]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N1
dffeas \ref_file|regs[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][14] .is_wysiwyg = "true";
defparam \ref_file|regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = (\ref_file|regs[0][14]~q  & (\alu|Add0~27  $ (GND))) # (!\ref_file|regs[0][14]~q  & (!\alu|Add0~27  & VCC))
// \alu|Add0~29  = CARRY((\ref_file|regs[0][14]~q  & !\alu|Add0~27 ))

	.dataa(\ref_file|regs[0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'hA50A;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y72_N7
dffeas \ref_file|regs[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][15] .is_wysiwyg = "true";
defparam \ref_file|regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\ref_file|regs[0][15]~q  & (!\alu|Add0~29 )) # (!\ref_file|regs[0][15]~q  & ((\alu|Add0~29 ) # (GND)))
// \alu|Add0~31  = CARRY((!\alu|Add0~29 ) # (!\ref_file|regs[0][15]~q ))

	.dataa(\ref_file|regs[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout(\alu|Add0~31 ));
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h5A5F;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N8
cycloneive_lcell_comb \ref_file|regs[0][16]~feeder (
// Equation(s):
// \ref_file|regs[0][16]~feeder_combout  = \alu|Add0~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][16]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N9
dffeas \ref_file|regs[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][16] .is_wysiwyg = "true";
defparam \ref_file|regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N0
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = (\ref_file|regs[0][16]~q  & (\alu|Add0~31  $ (GND))) # (!\ref_file|regs[0][16]~q  & (!\alu|Add0~31  & VCC))
// \alu|Add0~33  = CARRY((\ref_file|regs[0][16]~q  & !\alu|Add0~31 ))

	.dataa(\ref_file|regs[0][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~31 ),
	.combout(\alu|Add0~32_combout ),
	.cout(\alu|Add0~33 ));
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'hA50A;
defparam \alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N6
cycloneive_lcell_comb \ref_file|regs[0][17]~feeder (
// Equation(s):
// \ref_file|regs[0][17]~feeder_combout  = \alu|Add0~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][17]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N7
dffeas \ref_file|regs[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][17] .is_wysiwyg = "true";
defparam \ref_file|regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N2
cycloneive_lcell_comb \alu|Add0~34 (
// Equation(s):
// \alu|Add0~34_combout  = (\ref_file|regs[0][17]~q  & (!\alu|Add0~33 )) # (!\ref_file|regs[0][17]~q  & ((\alu|Add0~33 ) # (GND)))
// \alu|Add0~35  = CARRY((!\alu|Add0~33 ) # (!\ref_file|regs[0][17]~q ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~33 ),
	.combout(\alu|Add0~34_combout ),
	.cout(\alu|Add0~35 ));
// synopsys translate_off
defparam \alu|Add0~34 .lut_mask = 16'h3C3F;
defparam \alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N12
cycloneive_lcell_comb \ref_file|regs[0][18]~feeder (
// Equation(s):
// \ref_file|regs[0][18]~feeder_combout  = \alu|Add0~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][18]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N13
dffeas \ref_file|regs[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][18] .is_wysiwyg = "true";
defparam \ref_file|regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N4
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = (\ref_file|regs[0][18]~q  & (\alu|Add0~35  $ (GND))) # (!\ref_file|regs[0][18]~q  & (!\alu|Add0~35  & VCC))
// \alu|Add0~37  = CARRY((\ref_file|regs[0][18]~q  & !\alu|Add0~35 ))

	.dataa(\ref_file|regs[0][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~35 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'hA50A;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N26
cycloneive_lcell_comb \ref_file|regs[0][19]~feeder (
// Equation(s):
// \ref_file|regs[0][19]~feeder_combout  = \alu|Add0~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][19]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N27
dffeas \ref_file|regs[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][19] .is_wysiwyg = "true";
defparam \ref_file|regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N6
cycloneive_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = (\ref_file|regs[0][19]~q  & (!\alu|Add0~37 )) # (!\ref_file|regs[0][19]~q  & ((\alu|Add0~37 ) # (GND)))
// \alu|Add0~39  = CARRY((!\alu|Add0~37 ) # (!\ref_file|regs[0][19]~q ))

	.dataa(\ref_file|regs[0][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~38_combout ),
	.cout(\alu|Add0~39 ));
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h5A5F;
defparam \alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N24
cycloneive_lcell_comb \ref_file|regs[0][20]~feeder (
// Equation(s):
// \ref_file|regs[0][20]~feeder_combout  = \alu|Add0~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][20]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N25
dffeas \ref_file|regs[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][20] .is_wysiwyg = "true";
defparam \ref_file|regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N8
cycloneive_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = (\ref_file|regs[0][20]~q  & (\alu|Add0~39  $ (GND))) # (!\ref_file|regs[0][20]~q  & (!\alu|Add0~39  & VCC))
// \alu|Add0~41  = CARRY((\ref_file|regs[0][20]~q  & !\alu|Add0~39 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~39 ),
	.combout(\alu|Add0~40_combout ),
	.cout(\alu|Add0~41 ));
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'hC30C;
defparam \alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N14
cycloneive_lcell_comb \ref_file|regs[0][21]~feeder (
// Equation(s):
// \ref_file|regs[0][21]~feeder_combout  = \alu|Add0~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][21]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N15
dffeas \ref_file|regs[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][21] .is_wysiwyg = "true";
defparam \ref_file|regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N10
cycloneive_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = (\ref_file|regs[0][21]~q  & (!\alu|Add0~41 )) # (!\ref_file|regs[0][21]~q  & ((\alu|Add0~41 ) # (GND)))
// \alu|Add0~43  = CARRY((!\alu|Add0~41 ) # (!\ref_file|regs[0][21]~q ))

	.dataa(\ref_file|regs[0][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~41 ),
	.combout(\alu|Add0~42_combout ),
	.cout(\alu|Add0~43 ));
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h5A5F;
defparam \alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N28
cycloneive_lcell_comb \ref_file|regs[0][22]~feeder (
// Equation(s):
// \ref_file|regs[0][22]~feeder_combout  = \alu|Add0~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][22]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N29
dffeas \ref_file|regs[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][22] .is_wysiwyg = "true";
defparam \ref_file|regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N12
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = (\ref_file|regs[0][22]~q  & (\alu|Add0~43  $ (GND))) # (!\ref_file|regs[0][22]~q  & (!\alu|Add0~43  & VCC))
// \alu|Add0~45  = CARRY((\ref_file|regs[0][22]~q  & !\alu|Add0~43 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~43 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'hC30C;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N18
cycloneive_lcell_comb \ref_file|regs[0][23]~feeder (
// Equation(s):
// \ref_file|regs[0][23]~feeder_combout  = \alu|Add0~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][23]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N19
dffeas \ref_file|regs[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][23] .is_wysiwyg = "true";
defparam \ref_file|regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N14
cycloneive_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = (\ref_file|regs[0][23]~q  & (!\alu|Add0~45 )) # (!\ref_file|regs[0][23]~q  & ((\alu|Add0~45 ) # (GND)))
// \alu|Add0~47  = CARRY((!\alu|Add0~45 ) # (!\ref_file|regs[0][23]~q ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~46_combout ),
	.cout(\alu|Add0~47 ));
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h3C3F;
defparam \alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N4
cycloneive_lcell_comb \ref_file|regs[0][24]~feeder (
// Equation(s):
// \ref_file|regs[0][24]~feeder_combout  = \alu|Add0~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][24]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N5
dffeas \ref_file|regs[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][24] .is_wysiwyg = "true";
defparam \ref_file|regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N16
cycloneive_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = (\ref_file|regs[0][24]~q  & (\alu|Add0~47  $ (GND))) # (!\ref_file|regs[0][24]~q  & (!\alu|Add0~47  & VCC))
// \alu|Add0~49  = CARRY((\ref_file|regs[0][24]~q  & !\alu|Add0~47 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~47 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'hC30C;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N30
cycloneive_lcell_comb \ref_file|regs[0][25]~feeder (
// Equation(s):
// \ref_file|regs[0][25]~feeder_combout  = \alu|Add0~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][25]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N31
dffeas \ref_file|regs[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][25] .is_wysiwyg = "true";
defparam \ref_file|regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N18
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = (\ref_file|regs[0][25]~q  & (!\alu|Add0~49 )) # (!\ref_file|regs[0][25]~q  & ((\alu|Add0~49 ) # (GND)))
// \alu|Add0~51  = CARRY((!\alu|Add0~49 ) # (!\ref_file|regs[0][25]~q ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~50_combout ),
	.cout(\alu|Add0~51 ));
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h3C3F;
defparam \alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N16
cycloneive_lcell_comb \ref_file|regs[0][26]~feeder (
// Equation(s):
// \ref_file|regs[0][26]~feeder_combout  = \alu|Add0~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][26]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N17
dffeas \ref_file|regs[0][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][26] .is_wysiwyg = "true";
defparam \ref_file|regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N20
cycloneive_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = (\ref_file|regs[0][26]~q  & (\alu|Add0~51  $ (GND))) # (!\ref_file|regs[0][26]~q  & (!\alu|Add0~51  & VCC))
// \alu|Add0~53  = CARRY((\ref_file|regs[0][26]~q  & !\alu|Add0~51 ))

	.dataa(\ref_file|regs[0][26]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~51 ),
	.combout(\alu|Add0~52_combout ),
	.cout(\alu|Add0~53 ));
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'hA50A;
defparam \alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N10
cycloneive_lcell_comb \ref_file|regs[0][27]~feeder (
// Equation(s):
// \ref_file|regs[0][27]~feeder_combout  = \alu|Add0~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][27]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N11
dffeas \ref_file|regs[0][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][27] .is_wysiwyg = "true";
defparam \ref_file|regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N22
cycloneive_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = (\ref_file|regs[0][27]~q  & (!\alu|Add0~53 )) # (!\ref_file|regs[0][27]~q  & ((\alu|Add0~53 ) # (GND)))
// \alu|Add0~55  = CARRY((!\alu|Add0~53 ) # (!\ref_file|regs[0][27]~q ))

	.dataa(\ref_file|regs[0][27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~53 ),
	.combout(\alu|Add0~54_combout ),
	.cout(\alu|Add0~55 ));
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h5A5F;
defparam \alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N0
cycloneive_lcell_comb \ref_file|regs[0][28]~feeder (
// Equation(s):
// \ref_file|regs[0][28]~feeder_combout  = \alu|Add0~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][28]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N1
dffeas \ref_file|regs[0][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][28] .is_wysiwyg = "true";
defparam \ref_file|regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N24
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = (\ref_file|regs[0][28]~q  & (\alu|Add0~55  $ (GND))) # (!\ref_file|regs[0][28]~q  & (!\alu|Add0~55  & VCC))
// \alu|Add0~57  = CARRY((\ref_file|regs[0][28]~q  & !\alu|Add0~55 ))

	.dataa(\ref_file|regs[0][28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~55 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'hA50A;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N2
cycloneive_lcell_comb \ref_file|regs[0][29]~feeder (
// Equation(s):
// \ref_file|regs[0][29]~feeder_combout  = \alu|Add0~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][29]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N3
dffeas \ref_file|regs[0][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][29] .is_wysiwyg = "true";
defparam \ref_file|regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N26
cycloneive_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = (\ref_file|regs[0][29]~q  & (!\alu|Add0~57 )) # (!\ref_file|regs[0][29]~q  & ((\alu|Add0~57 ) # (GND)))
// \alu|Add0~59  = CARRY((!\alu|Add0~57 ) # (!\ref_file|regs[0][29]~q ))

	.dataa(\ref_file|regs[0][29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~58_combout ),
	.cout(\alu|Add0~59 ));
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h5A5F;
defparam \alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N20
cycloneive_lcell_comb \ref_file|regs[0][30]~feeder (
// Equation(s):
// \ref_file|regs[0][30]~feeder_combout  = \alu|Add0~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[0][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][30]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[0][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N21
dffeas \ref_file|regs[0][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][30] .is_wysiwyg = "true";
defparam \ref_file|regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N28
cycloneive_lcell_comb \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = (\ref_file|regs[0][30]~q  & (\alu|Add0~59  $ (GND))) # (!\ref_file|regs[0][30]~q  & (!\alu|Add0~59  & VCC))
// \alu|Add0~61  = CARRY((\ref_file|regs[0][30]~q  & !\alu|Add0~59 ))

	.dataa(gnd),
	.datab(\ref_file|regs[0][30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~59 ),
	.combout(\alu|Add0~60_combout ),
	.cout(\alu|Add0~61 ));
// synopsys translate_off
defparam \alu|Add0~60 .lut_mask = 16'hC30C;
defparam \alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y71_N22
cycloneive_lcell_comb \ref_file|regs[0][31]~feeder (
// Equation(s):
// \ref_file|regs[0][31]~feeder_combout  = \alu|Add0~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[0][31]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y71_N23
dffeas \ref_file|regs[0][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|regs[0][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[0][31] .is_wysiwyg = "true";
defparam \ref_file|regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N30
cycloneive_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = \alu|Add0~61  $ (\ref_file|regs[0][31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ref_file|regs[0][31]~q ),
	.cin(\alu|Add0~61 ),
	.combout(\alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'h0FF0;
defparam \alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y69_N0
cycloneive_lcell_comb \ref_file|regs[3][0]~feeder (
// Equation(s):
// \ref_file|regs[3][0]~feeder_combout  = \alu|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N8
cycloneive_lcell_comb \ref_file|Decoder0~0 (
// Equation(s):
// \ref_file|Decoder0~0_combout  = (!\pc_unit|pc [6] & (!\pc_unit|pc [3] & (\pc_unit|pc [2] & !\pc_unit|pc [4])))

	.dataa(\pc_unit|pc [6]),
	.datab(\pc_unit|pc [3]),
	.datac(\pc_unit|pc [2]),
	.datad(\pc_unit|pc [4]),
	.cin(gnd),
	.combout(\ref_file|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|Decoder0~0 .lut_mask = 16'h0010;
defparam \ref_file|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N10
cycloneive_lcell_comb \ref_file|Decoder0~1 (
// Equation(s):
// \ref_file|Decoder0~1_combout  = (\ref_file|Decoder0~0_combout  & !\pc_unit|pc [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ref_file|Decoder0~0_combout ),
	.datad(\pc_unit|pc [5]),
	.cin(gnd),
	.combout(\ref_file|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|Decoder0~1 .lut_mask = 16'h00F0;
defparam \ref_file|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y69_N1
dffeas \ref_file|regs[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][0] .is_wysiwyg = "true";
defparam \ref_file|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y69_N30
cycloneive_lcell_comb \ref_file|regs[3][1]~feeder (
// Equation(s):
// \ref_file|regs[3][1]~feeder_combout  = \alu|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ref_file|regs[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \ref_file|regs[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y69_N31
dffeas \ref_file|regs[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][1] .is_wysiwyg = "true";
defparam \ref_file|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y69_N4
cycloneive_lcell_comb \ref_file|regs[3][2]~feeder (
// Equation(s):
// \ref_file|regs[3][2]~feeder_combout  = \alu|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[3][2]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y69_N5
dffeas \ref_file|regs[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][2] .is_wysiwyg = "true";
defparam \ref_file|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N4
cycloneive_lcell_comb \ref_file|regs[3][3]~feeder (
// Equation(s):
// \ref_file|regs[3][3]~feeder_combout  = \alu|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[3][3]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N5
dffeas \ref_file|regs[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][3] .is_wysiwyg = "true";
defparam \ref_file|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N26
cycloneive_lcell_comb \ref_file|regs[3][4]~feeder (
// Equation(s):
// \ref_file|regs[3][4]~feeder_combout  = \alu|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\ref_file|regs[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ref_file|regs[3][4]~feeder .lut_mask = 16'hFF00;
defparam \ref_file|regs[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N27
dffeas \ref_file|regs[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ref_file|regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][4] .is_wysiwyg = "true";
defparam \ref_file|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N11
dffeas \ref_file|regs[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][5] .is_wysiwyg = "true";
defparam \ref_file|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N13
dffeas \ref_file|regs[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][6] .is_wysiwyg = "true";
defparam \ref_file|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N15
dffeas \ref_file|regs[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][7] .is_wysiwyg = "true";
defparam \ref_file|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N17
dffeas \ref_file|regs[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][8] .is_wysiwyg = "true";
defparam \ref_file|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N19
dffeas \ref_file|regs[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][9] .is_wysiwyg = "true";
defparam \ref_file|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N21
dffeas \ref_file|regs[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][10] .is_wysiwyg = "true";
defparam \ref_file|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N23
dffeas \ref_file|regs[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][11] .is_wysiwyg = "true";
defparam \ref_file|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N25
dffeas \ref_file|regs[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][12] .is_wysiwyg = "true";
defparam \ref_file|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N27
dffeas \ref_file|regs[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][13] .is_wysiwyg = "true";
defparam \ref_file|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N29
dffeas \ref_file|regs[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][14] .is_wysiwyg = "true";
defparam \ref_file|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N31
dffeas \ref_file|regs[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][15] .is_wysiwyg = "true";
defparam \ref_file|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N1
dffeas \ref_file|regs[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][16] .is_wysiwyg = "true";
defparam \ref_file|regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N3
dffeas \ref_file|regs[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][17] .is_wysiwyg = "true";
defparam \ref_file|regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N5
dffeas \ref_file|regs[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][18] .is_wysiwyg = "true";
defparam \ref_file|regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N7
dffeas \ref_file|regs[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][19] .is_wysiwyg = "true";
defparam \ref_file|regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N9
dffeas \ref_file|regs[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][20] .is_wysiwyg = "true";
defparam \ref_file|regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N11
dffeas \ref_file|regs[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][21] .is_wysiwyg = "true";
defparam \ref_file|regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N13
dffeas \ref_file|regs[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][22] .is_wysiwyg = "true";
defparam \ref_file|regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N15
dffeas \ref_file|regs[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][23] .is_wysiwyg = "true";
defparam \ref_file|regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N17
dffeas \ref_file|regs[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][24] .is_wysiwyg = "true";
defparam \ref_file|regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N19
dffeas \ref_file|regs[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][25] .is_wysiwyg = "true";
defparam \ref_file|regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N21
dffeas \ref_file|regs[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][26] .is_wysiwyg = "true";
defparam \ref_file|regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N23
dffeas \ref_file|regs[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][27] .is_wysiwyg = "true";
defparam \ref_file|regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N25
dffeas \ref_file|regs[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][28] .is_wysiwyg = "true";
defparam \ref_file|regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N27
dffeas \ref_file|regs[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][29] .is_wysiwyg = "true";
defparam \ref_file|regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N29
dffeas \ref_file|regs[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][30] .is_wysiwyg = "true";
defparam \ref_file|regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y71_N31
dffeas \ref_file|regs[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ref_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ref_file|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ref_file|regs[3][31] .is_wysiwyg = "true";
defparam \ref_file|regs[3][31] .power_up = "low";
// synopsys translate_on

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[16] = \pc[16]~output_o ;

assign pc[17] = \pc[17]~output_o ;

assign pc[18] = \pc[18]~output_o ;

assign pc[19] = \pc[19]~output_o ;

assign pc[20] = \pc[20]~output_o ;

assign pc[21] = \pc[21]~output_o ;

assign pc[22] = \pc[22]~output_o ;

assign pc[23] = \pc[23]~output_o ;

assign pc[24] = \pc[24]~output_o ;

assign pc[25] = \pc[25]~output_o ;

assign pc[26] = \pc[26]~output_o ;

assign pc[27] = \pc[27]~output_o ;

assign pc[28] = \pc[28]~output_o ;

assign pc[29] = \pc[29]~output_o ;

assign pc[30] = \pc[30]~output_o ;

assign pc[31] = \pc[31]~output_o ;

assign pc_next[0] = \pc_next[0]~output_o ;

assign pc_next[1] = \pc_next[1]~output_o ;

assign pc_next[2] = \pc_next[2]~output_o ;

assign pc_next[3] = \pc_next[3]~output_o ;

assign pc_next[4] = \pc_next[4]~output_o ;

assign pc_next[5] = \pc_next[5]~output_o ;

assign pc_next[6] = \pc_next[6]~output_o ;

assign pc_next[7] = \pc_next[7]~output_o ;

assign pc_next[8] = \pc_next[8]~output_o ;

assign pc_next[9] = \pc_next[9]~output_o ;

assign pc_next[10] = \pc_next[10]~output_o ;

assign pc_next[11] = \pc_next[11]~output_o ;

assign pc_next[12] = \pc_next[12]~output_o ;

assign pc_next[13] = \pc_next[13]~output_o ;

assign pc_next[14] = \pc_next[14]~output_o ;

assign pc_next[15] = \pc_next[15]~output_o ;

assign pc_next[16] = \pc_next[16]~output_o ;

assign pc_next[17] = \pc_next[17]~output_o ;

assign pc_next[18] = \pc_next[18]~output_o ;

assign pc_next[19] = \pc_next[19]~output_o ;

assign pc_next[20] = \pc_next[20]~output_o ;

assign pc_next[21] = \pc_next[21]~output_o ;

assign pc_next[22] = \pc_next[22]~output_o ;

assign pc_next[23] = \pc_next[23]~output_o ;

assign pc_next[24] = \pc_next[24]~output_o ;

assign pc_next[25] = \pc_next[25]~output_o ;

assign pc_next[26] = \pc_next[26]~output_o ;

assign pc_next[27] = \pc_next[27]~output_o ;

assign pc_next[28] = \pc_next[28]~output_o ;

assign pc_next[29] = \pc_next[29]~output_o ;

assign pc_next[30] = \pc_next[30]~output_o ;

assign pc_next[31] = \pc_next[31]~output_o ;

assign ins[0] = \ins[0]~output_o ;

assign ins[1] = \ins[1]~output_o ;

assign ins[2] = \ins[2]~output_o ;

assign ins[3] = \ins[3]~output_o ;

assign ins[4] = \ins[4]~output_o ;

assign ins[5] = \ins[5]~output_o ;

assign ins[6] = \ins[6]~output_o ;

assign ins[7] = \ins[7]~output_o ;

assign ins[8] = \ins[8]~output_o ;

assign ins[9] = \ins[9]~output_o ;

assign ins[10] = \ins[10]~output_o ;

assign ins[11] = \ins[11]~output_o ;

assign ins[12] = \ins[12]~output_o ;

assign ins[13] = \ins[13]~output_o ;

assign ins[14] = \ins[14]~output_o ;

assign ins[15] = \ins[15]~output_o ;

assign ins[16] = \ins[16]~output_o ;

assign ins[17] = \ins[17]~output_o ;

assign ins[18] = \ins[18]~output_o ;

assign ins[19] = \ins[19]~output_o ;

assign ins[20] = \ins[20]~output_o ;

assign ins[21] = \ins[21]~output_o ;

assign ins[22] = \ins[22]~output_o ;

assign ins[23] = \ins[23]~output_o ;

assign ins[24] = \ins[24]~output_o ;

assign ins[25] = \ins[25]~output_o ;

assign ins[26] = \ins[26]~output_o ;

assign ins[27] = \ins[27]~output_o ;

assign ins[28] = \ins[28]~output_o ;

assign ins[29] = \ins[29]~output_o ;

assign ins[30] = \ins[30]~output_o ;

assign ins[31] = \ins[31]~output_o ;

assign write_reg_data[0] = \write_reg_data[0]~output_o ;

assign write_reg_data[1] = \write_reg_data[1]~output_o ;

assign write_reg_data[2] = \write_reg_data[2]~output_o ;

assign write_reg_data[3] = \write_reg_data[3]~output_o ;

assign write_reg_data[4] = \write_reg_data[4]~output_o ;

assign write_reg_data[5] = \write_reg_data[5]~output_o ;

assign write_reg_data[6] = \write_reg_data[6]~output_o ;

assign write_reg_data[7] = \write_reg_data[7]~output_o ;

assign write_reg_data[8] = \write_reg_data[8]~output_o ;

assign write_reg_data[9] = \write_reg_data[9]~output_o ;

assign write_reg_data[10] = \write_reg_data[10]~output_o ;

assign write_reg_data[11] = \write_reg_data[11]~output_o ;

assign write_reg_data[12] = \write_reg_data[12]~output_o ;

assign write_reg_data[13] = \write_reg_data[13]~output_o ;

assign write_reg_data[14] = \write_reg_data[14]~output_o ;

assign write_reg_data[15] = \write_reg_data[15]~output_o ;

assign write_reg_data[16] = \write_reg_data[16]~output_o ;

assign write_reg_data[17] = \write_reg_data[17]~output_o ;

assign write_reg_data[18] = \write_reg_data[18]~output_o ;

assign write_reg_data[19] = \write_reg_data[19]~output_o ;

assign write_reg_data[20] = \write_reg_data[20]~output_o ;

assign write_reg_data[21] = \write_reg_data[21]~output_o ;

assign write_reg_data[22] = \write_reg_data[22]~output_o ;

assign write_reg_data[23] = \write_reg_data[23]~output_o ;

assign write_reg_data[24] = \write_reg_data[24]~output_o ;

assign write_reg_data[25] = \write_reg_data[25]~output_o ;

assign write_reg_data[26] = \write_reg_data[26]~output_o ;

assign write_reg_data[27] = \write_reg_data[27]~output_o ;

assign write_reg_data[28] = \write_reg_data[28]~output_o ;

assign write_reg_data[29] = \write_reg_data[29]~output_o ;

assign write_reg_data[30] = \write_reg_data[30]~output_o ;

assign write_reg_data[31] = \write_reg_data[31]~output_o ;

assign alu_input_a[0] = \alu_input_a[0]~output_o ;

assign alu_input_a[1] = \alu_input_a[1]~output_o ;

assign alu_input_a[2] = \alu_input_a[2]~output_o ;

assign alu_input_a[3] = \alu_input_a[3]~output_o ;

assign alu_input_a[4] = \alu_input_a[4]~output_o ;

assign alu_input_a[5] = \alu_input_a[5]~output_o ;

assign alu_input_a[6] = \alu_input_a[6]~output_o ;

assign alu_input_a[7] = \alu_input_a[7]~output_o ;

assign alu_input_a[8] = \alu_input_a[8]~output_o ;

assign alu_input_a[9] = \alu_input_a[9]~output_o ;

assign alu_input_a[10] = \alu_input_a[10]~output_o ;

assign alu_input_a[11] = \alu_input_a[11]~output_o ;

assign alu_input_a[12] = \alu_input_a[12]~output_o ;

assign alu_input_a[13] = \alu_input_a[13]~output_o ;

assign alu_input_a[14] = \alu_input_a[14]~output_o ;

assign alu_input_a[15] = \alu_input_a[15]~output_o ;

assign alu_input_a[16] = \alu_input_a[16]~output_o ;

assign alu_input_a[17] = \alu_input_a[17]~output_o ;

assign alu_input_a[18] = \alu_input_a[18]~output_o ;

assign alu_input_a[19] = \alu_input_a[19]~output_o ;

assign alu_input_a[20] = \alu_input_a[20]~output_o ;

assign alu_input_a[21] = \alu_input_a[21]~output_o ;

assign alu_input_a[22] = \alu_input_a[22]~output_o ;

assign alu_input_a[23] = \alu_input_a[23]~output_o ;

assign alu_input_a[24] = \alu_input_a[24]~output_o ;

assign alu_input_a[25] = \alu_input_a[25]~output_o ;

assign alu_input_a[26] = \alu_input_a[26]~output_o ;

assign alu_input_a[27] = \alu_input_a[27]~output_o ;

assign alu_input_a[28] = \alu_input_a[28]~output_o ;

assign alu_input_a[29] = \alu_input_a[29]~output_o ;

assign alu_input_a[30] = \alu_input_a[30]~output_o ;

assign alu_input_a[31] = \alu_input_a[31]~output_o ;

assign alu_input_b[0] = \alu_input_b[0]~output_o ;

assign alu_input_b[1] = \alu_input_b[1]~output_o ;

assign alu_input_b[2] = \alu_input_b[2]~output_o ;

assign alu_input_b[3] = \alu_input_b[3]~output_o ;

assign alu_input_b[4] = \alu_input_b[4]~output_o ;

assign alu_input_b[5] = \alu_input_b[5]~output_o ;

assign alu_input_b[6] = \alu_input_b[6]~output_o ;

assign alu_input_b[7] = \alu_input_b[7]~output_o ;

assign alu_input_b[8] = \alu_input_b[8]~output_o ;

assign alu_input_b[9] = \alu_input_b[9]~output_o ;

assign alu_input_b[10] = \alu_input_b[10]~output_o ;

assign alu_input_b[11] = \alu_input_b[11]~output_o ;

assign alu_input_b[12] = \alu_input_b[12]~output_o ;

assign alu_input_b[13] = \alu_input_b[13]~output_o ;

assign alu_input_b[14] = \alu_input_b[14]~output_o ;

assign alu_input_b[15] = \alu_input_b[15]~output_o ;

assign alu_input_b[16] = \alu_input_b[16]~output_o ;

assign alu_input_b[17] = \alu_input_b[17]~output_o ;

assign alu_input_b[18] = \alu_input_b[18]~output_o ;

assign alu_input_b[19] = \alu_input_b[19]~output_o ;

assign alu_input_b[20] = \alu_input_b[20]~output_o ;

assign alu_input_b[21] = \alu_input_b[21]~output_o ;

assign alu_input_b[22] = \alu_input_b[22]~output_o ;

assign alu_input_b[23] = \alu_input_b[23]~output_o ;

assign alu_input_b[24] = \alu_input_b[24]~output_o ;

assign alu_input_b[25] = \alu_input_b[25]~output_o ;

assign alu_input_b[26] = \alu_input_b[26]~output_o ;

assign alu_input_b[27] = \alu_input_b[27]~output_o ;

assign alu_input_b[28] = \alu_input_b[28]~output_o ;

assign alu_input_b[29] = \alu_input_b[29]~output_o ;

assign alu_input_b[30] = \alu_input_b[30]~output_o ;

assign alu_input_b[31] = \alu_input_b[31]~output_o ;

assign imm[0] = \imm[0]~output_o ;

assign imm[1] = \imm[1]~output_o ;

assign imm[2] = \imm[2]~output_o ;

assign imm[3] = \imm[3]~output_o ;

assign imm[4] = \imm[4]~output_o ;

assign imm[5] = \imm[5]~output_o ;

assign imm[6] = \imm[6]~output_o ;

assign imm[7] = \imm[7]~output_o ;

assign imm[8] = \imm[8]~output_o ;

assign imm[9] = \imm[9]~output_o ;

assign imm[10] = \imm[10]~output_o ;

assign imm[11] = \imm[11]~output_o ;

assign imm[12] = \imm[12]~output_o ;

assign imm[13] = \imm[13]~output_o ;

assign imm[14] = \imm[14]~output_o ;

assign imm[15] = \imm[15]~output_o ;

assign imm[16] = \imm[16]~output_o ;

assign imm[17] = \imm[17]~output_o ;

assign imm[18] = \imm[18]~output_o ;

assign imm[19] = \imm[19]~output_o ;

assign imm[20] = \imm[20]~output_o ;

assign imm[21] = \imm[21]~output_o ;

assign imm[22] = \imm[22]~output_o ;

assign imm[23] = \imm[23]~output_o ;

assign imm[24] = \imm[24]~output_o ;

assign imm[25] = \imm[25]~output_o ;

assign imm[26] = \imm[26]~output_o ;

assign imm[27] = \imm[27]~output_o ;

assign imm[28] = \imm[28]~output_o ;

assign imm[29] = \imm[29]~output_o ;

assign imm[30] = \imm[30]~output_o ;

assign imm[31] = \imm[31]~output_o ;

assign alu_src = \alu_src~output_o ;

assign opcode[0] = \opcode[0]~output_o ;

assign opcode[1] = \opcode[1]~output_o ;

assign opcode[2] = \opcode[2]~output_o ;

assign opcode[3] = \opcode[3]~output_o ;

assign opcode[4] = \opcode[4]~output_o ;

assign opcode[5] = \opcode[5]~output_o ;

assign opcode[6] = \opcode[6]~output_o ;

assign testR[0] = \testR[0]~output_o ;

assign testR[1] = \testR[1]~output_o ;

assign testR[2] = \testR[2]~output_o ;

assign testR[3] = \testR[3]~output_o ;

assign testR[4] = \testR[4]~output_o ;

assign testR[5] = \testR[5]~output_o ;

assign testR[6] = \testR[6]~output_o ;

assign testR[7] = \testR[7]~output_o ;

assign testR[8] = \testR[8]~output_o ;

assign testR[9] = \testR[9]~output_o ;

assign testR[10] = \testR[10]~output_o ;

assign testR[11] = \testR[11]~output_o ;

assign testR[12] = \testR[12]~output_o ;

assign testR[13] = \testR[13]~output_o ;

assign testR[14] = \testR[14]~output_o ;

assign testR[15] = \testR[15]~output_o ;

assign testR[16] = \testR[16]~output_o ;

assign testR[17] = \testR[17]~output_o ;

assign testR[18] = \testR[18]~output_o ;

assign testR[19] = \testR[19]~output_o ;

assign testR[20] = \testR[20]~output_o ;

assign testR[21] = \testR[21]~output_o ;

assign testR[22] = \testR[22]~output_o ;

assign testR[23] = \testR[23]~output_o ;

assign testR[24] = \testR[24]~output_o ;

assign testR[25] = \testR[25]~output_o ;

assign testR[26] = \testR[26]~output_o ;

assign testR[27] = \testR[27]~output_o ;

assign testR[28] = \testR[28]~output_o ;

assign testR[29] = \testR[29]~output_o ;

assign testR[30] = \testR[30]~output_o ;

assign testR[31] = \testR[31]~output_o ;

assign testM[0] = \testM[0]~output_o ;

assign testM[1] = \testM[1]~output_o ;

assign testM[2] = \testM[2]~output_o ;

assign testM[3] = \testM[3]~output_o ;

assign testM[4] = \testM[4]~output_o ;

assign testM[5] = \testM[5]~output_o ;

assign testM[6] = \testM[6]~output_o ;

assign testM[7] = \testM[7]~output_o ;

assign testM[8] = \testM[8]~output_o ;

assign testM[9] = \testM[9]~output_o ;

assign testM[10] = \testM[10]~output_o ;

assign testM[11] = \testM[11]~output_o ;

assign testM[12] = \testM[12]~output_o ;

assign testM[13] = \testM[13]~output_o ;

assign testM[14] = \testM[14]~output_o ;

assign testM[15] = \testM[15]~output_o ;

assign testM[16] = \testM[16]~output_o ;

assign testM[17] = \testM[17]~output_o ;

assign testM[18] = \testM[18]~output_o ;

assign testM[19] = \testM[19]~output_o ;

assign testM[20] = \testM[20]~output_o ;

assign testM[21] = \testM[21]~output_o ;

assign testM[22] = \testM[22]~output_o ;

assign testM[23] = \testM[23]~output_o ;

assign testM[24] = \testM[24]~output_o ;

assign testM[25] = \testM[25]~output_o ;

assign testM[26] = \testM[26]~output_o ;

assign testM[27] = \testM[27]~output_o ;

assign testM[28] = \testM[28]~output_o ;

assign testM[29] = \testM[29]~output_o ;

assign testM[30] = \testM[30]~output_o ;

assign testM[31] = \testM[31]~output_o ;

assign alu_cnt[0] = \alu_cnt[0]~output_o ;

assign alu_cnt[1] = \alu_cnt[1]~output_o ;

assign alu_cnt[2] = \alu_cnt[2]~output_o ;

assign alu_cnt[3] = \alu_cnt[3]~output_o ;

assign alu_control_in[0] = \alu_control_in[0]~output_o ;

assign alu_control_in[1] = \alu_control_in[1]~output_o ;

assign alu_control_in[2] = \alu_control_in[2]~output_o ;

assign alu_control_in[3] = \alu_control_in[3]~output_o ;

assign alu_control_in[4] = \alu_control_in[4]~output_o ;

assign alu_control_in[5] = \alu_control_in[5]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
