<profile>

<section name = "Vivado HLS Report for 'Filter2D_1'" level="0">
<item name = "Date">Wed Jun  3 20:20:40 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">sobel_edge</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.911, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2083933, 2083933, 2083933, 2083933, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">2083932, 2083932, 1926, -, -, 1082, no</column>
<column name=" + loop_width">1923, 1923, 3, 1, 1, 1922, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 788, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 90, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 230, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="sobel_accel_mux_3hbi_U31">sobel_accel_mux_3hbi, 0, 0, 0, 15, 0</column>
<column name="sobel_accel_mux_3hbi_U32">sobel_accel_mux_3hbi, 0, 0, 0, 15, 0</column>
<column name="sobel_accel_mux_3hbi_U33">sobel_accel_mux_3hbi, 0, 0, 0, 15, 0</column>
<column name="sobel_accel_mux_3hbi_U34">sobel_accel_mux_3hbi, 0, 0, 0, 15, 0</column>
<column name="sobel_accel_mux_3hbi_U35">sobel_accel_mux_3hbi, 0, 0, 0, 15, 0</column>
<column name="sobel_accel_mux_3hbi_U36">sobel_accel_mux_3hbi, 0, 0, 0, 15, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="sobel_accel_ama_aibs_U37">sobel_accel_ama_aibs, i0 + i1 * (i2 + i3)</column>
<column name="sobel_accel_mac_mkbM_U39">sobel_accel_mac_mkbM, i0 * i1 + i2</column>
<column name="sobel_accel_mac_mlbW_U40">sobel_accel_mac_mlbW, i0 * i1 + i2</column>
<column name="sobel_accel_mul_mjbC_U38">sobel_accel_mul_mjbC, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_U">Filter2D_1_k_buf_eOg, 1, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="k_buf_0_val_4_U">Filter2D_1_k_buf_eOg, 1, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="k_buf_0_val_5_U">Filter2D_1_k_buf_eOg, 1, 0, 0, 0, 1920, 8, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_fu_626_p2">+, 0, 0, 19, 2, 12</column>
<column name="add_ln118_fu_556_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln506_1_fu_432_p2">+, 0, 0, 19, 3, 12</column>
<column name="add_ln506_2_fu_458_p2">+, 0, 0, 19, 3, 12</column>
<column name="add_ln506_fu_368_p2">+, 0, 0, 19, 2, 12</column>
<column name="add_ln507_fu_498_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln703_2_fu_1088_p2">+, 0, 0, 20, 26, 26</column>
<column name="add_ln703_4_fu_1097_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_5_fu_1107_p2">+, 0, 0, 20, 26, 26</column>
<column name="i_V_fu_312_p2">+, 0, 0, 18, 11, 1</column>
<column name="j_V_fu_604_p2">+, 0, 0, 18, 11, 1</column>
<column name="p_Val2_2_fu_1225_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_s_fu_1197_p2">+, 0, 0, 34, 27, 27</column>
<column name="sub_ln1118_1_fu_1028_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln1118_2_fu_1070_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln1118_3_fu_1177_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln1118_fu_983_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln118_fu_524_p2">-, 0, 0, 11, 3, 2</column>
<column name="sub_ln142_1_fu_670_p2">-, 0, 0, 19, 1, 12</column>
<column name="sub_ln142_fu_408_p2">-, 0, 0, 19, 1, 12</column>
<column name="sub_ln147_fu_698_p2">-, 0, 0, 20, 12, 13</column>
<column name="sub_ln507_fu_484_p2">-, 0, 0, 11, 3, 2</column>
<column name="and_ln118_1_fu_394_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln118_fu_656_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln144_fu_728_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln512_fu_762_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_969">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op146_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op147_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op149_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op155_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_1275_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_zeros_fu_1241_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln118_1_fu_650_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln118_fu_388_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln144_1_fu_422_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln144_fu_692_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln443_fu_306_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln444_fu_598_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="icmp_ln879_1_fu_352_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln879_fu_346_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln887_fu_318_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln891_fu_620_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="icmp_ln899_1_fu_358_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln899_fu_340_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln118_fu_722_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln457_fu_750_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln777_fu_1269_p2">or, 0, 0, 2, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_802_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_821_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_840_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="select_ln118_1_fu_580_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln118_2_fu_704_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln118_fu_542_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln139_1_fu_414_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln139_2_fu_534_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln139_3_fu_572_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln139_fu_676_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln507_1_fu_504_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln507_fu_490_p3">select, 0, 0, 2, 1, 2</column>
<column name="src_kernel_win_0_va_6_fu_894_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_7_fu_912_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_8_fu_930_p3">select, 0, 0, 8, 1, 8</column>
<column name="x_fu_734_p3">select, 0, 0, 14, 1, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln118_1_fu_518_p2">xor, 0, 0, 3, 2, 3</column>
<column name="xor_ln118_2_fu_382_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln118_3_fu_562_p2">xor, 0, 0, 2, 2, 2</column>
<column name="xor_ln118_4_fu_644_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln118_5_fu_716_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln457_fu_324_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln493_1_fu_512_p2">xor, 0, 0, 2, 2, 2</column>
<column name="xor_ln493_2_fu_550_p2">xor, 0, 0, 2, 2, 2</column>
<column name="xor_ln493_3_fu_588_p2">xor, 0, 0, 2, 2, 2</column>
<column name="xor_ln493_fu_785_p2">xor, 0, 0, 2, 2, 2</column>
<column name="xor_ln777_fu_1255_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">15, 3, 1, 3</column>
<column name="k_buf_0_val_4_d1">15, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">15, 3, 8, 24</column>
<column name="p_dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_2_reg_291">9, 2, 11, 22</column>
<column name="t_V_reg_280">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_5_reg_1513">26, 0, 26, 0</column>
<column name="and_ln118_reg_1464">1, 0, 1, 0</column>
<column name="and_ln512_reg_1498">1, 0, 1, 0</column>
<column name="and_ln512_reg_1498_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_V_reg_1406">11, 0, 11, 0</column>
<column name="icmp_ln444_reg_1455">1, 0, 1, 0</column>
<column name="icmp_ln879_1_reg_1429">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_1425">1, 0, 1, 0</column>
<column name="icmp_ln887_reg_1411">1, 0, 1, 0</column>
<column name="icmp_ln899_1_reg_1433">1, 0, 1, 0</column>
<column name="icmp_ln899_reg_1420">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_1480">11, 0, 11, 0</column>
<column name="k_buf_0_val_4_addr_reg_1486">11, 0, 11, 0</column>
<column name="k_buf_0_val_5_addr_reg_1492">11, 0, 11, 0</column>
<column name="or_ln457_reg_1473">1, 0, 1, 0</column>
<column name="right_border_buf_0_1_fu_182">8, 0, 8, 0</column>
<column name="right_border_buf_0_2_fu_186">8, 0, 8, 0</column>
<column name="right_border_buf_0_3_fu_190">8, 0, 8, 0</column>
<column name="right_border_buf_0_4_fu_194">8, 0, 8, 0</column>
<column name="right_border_buf_0_5_fu_198">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_178">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_1_fu_158">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_162">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_166">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_170">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_174">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_6_reg_1502">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_9_reg_1507">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_154">8, 0, 8, 0</column>
<column name="t_V_2_reg_291">11, 0, 11, 0</column>
<column name="t_V_reg_280">11, 0, 11, 0</column>
<column name="trunc_ln458_reg_1468">2, 0, 2, 0</column>
<column name="xor_ln457_reg_1415">1, 0, 1, 0</column>
<column name="xor_ln493_1_reg_1440">2, 0, 2, 0</column>
<column name="xor_ln493_2_reg_1445">2, 0, 2, 0</column>
<column name="xor_ln493_3_reg_1450">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter2D.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter2D.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter2D.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter2D.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter2D.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter2D.1, return value</column>
<column name="p_src_data_stream_V_dout">in, 8, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_read">out, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 8, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
