// Seed: 2291499172
`endcelldefine `timescale 1ps / 1ps `default_nettype id_10 `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_11(
      1, 1
  );
endmodule
`default_nettype wire
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
module module_1 (
    input  id_0,
    input  id_1
    , id_12,
    output id_2
);
  logic id_13;
  assign id_3 = id_10 ? id_0 : 1;
endmodule
