scenario: All Input Combinations
description: Test all 4 possible input combinations (00,01,10,11) to verify basic functionality of all gates

scenario: Input Transitions
description: Test transitions between input combinations to verify no glitches occur during input changes

scenario: Setup and Hold Times
description: Verify outputs remain stable when inputs change within setup/hold time requirements

scenario: Output Verification AND Gate
description: Specifically verify out_and follows AND truth table: output high only when both inputs are high

scenario: Output Verification OR Gate
description: Verify out_or follows OR truth table: output high when either or both inputs are high

scenario: Output Verification XOR Gate
description: Verify out_xor follows XOR truth table: output high when inputs are different

scenario: Output Verification NAND Gate
description: Verify out_nand follows NAND truth table: output low only when both inputs are high

scenario: Output Verification NOR Gate
description: Verify out_nor follows NOR truth table: output high only when both inputs are low

scenario: Output Verification XNOR Gate
description: Verify out_xnor follows XNOR truth table: output high when inputs are same

scenario: Output Verification ANOTB Gate
description: Verify out_anotb follows AND-NOT truth table: output high only when a is high and b is low

