Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 14:33:12 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul20/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  400         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (39)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src37_reg[0]/C
src37_reg[1]/C
src38_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src37_reg[0]/D
src37_reg[1]/D
src38_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  441          inf        0.000                      0                  441           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           441 Endpoints
Min Delay           441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src18_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.927ns  (logic 5.517ns (50.492%)  route 5.410ns (49.508%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src18_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src18_reg[0]/Q
                         net (fo=3, routed)           1.092     1.433    compressor/comp/gpc10/src18[0]
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/lut4_prop1/I3
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.097     1.530 r  compressor/comp/gpc10/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.530    compressor/comp/gpc10/lut4_prop1_n_0
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.011 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.919     2.930    compressor/comp/gpc126/stage1_20[1]
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/lut4_prop0/I2
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.222     3.152 r  compressor/comp/gpc126/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.152    compressor/comp/gpc126/lut4_prop0_n_0
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/carry4_inst0/S[0]
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.606 r  compressor/comp/gpc126/carry4_inst0/O[3]
                         net (fo=6, routed)           0.887     4.493    compressor/comp/gpc224/lut6_2_inst1/I2
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/lut6_2_inst1/LUT6/I2
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.222     4.715 r  compressor/comp/gpc224/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc224/lut6_2_inst1_n_1
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/carry4_inst0/S[1]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.147 r  compressor/comp/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.705     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene26_0[2]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/I1
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.230     6.083 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/O
                         net (fo=1, routed)           0.000     6.083    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[25]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.495 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.495    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[27]
    SLICE_X1Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/CI
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.725 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/O[1]
                         net (fo=1, routed)           1.806     8.531    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.396    10.927 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.927    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.891ns  (logic 5.448ns (50.019%)  route 5.444ns (49.981%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src18_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src18_reg[0]/Q
                         net (fo=3, routed)           1.092     1.433    compressor/comp/gpc10/src18[0]
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/lut4_prop1/I3
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.097     1.530 r  compressor/comp/gpc10/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.530    compressor/comp/gpc10/lut4_prop1_n_0
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.011 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.919     2.930    compressor/comp/gpc126/stage1_20[1]
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/lut4_prop0/I2
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.222     3.152 r  compressor/comp/gpc126/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.152    compressor/comp/gpc126/lut4_prop0_n_0
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/carry4_inst0/S[0]
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.606 r  compressor/comp/gpc126/carry4_inst0/O[3]
                         net (fo=6, routed)           0.887     4.493    compressor/comp/gpc224/lut6_2_inst1/I2
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/lut6_2_inst1/LUT6/I2
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.222     4.715 r  compressor/comp/gpc224/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc224/lut6_2_inst1_n_1
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/carry4_inst0/S[1]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.147 r  compressor/comp/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.705     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene26_0[2]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/I1
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.230     6.083 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/O
                         net (fo=1, routed)           0.000     6.083    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[25]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.495 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.495    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[27]
    SLICE_X1Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/CI
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.654 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/O[0]
                         net (fo=1, routed)           1.840     8.494    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    10.891 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.891    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.846ns  (logic 5.526ns (50.946%)  route 5.321ns (49.054%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src18_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src18_reg[0]/Q
                         net (fo=3, routed)           1.092     1.433    compressor/comp/gpc10/src18[0]
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/lut4_prop1/I3
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.097     1.530 r  compressor/comp/gpc10/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.530    compressor/comp/gpc10/lut4_prop1_n_0
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.011 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.919     2.930    compressor/comp/gpc126/stage1_20[1]
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/lut4_prop0/I2
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.222     3.152 r  compressor/comp/gpc126/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.152    compressor/comp/gpc126/lut4_prop0_n_0
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/carry4_inst0/S[0]
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.606 r  compressor/comp/gpc126/carry4_inst0/O[3]
                         net (fo=6, routed)           0.887     4.493    compressor/comp/gpc224/lut6_2_inst1/I2
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/lut6_2_inst1/LUT6/I2
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.222     4.715 r  compressor/comp/gpc224/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc224/lut6_2_inst1_n_1
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/carry4_inst0/S[1]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.147 r  compressor/comp/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.705     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene26_0[2]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/I1
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.230     6.083 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/O
                         net (fo=1, routed)           0.000     6.083    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[25]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.495 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.495    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[27]
    SLICE_X1Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/CI
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.729 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/O[3]
                         net (fo=1, routed)           1.717     8.446    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.401    10.846 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.846    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.838ns  (logic 5.387ns (49.700%)  route 5.452ns (50.300%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.298     1.639    compressor/comp/gpc0/src7[0]
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.097     1.736 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.736    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.213 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.648     2.861    compressor/comp/gpc121/src0[5]
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/lut5_prop1/I4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.234     3.095 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.095    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.572 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     4.171    compressor/comp/gpc219/dst[1]
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/lut5_prop1/I4
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.234     4.405 r  compressor/comp/gpc219/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.405    compressor/comp/gpc219/lut5_prop1_n_0
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/carry4_inst0/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.817 r  compressor/comp/gpc219/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.939     5.756    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene15_0[4]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/I1
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.097     5.853 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[15]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/S[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.152 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.152    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[15]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.241 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.241    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[19]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.471 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/O[1]
                         net (fo=1, routed)           1.967     8.439    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.838 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.838    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.818ns  (logic 5.313ns (49.111%)  route 5.505ns (50.889%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.298     1.639    compressor/comp/gpc0/src7[0]
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.097     1.736 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.736    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.213 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.648     2.861    compressor/comp/gpc121/src0[5]
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/lut5_prop1/I4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.234     3.095 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.095    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.572 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     4.171    compressor/comp/gpc219/dst[1]
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/lut5_prop1/I4
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.234     4.405 r  compressor/comp/gpc219/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.405    compressor/comp/gpc219/lut5_prop1_n_0
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/carry4_inst0/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.817 r  compressor/comp/gpc219/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.939     5.756    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene15_0[4]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/I1
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.097     5.853 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[15]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/S[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.152 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.152    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[15]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.382 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/O[1]
                         net (fo=1, routed)           2.021     8.403    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.818 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.818    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.805ns  (logic 5.320ns (49.236%)  route 5.485ns (50.764%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.298     1.639    compressor/comp/gpc0/src7[0]
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.097     1.736 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.736    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.213 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.648     2.861    compressor/comp/gpc121/src0[5]
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/lut5_prop1/I4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.234     3.095 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.095    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.572 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     4.171    compressor/comp/gpc219/dst[1]
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/lut5_prop1/I4
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.234     4.405 r  compressor/comp/gpc219/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.405    compressor/comp/gpc219/lut5_prop1_n_0
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/carry4_inst0/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.817 r  compressor/comp/gpc219/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.939     5.756    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene15_0[4]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/I1
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.097     5.853 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[15]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/S[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.152 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.152    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[15]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.386 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/O[3]
                         net (fo=1, routed)           2.001     8.387    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    10.805 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.805    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.795ns  (logic 5.311ns (49.201%)  route 5.484ns (50.799%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.298     1.639    compressor/comp/gpc0/src7[0]
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.097     1.736 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.736    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.213 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.648     2.861    compressor/comp/gpc121/src0[5]
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/lut5_prop1/I4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.234     3.095 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.095    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.572 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     4.171    compressor/comp/gpc219/dst[1]
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/lut5_prop1/I4
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.234     4.405 r  compressor/comp/gpc219/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.405    compressor/comp/gpc219/lut5_prop1_n_0
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/carry4_inst0/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.817 r  compressor/comp/gpc219/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.939     5.756    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene15_0[4]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/I1
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.097     5.853 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[15]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/S[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.152 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.152    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[15]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.241 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.241    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[19]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.400 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/O[0]
                         net (fo=1, routed)           1.999     8.400    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395    10.795 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.795    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.794ns  (logic 5.472ns (50.694%)  route 5.322ns (49.306%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.298     1.639    compressor/comp/gpc0/src7[0]
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.097     1.736 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.736    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.213 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.648     2.861    compressor/comp/gpc121/src0[5]
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/lut5_prop1/I4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.234     3.095 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.095    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.572 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     4.171    compressor/comp/gpc219/dst[1]
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/lut5_prop1/I4
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.234     4.405 r  compressor/comp/gpc219/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.405    compressor/comp/gpc219/lut5_prop1_n_0
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/carry4_inst0/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.817 r  compressor/comp/gpc219/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.939     5.756    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene15_0[4]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/I1
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.097     5.853 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[15]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/S[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.152 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.152    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[15]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.241 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.241    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[19]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.330 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.330    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[23]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.560 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/O[1]
                         net (fo=1, routed)           1.838     8.398    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    10.794 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.794    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.793ns  (logic 5.336ns (49.441%)  route 5.457ns (50.559%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.298     1.639    compressor/comp/gpc0/src7[0]
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.097     1.736 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.736    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X0Y85                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.213 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.648     2.861    compressor/comp/gpc121/src0[5]
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/lut5_prop1/I4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.234     3.095 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.095    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X4Y86                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.572 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     4.171    compressor/comp/gpc219/dst[1]
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/lut5_prop1/I4
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.234     4.405 r  compressor/comp/gpc219/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.405    compressor/comp/gpc219/lut5_prop1_n_0
    SLICE_X4Y87                                                       r  compressor/comp/gpc219/carry4_inst0/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.817 r  compressor/comp/gpc219/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.939     5.756    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene15_0[4]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/I1
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.097     5.853 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[15]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/S[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.152 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.152    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[15]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.241 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.241    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[19]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.422 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst5/O[2]
                         net (fo=1, routed)           1.972     8.395    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398    10.793 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.793    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.786ns  (logic 5.525ns (51.224%)  route 5.261ns (48.776%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src18_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src18_reg[0]/Q
                         net (fo=3, routed)           1.092     1.433    compressor/comp/gpc10/src18[0]
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/lut4_prop1/I3
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.097     1.530 r  compressor/comp/gpc10/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.530    compressor/comp/gpc10/lut4_prop1_n_0
    SLICE_X6Y90                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.011 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.919     2.930    compressor/comp/gpc126/stage1_20[1]
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/lut4_prop0/I2
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.222     3.152 r  compressor/comp/gpc126/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.152    compressor/comp/gpc126/lut4_prop0_n_0
    SLICE_X10Y90                                                      r  compressor/comp/gpc126/carry4_inst0/S[0]
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.606 r  compressor/comp/gpc126/carry4_inst0/O[3]
                         net (fo=6, routed)           0.887     4.493    compressor/comp/gpc224/lut6_2_inst1/I2
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/lut6_2_inst1/LUT6/I2
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.222     4.715 r  compressor/comp/gpc224/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc224/lut6_2_inst1_n_1
    SLICE_X7Y92                                                       r  compressor/comp/gpc224/carry4_inst0/S[1]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.147 r  compressor/comp/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.705     5.853    compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_gene26_0[2]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/I1
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.230     6.083 r  compressor/ra/ra/rowadder_0/cascade_fa_40/lut2_prop25/O
                         net (fo=1, routed)           0.000     6.083    compressor/ra/ra/rowadder_0/cascade_fa_40/prop[25]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.495 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.495    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[27]
    SLICE_X1Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/CI
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.584 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.584    compressor/ra/ra/rowadder_0/cascade_fa_40/carryout[31]
    SLICE_X1Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst8/CI
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.743 r  compressor/ra/ra/rowadder_0/cascade_fa_40/carry4_inst8/O[0]
                         net (fo=1, routed)           1.658     8.400    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.386    10.786 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.786    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src25_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE                         0.000     0.000 r  src25_reg[9]/C
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src25[9]
    SLICE_X5Y93          FDRE                                         r  src25_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src23_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.775%)  route 0.064ns (33.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE                         0.000     0.000 r  src23_reg[9]/C
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src23_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src23[9]
    SLICE_X11Y92         FDRE                                         r  src23_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.164ns (69.367%)  route 0.072ns (30.633%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  src21_reg[12]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src21_reg[12]/Q
                         net (fo=5, routed)           0.072     0.236    src21[12]
    SLICE_X9Y92          FDRE                                         r  src21_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.372%)  route 0.112ns (46.628%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[3]/Q
                         net (fo=5, routed)           0.112     0.240    src8[3]
    SLICE_X1Y85          FDRE                                         r  src8_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.307%)  route 0.112ns (46.693%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  src16_reg[14]/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[14]/Q
                         net (fo=2, routed)           0.112     0.240    src16[14]
    SLICE_X5Y88          FDRE                                         r  src16_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE                         0.000     0.000 r  src21_reg[5]/C
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[5]/Q
                         net (fo=2, routed)           0.119     0.247    src21[5]
    SLICE_X11Y92         FDRE                                         r  src21_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.762%)  route 0.119ns (48.238%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src19_reg[16]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[16]/Q
                         net (fo=5, routed)           0.119     0.247    src19[16]
    SLICE_X8Y92          FDRE                                         r  src19_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  src15_reg[3]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[3]/Q
                         net (fo=5, routed)           0.108     0.249    src15[3]
    SLICE_X2Y91          FDRE                                         r  src15_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  src29_reg[4]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src29_reg[4]/Q
                         net (fo=3, routed)           0.108     0.249    src29[4]
    SLICE_X1Y97          FDRE                                         r  src29_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src33_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src33_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  src33_reg[4]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src33_reg[4]/Q
                         net (fo=5, routed)           0.122     0.250    src33[4]
    SLICE_X0Y98          FDRE                                         r  src33_reg[5]/D
  -------------------------------------------------------------------    -------------------





