<stg><name>CNN_1D_Block_Layer2_</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="3" to="4">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="6" to="7">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="7" to="8">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="8" to="9">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="9" to="10">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="10" to="11">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="11" to="12">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="12" to="13">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="13" to="14">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="14" to="15">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="15" to="16">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="16" to="17">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="17" to="18">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="18" to="19">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="19" to="20">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="20" to="21">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="21" to="22">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="22" to="23">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="23" to="24">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="24" to="25">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="25" to="26">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="26" to="27">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="27" to="28">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="28" to="29">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="29" to="30">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="30" to="31">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="31" to="32">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="32" to="33">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="33" to="34">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="34" to="35">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="35" to="36">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="36" to="37">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="37" to="38">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="38" to="39">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="39" to="40">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="40" to="41">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="41" to="42">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="42" to="43">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="43" to="44">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="44" to="45">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="45" to="46">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="46" to="47">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="47" to="48">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="48" to="49">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="49" to="50">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="50" to="51">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="51" to="52">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="52" to="53">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="53" to="54">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="54" to="55">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="55" to="56">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="56" to="57">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="57" to="58">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="58" to="59">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="59" to="60">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="60" to="61">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62  %Layer3_Bias_V_addr = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="6">
<![CDATA[
entry:63  %sum_0_V = load i18* %Layer3_Bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_0_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="6">
<![CDATA[
entry:63  %sum_0_V = load i18* %Layer3_Bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_0_V"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64  %Layer3_Bias_V_addr_1 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="6">
<![CDATA[
entry:65  %sum_1_V = load i18* %Layer3_Bias_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_1_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="6">
<![CDATA[
entry:65  %sum_1_V = load i18* %Layer3_Bias_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_1_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66  %Layer3_Bias_V_addr_2 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="6">
<![CDATA[
entry:67  %sum_2_V = load i18* %Layer3_Bias_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_2_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="6">
<![CDATA[
entry:67  %sum_2_V = load i18* %Layer3_Bias_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_2_V"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68  %Layer3_Bias_V_addr_3 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="6">
<![CDATA[
entry:69  %sum_3_V = load i18* %Layer3_Bias_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sum_3_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="6">
<![CDATA[
entry:69  %sum_3_V = load i18* %Layer3_Bias_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sum_3_V"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70  %Layer3_Bias_V_addr_4 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="6">
<![CDATA[
entry:71  %sum_4_V = load i18* %Layer3_Bias_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sum_4_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="6">
<![CDATA[
entry:71  %sum_4_V = load i18* %Layer3_Bias_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sum_4_V"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72  %Layer3_Bias_V_addr_5 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="6">
<![CDATA[
entry:73  %sum_5_V = load i18* %Layer3_Bias_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sum_5_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="6">
<![CDATA[
entry:73  %sum_5_V = load i18* %Layer3_Bias_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sum_5_V"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74  %Layer3_Bias_V_addr_6 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_6"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="6">
<![CDATA[
entry:75  %sum_6_V = load i18* %Layer3_Bias_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sum_6_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="6">
<![CDATA[
entry:75  %sum_6_V = load i18* %Layer3_Bias_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sum_6_V"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76  %Layer3_Bias_V_addr_7 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_7"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="6">
<![CDATA[
entry:77  %sum_7_V = load i18* %Layer3_Bias_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sum_7_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="6">
<![CDATA[
entry:77  %sum_7_V = load i18* %Layer3_Bias_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sum_7_V"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78  %Layer3_Bias_V_addr_8 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_8"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="6">
<![CDATA[
entry:79  %sum_8_V = load i18* %Layer3_Bias_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sum_8_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="6">
<![CDATA[
entry:79  %sum_8_V = load i18* %Layer3_Bias_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sum_8_V"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80  %Layer3_Bias_V_addr_9 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_9"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="6">
<![CDATA[
entry:81  %sum_9_V = load i18* %Layer3_Bias_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="sum_9_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="6">
<![CDATA[
entry:81  %sum_9_V = load i18* %Layer3_Bias_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="sum_9_V"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82  %Layer3_Bias_V_addr_10 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_10"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="6">
<![CDATA[
entry:83  %sum_10_V = load i18* %Layer3_Bias_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="sum_10_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="6">
<![CDATA[
entry:83  %sum_10_V = load i18* %Layer3_Bias_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="sum_10_V"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84  %Layer3_Bias_V_addr_11 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_11"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="6">
<![CDATA[
entry:85  %sum_11_V = load i18* %Layer3_Bias_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="sum_11_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="97" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="6">
<![CDATA[
entry:85  %sum_11_V = load i18* %Layer3_Bias_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="sum_11_V"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86  %Layer3_Bias_V_addr_12 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_12"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="6">
<![CDATA[
entry:87  %sum_12_V = load i18* %Layer3_Bias_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="sum_12_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="100" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="6">
<![CDATA[
entry:87  %sum_12_V = load i18* %Layer3_Bias_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="sum_12_V"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88  %Layer3_Bias_V_addr_13 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_13"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="6">
<![CDATA[
entry:89  %sum_13_V = load i18* %Layer3_Bias_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="sum_13_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="6">
<![CDATA[
entry:89  %sum_13_V = load i18* %Layer3_Bias_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="sum_13_V"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90  %Layer3_Bias_V_addr_14 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_14"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="6">
<![CDATA[
entry:91  %sum_14_V = load i18* %Layer3_Bias_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="sum_14_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="6">
<![CDATA[
entry:91  %sum_14_V = load i18* %Layer3_Bias_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="sum_14_V"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92  %Layer3_Bias_V_addr_15 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_15"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="6">
<![CDATA[
entry:93  %sum_15_V = load i18* %Layer3_Bias_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="sum_15_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="109" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="6">
<![CDATA[
entry:93  %sum_15_V = load i18* %Layer3_Bias_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="sum_15_V"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94  %Layer3_Bias_V_addr_16 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_16"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="6">
<![CDATA[
entry:95  %sum_16_V = load i18* %Layer3_Bias_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="sum_16_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="112" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="6">
<![CDATA[
entry:95  %sum_16_V = load i18* %Layer3_Bias_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="sum_16_V"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96  %Layer3_Bias_V_addr_17 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_17"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="6">
<![CDATA[
entry:97  %sum_17_V = load i18* %Layer3_Bias_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sum_17_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="115" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="6">
<![CDATA[
entry:97  %sum_17_V = load i18* %Layer3_Bias_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sum_17_V"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98  %Layer3_Bias_V_addr_18 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_18"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="18" op_0_bw="6">
<![CDATA[
entry:99  %sum_18_V = load i18* %Layer3_Bias_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="sum_18_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="18" op_0_bw="6">
<![CDATA[
entry:99  %sum_18_V = load i18* %Layer3_Bias_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="sum_18_V"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100  %Layer3_Bias_V_addr_19 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_19"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="6">
<![CDATA[
entry:101  %sum_19_V = load i18* %Layer3_Bias_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="sum_19_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="6">
<![CDATA[
entry:101  %sum_19_V = load i18* %Layer3_Bias_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="sum_19_V"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102  %Layer3_Bias_V_addr_20 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_20"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="6">
<![CDATA[
entry:103  %sum_20_V = load i18* %Layer3_Bias_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="sum_20_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="124" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="6">
<![CDATA[
entry:103  %sum_20_V = load i18* %Layer3_Bias_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="sum_20_V"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104  %Layer3_Bias_V_addr_21 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_21"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="6">
<![CDATA[
entry:105  %sum_21_V = load i18* %Layer3_Bias_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="sum_21_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="6">
<![CDATA[
entry:105  %sum_21_V = load i18* %Layer3_Bias_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="sum_21_V"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106  %Layer3_Bias_V_addr_22 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_22"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="6">
<![CDATA[
entry:107  %sum_22_V = load i18* %Layer3_Bias_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="sum_22_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="130" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="6">
<![CDATA[
entry:107  %sum_22_V = load i18* %Layer3_Bias_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="sum_22_V"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108  %Layer3_Bias_V_addr_23 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_23"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="6">
<![CDATA[
entry:109  %sum_23_V = load i18* %Layer3_Bias_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="sum_23_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="133" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="6">
<![CDATA[
entry:109  %sum_23_V = load i18* %Layer3_Bias_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="sum_23_V"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110  %Layer3_Bias_V_addr_24 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_24"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="6">
<![CDATA[
entry:111  %sum_24_V = load i18* %Layer3_Bias_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="sum_24_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="136" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="6">
<![CDATA[
entry:111  %sum_24_V = load i18* %Layer3_Bias_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="sum_24_V"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112  %Layer3_Bias_V_addr_25 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_25"/></StgValue>
</operation>

<operation id="138" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="6">
<![CDATA[
entry:113  %sum_25_V = load i18* %Layer3_Bias_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="sum_25_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="139" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="6">
<![CDATA[
entry:113  %sum_25_V = load i18* %Layer3_Bias_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="sum_25_V"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114  %Layer3_Bias_V_addr_26 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_26"/></StgValue>
</operation>

<operation id="141" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="6">
<![CDATA[
entry:115  %sum_26_V = load i18* %Layer3_Bias_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="sum_26_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="142" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="6">
<![CDATA[
entry:115  %sum_26_V = load i18* %Layer3_Bias_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="sum_26_V"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116  %Layer3_Bias_V_addr_27 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_27"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="6">
<![CDATA[
entry:117  %sum_27_V = load i18* %Layer3_Bias_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="sum_27_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="145" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="6">
<![CDATA[
entry:117  %sum_27_V = load i18* %Layer3_Bias_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="sum_27_V"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118  %Layer3_Bias_V_addr_28 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_28"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="6">
<![CDATA[
entry:119  %sum_28_V = load i18* %Layer3_Bias_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="sum_28_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="148" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="6">
<![CDATA[
entry:119  %sum_28_V = load i18* %Layer3_Bias_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="sum_28_V"/></StgValue>
</operation>

<operation id="149" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120  %Layer3_Bias_V_addr_29 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_29"/></StgValue>
</operation>

<operation id="150" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="6">
<![CDATA[
entry:121  %sum_29_V = load i18* %Layer3_Bias_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="sum_29_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="151" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="6">
<![CDATA[
entry:121  %sum_29_V = load i18* %Layer3_Bias_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="sum_29_V"/></StgValue>
</operation>

<operation id="152" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122  %Layer3_Bias_V_addr_30 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_30"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="6">
<![CDATA[
entry:123  %sum_30_V = load i18* %Layer3_Bias_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="sum_30_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="154" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="6">
<![CDATA[
entry:123  %sum_30_V = load i18* %Layer3_Bias_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="sum_30_V"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124  %Layer3_Bias_V_addr_31 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_31"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="6">
<![CDATA[
entry:125  %sum_31_V = load i18* %Layer3_Bias_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="sum_31_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="157" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="6">
<![CDATA[
entry:125  %sum_31_V = load i18* %Layer3_Bias_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="sum_31_V"/></StgValue>
</operation>

<operation id="158" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126  %Layer3_Bias_V_addr_32 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_32"/></StgValue>
</operation>

<operation id="159" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="6">
<![CDATA[
entry:127  %sum_32_V = load i18* %Layer3_Bias_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="sum_32_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="160" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="6">
<![CDATA[
entry:127  %sum_32_V = load i18* %Layer3_Bias_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="sum_32_V"/></StgValue>
</operation>

<operation id="161" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128  %Layer3_Bias_V_addr_33 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_33"/></StgValue>
</operation>

<operation id="162" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="6">
<![CDATA[
entry:129  %sum_33_V = load i18* %Layer3_Bias_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="sum_33_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="163" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="6">
<![CDATA[
entry:129  %sum_33_V = load i18* %Layer3_Bias_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="sum_33_V"/></StgValue>
</operation>

<operation id="164" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130  %Layer3_Bias_V_addr_34 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_34"/></StgValue>
</operation>

<operation id="165" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="6">
<![CDATA[
entry:131  %sum_34_V = load i18* %Layer3_Bias_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="sum_34_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="166" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="6">
<![CDATA[
entry:131  %sum_34_V = load i18* %Layer3_Bias_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="sum_34_V"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132  %Layer3_Bias_V_addr_35 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_35"/></StgValue>
</operation>

<operation id="168" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="6">
<![CDATA[
entry:133  %sum_35_V = load i18* %Layer3_Bias_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sum_35_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="169" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="6">
<![CDATA[
entry:133  %sum_35_V = load i18* %Layer3_Bias_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sum_35_V"/></StgValue>
</operation>

<operation id="170" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134  %Layer3_Bias_V_addr_36 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_36"/></StgValue>
</operation>

<operation id="171" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="6">
<![CDATA[
entry:135  %sum_36_V = load i18* %Layer3_Bias_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="sum_36_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="172" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="6">
<![CDATA[
entry:135  %sum_36_V = load i18* %Layer3_Bias_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="sum_36_V"/></StgValue>
</operation>

<operation id="173" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136  %Layer3_Bias_V_addr_37 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_37"/></StgValue>
</operation>

<operation id="174" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="6">
<![CDATA[
entry:137  %sum_37_V = load i18* %Layer3_Bias_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="sum_37_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="175" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="6">
<![CDATA[
entry:137  %sum_37_V = load i18* %Layer3_Bias_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="sum_37_V"/></StgValue>
</operation>

<operation id="176" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138  %Layer3_Bias_V_addr_38 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_38"/></StgValue>
</operation>

<operation id="177" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="6">
<![CDATA[
entry:139  %sum_38_V = load i18* %Layer3_Bias_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="sum_38_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="178" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="6">
<![CDATA[
entry:139  %sum_38_V = load i18* %Layer3_Bias_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="sum_38_V"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140  %Layer3_Bias_V_addr_39 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_39"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="6">
<![CDATA[
entry:141  %sum_39_V = load i18* %Layer3_Bias_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="sum_39_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="181" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="6">
<![CDATA[
entry:141  %sum_39_V = load i18* %Layer3_Bias_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="sum_39_V"/></StgValue>
</operation>

<operation id="182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:142  %Layer3_Bias_V_addr_40 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_40"/></StgValue>
</operation>

<operation id="183" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="6">
<![CDATA[
entry:143  %sum_40_V = load i18* %Layer3_Bias_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="sum_40_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="184" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="6">
<![CDATA[
entry:143  %sum_40_V = load i18* %Layer3_Bias_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="sum_40_V"/></StgValue>
</operation>

<operation id="185" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144  %Layer3_Bias_V_addr_41 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_41"/></StgValue>
</operation>

<operation id="186" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="6">
<![CDATA[
entry:145  %sum_41_V = load i18* %Layer3_Bias_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="sum_41_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="187" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="6">
<![CDATA[
entry:145  %sum_41_V = load i18* %Layer3_Bias_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="sum_41_V"/></StgValue>
</operation>

<operation id="188" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146  %Layer3_Bias_V_addr_42 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_42"/></StgValue>
</operation>

<operation id="189" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="6">
<![CDATA[
entry:147  %sum_42_V = load i18* %Layer3_Bias_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="sum_42_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="190" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="6">
<![CDATA[
entry:147  %sum_42_V = load i18* %Layer3_Bias_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="sum_42_V"/></StgValue>
</operation>

<operation id="191" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148  %Layer3_Bias_V_addr_43 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_43"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="6">
<![CDATA[
entry:149  %sum_43_V = load i18* %Layer3_Bias_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="sum_43_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="193" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="6">
<![CDATA[
entry:149  %sum_43_V = load i18* %Layer3_Bias_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="sum_43_V"/></StgValue>
</operation>

<operation id="194" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:150  %Layer3_Bias_V_addr_44 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_44"/></StgValue>
</operation>

<operation id="195" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="6">
<![CDATA[
entry:151  %sum_44_V = load i18* %Layer3_Bias_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="sum_44_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="196" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="6">
<![CDATA[
entry:151  %sum_44_V = load i18* %Layer3_Bias_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="sum_44_V"/></StgValue>
</operation>

<operation id="197" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152  %Layer3_Bias_V_addr_45 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_45"/></StgValue>
</operation>

<operation id="198" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="6">
<![CDATA[
entry:153  %sum_45_V = load i18* %Layer3_Bias_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="sum_45_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="199" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="6">
<![CDATA[
entry:153  %sum_45_V = load i18* %Layer3_Bias_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="sum_45_V"/></StgValue>
</operation>

<operation id="200" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154  %Layer3_Bias_V_addr_46 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_46"/></StgValue>
</operation>

<operation id="201" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="6">
<![CDATA[
entry:155  %sum_46_V = load i18* %Layer3_Bias_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="sum_46_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="202" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="6">
<![CDATA[
entry:155  %sum_46_V = load i18* %Layer3_Bias_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="sum_46_V"/></StgValue>
</operation>

<operation id="203" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156  %Layer3_Bias_V_addr_47 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_47"/></StgValue>
</operation>

<operation id="204" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="6">
<![CDATA[
entry:157  %sum_47_V = load i18* %Layer3_Bias_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="sum_47_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="205" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="6">
<![CDATA[
entry:157  %sum_47_V = load i18* %Layer3_Bias_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="sum_47_V"/></StgValue>
</operation>

<operation id="206" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158  %Layer3_Bias_V_addr_48 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_48"/></StgValue>
</operation>

<operation id="207" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="6">
<![CDATA[
entry:159  %sum_48_V = load i18* %Layer3_Bias_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="sum_48_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="208" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="6">
<![CDATA[
entry:159  %sum_48_V = load i18* %Layer3_Bias_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="sum_48_V"/></StgValue>
</operation>

<operation id="209" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160  %Layer3_Bias_V_addr_49 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_49"/></StgValue>
</operation>

<operation id="210" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="6">
<![CDATA[
entry:161  %sum_49_V = load i18* %Layer3_Bias_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="sum_49_V"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="211" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="6">
<![CDATA[
entry:161  %sum_49_V = load i18* %Layer3_Bias_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="sum_49_V"/></StgValue>
</operation>

<operation id="212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162  %Layer3_Bias_V_addr_50 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_50"/></StgValue>
</operation>

<operation id="213" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="6">
<![CDATA[
entry:163  %sum_50_V = load i18* %Layer3_Bias_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="sum_50_V"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="214" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="6">
<![CDATA[
entry:163  %sum_50_V = load i18* %Layer3_Bias_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="sum_50_V"/></StgValue>
</operation>

<operation id="215" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164  %Layer3_Bias_V_addr_51 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_51"/></StgValue>
</operation>

<operation id="216" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="6">
<![CDATA[
entry:165  %sum_51_V = load i18* %Layer3_Bias_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="sum_51_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="217" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="6">
<![CDATA[
entry:165  %sum_51_V = load i18* %Layer3_Bias_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="sum_51_V"/></StgValue>
</operation>

<operation id="218" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166  %Layer3_Bias_V_addr_52 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_52"/></StgValue>
</operation>

<operation id="219" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="6">
<![CDATA[
entry:167  %sum_52_V = load i18* %Layer3_Bias_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="sum_52_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="220" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="6">
<![CDATA[
entry:167  %sum_52_V = load i18* %Layer3_Bias_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="sum_52_V"/></StgValue>
</operation>

<operation id="221" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168  %Layer3_Bias_V_addr_53 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_53"/></StgValue>
</operation>

<operation id="222" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="6">
<![CDATA[
entry:169  %sum_53_V = load i18* %Layer3_Bias_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="sum_53_V"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="223" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="6">
<![CDATA[
entry:169  %sum_53_V = load i18* %Layer3_Bias_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="sum_53_V"/></StgValue>
</operation>

<operation id="224" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170  %Layer3_Bias_V_addr_54 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_54"/></StgValue>
</operation>

<operation id="225" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="6">
<![CDATA[
entry:171  %sum_54_V = load i18* %Layer3_Bias_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="sum_54_V"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="226" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="6">
<![CDATA[
entry:171  %sum_54_V = load i18* %Layer3_Bias_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="sum_54_V"/></StgValue>
</operation>

<operation id="227" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172  %Layer3_Bias_V_addr_55 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_55"/></StgValue>
</operation>

<operation id="228" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="6">
<![CDATA[
entry:173  %sum_55_V = load i18* %Layer3_Bias_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="sum_55_V"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="229" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="6">
<![CDATA[
entry:173  %sum_55_V = load i18* %Layer3_Bias_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="sum_55_V"/></StgValue>
</operation>

<operation id="230" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174  %Layer3_Bias_V_addr_56 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_56"/></StgValue>
</operation>

<operation id="231" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="6">
<![CDATA[
entry:175  %sum_56_V = load i18* %Layer3_Bias_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="sum_56_V"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="232" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="6">
<![CDATA[
entry:175  %sum_56_V = load i18* %Layer3_Bias_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="sum_56_V"/></StgValue>
</operation>

<operation id="233" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176  %Layer3_Bias_V_addr_57 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_57"/></StgValue>
</operation>

<operation id="234" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="6">
<![CDATA[
entry:177  %sum_57_V = load i18* %Layer3_Bias_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="sum_57_V"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="235" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="6">
<![CDATA[
entry:177  %sum_57_V = load i18* %Layer3_Bias_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="sum_57_V"/></StgValue>
</operation>

<operation id="236" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178  %Layer3_Bias_V_addr_58 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_58"/></StgValue>
</operation>

<operation id="237" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="6">
<![CDATA[
entry:179  %sum_58_V = load i18* %Layer3_Bias_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="sum_58_V"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="238" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="6">
<![CDATA[
entry:179  %sum_58_V = load i18* %Layer3_Bias_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="sum_58_V"/></StgValue>
</operation>

<operation id="239" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180  %Layer3_Bias_V_addr_59 = getelementptr [60 x i18]* %Layer3_Bias_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="Layer3_Bias_V_addr_59"/></StgValue>
</operation>

<operation id="240" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="6">
<![CDATA[
entry:181  %sum_59_V = load i18* %Layer3_Bias_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="sum_59_V"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="241" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecMemCore([60 x i18]* %Layer3_Bias_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface([60 x i18]* %Layer3_Bias_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_59_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_58_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_57_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_56_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_55_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_54_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_53_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_52_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_51_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_50_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_49_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_48_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_47_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_46_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_45_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_44_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_43_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_42_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_41_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_40_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_39_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_38_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_37_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_36_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_35_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_34_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_33_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_32_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_31_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_30_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_29_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_28_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_27_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_26_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_25_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_24_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_23_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_22_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_21_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_20_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_19_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:43  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_18_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:44  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_17_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_16_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:46  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_15_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_14_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:48  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_13_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:49  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_12_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:50  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_11_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:51  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_10_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:52  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_9_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:53  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_8_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:54  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_7_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:55  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_6_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_5_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:57  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_4_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:58  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_3_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:59  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_2_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:60  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_1_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:61  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_0_V_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="6">
<![CDATA[
entry:181  %sum_59_V = load i18* %Layer3_Bias_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="sum_59_V"/></StgValue>
</operation>

<operation id="304" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:182  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_0_V_out_out, i18 %sum_0_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:183  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_1_V_out_out, i18 %sum_1_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:184  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_2_V_out_out, i18 %sum_2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:185  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_3_V_out_out, i18 %sum_3_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:186  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_4_V_out_out, i18 %sum_4_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:187  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_5_V_out_out, i18 %sum_5_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:188  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_6_V_out_out, i18 %sum_6_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:189  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_7_V_out_out, i18 %sum_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:190  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_8_V_out_out, i18 %sum_8_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:191  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_9_V_out_out, i18 %sum_9_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:192  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_10_V_out_out, i18 %sum_10_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:193  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_11_V_out_out, i18 %sum_11_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:194  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_12_V_out_out, i18 %sum_12_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:195  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_13_V_out_out, i18 %sum_13_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:196  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_14_V_out_out, i18 %sum_14_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:197  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_15_V_out_out, i18 %sum_15_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:198  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_16_V_out_out, i18 %sum_16_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:199  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_17_V_out_out, i18 %sum_17_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:200  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_18_V_out_out, i18 %sum_18_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:201  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_19_V_out_out, i18 %sum_19_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:202  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_20_V_out_out, i18 %sum_20_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:203  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_21_V_out_out, i18 %sum_21_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:204  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_22_V_out_out, i18 %sum_22_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:205  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_23_V_out_out, i18 %sum_23_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:206  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_24_V_out_out, i18 %sum_24_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:207  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_25_V_out_out, i18 %sum_25_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:208  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_26_V_out_out, i18 %sum_26_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:209  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_27_V_out_out, i18 %sum_27_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:210  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_28_V_out_out, i18 %sum_28_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:211  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_29_V_out_out, i18 %sum_29_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:212  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_30_V_out_out, i18 %sum_30_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:213  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_31_V_out_out, i18 %sum_31_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:214  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_32_V_out_out, i18 %sum_32_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:215  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_33_V_out_out, i18 %sum_33_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:216  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_34_V_out_out, i18 %sum_34_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:217  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_35_V_out_out, i18 %sum_35_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:218  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_36_V_out_out, i18 %sum_36_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:219  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_37_V_out_out, i18 %sum_37_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:220  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_38_V_out_out, i18 %sum_38_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:221  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_39_V_out_out, i18 %sum_39_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:222  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_40_V_out_out, i18 %sum_40_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:223  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_41_V_out_out, i18 %sum_41_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:224  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_42_V_out_out, i18 %sum_42_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:225  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_43_V_out_out, i18 %sum_43_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:226  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_44_V_out_out, i18 %sum_44_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:227  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_45_V_out_out, i18 %sum_45_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:228  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_46_V_out_out, i18 %sum_46_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:229  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_47_V_out_out, i18 %sum_47_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:230  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_48_V_out_out, i18 %sum_48_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:231  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_49_V_out_out, i18 %sum_49_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:232  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_50_V_out_out, i18 %sum_50_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:233  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_51_V_out_out, i18 %sum_51_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:234  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_52_V_out_out, i18 %sum_52_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:235  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_53_V_out_out, i18 %sum_53_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:236  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_54_V_out_out, i18 %sum_54_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:237  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_55_V_out_out, i18 %sum_55_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:238  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_56_V_out_out, i18 %sum_56_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:239  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_57_V_out_out, i18 %sum_57_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:240  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_58_V_out_out, i18 %sum_58_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:241  call void @_ssdm_op_Write.ap_fifo.i18P(i18* %sum_59_V_out_out, i18 %sum_59_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0">
<![CDATA[
entry:242  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
