
module mealy (w,clock,resetn,z);
	input w, clock, resetn;
	output reg z;
	reg y, Y;
	parameter A= 0, B= 1;
	always @(w or y) // define o Circ. Comb. Prox. Est. e Sa√≠da
		begin
			case (y)
			A: if (w==0)
					begin
						Y=A;
						z=0;
					end
				else
					begin
						Y=B;
						z=0;
					end
			B: if (w==0)
					begin
						Y=A;
						z=0;
					end
				else
					begin
						Y=B;
						z=1;
					end
			endcase
		end
	always @(posedge clock or negedge resetn)
		begin
			if (resetn==0)
				y <=A;
			else
				y <=Y;
			end
endmodule