

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Fri Oct 11 11:03:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        wb_s_uart_fd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.294 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [wb_s_uart_fd/source/top.cpp:13]   --->   Operation 2 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 4 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %adr"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %adr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %we"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %we, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cyc"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cyc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stb"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wb_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wb_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rx"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %tx"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %tx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ack"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ack, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %uart_out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %uart_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rx_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %rx" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 23 'read' 'rx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wb_in_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %wb_in" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 24 'read' 'wb_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stb_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %stb" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 25 'read' 'stb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cyc_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %cyc" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 26 'read' 'cyc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%we_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %we" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 27 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%adr_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %adr" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 28 'read' 'adr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 29 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tx_ff_load = load i1 %tx_ff" [wb_s_uart_fd/source/top.cpp:142]   --->   Operation 30 'load' 'tx_ff_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [wb_s_uart_fd/source/top.cpp:77]   --->   Operation 31 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [wb_s_uart_fd/source/top.cpp:109]   --->   Operation 32 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%baud_count_load = load i32 %baud_count" [wb_s_uart_fd/source/top.cpp:76]   --->   Operation 33 'load' 'baud_count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i11 %uart_rd_shift_V"   --->   Operation 34 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %p_Val2_1" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 35 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.44ns)   --->   "%switch_ln46 = switch i2 %state_load, void %sw.bb, i2 3, void %sw.bb57, i2 1, void %sw.bb39, i2 2, void %sw.bb51" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 36 'switch' 'switch_ln46' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %rx_read, void %if.then52, void %if.else55" [wb_s_uart_fd/source/top.cpp:98]   --->   Operation 37 'br' 'br_ln98' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i11 @_ssdm_op_BitSet.i11.i11.i32.i1, i11 %p_Val2_1, i32 0, i1 0"   --->   Operation 38 'bitset' 'p_Result_2' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln798_1 = trunc i11 %p_Result_2"   --->   Operation 39 'trunc' 'trunc_ln798_1' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln798 = store i11 %p_Result_2, i11 %uart_rd_shift_V"   --->   Operation 40 'store' 'store_ln798' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.52ns)   --->   "%br_ln100 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:100]   --->   Operation 41 'br' 'br_ln100' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.52>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:103]   --->   Operation 42 'write' 'write_ln103' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 43 'br' 'br_ln0' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.52>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%icmp_ln76 = icmp_eq  i32 %baud_count_load, i32 1" [wb_s_uart_fd/source/top.cpp:76]   --->   Operation 44 'icmp' 'icmp_ln76' <Predicate = (state_load == 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else49, void %if.then41" [wb_s_uart_fd/source/top.cpp:76]   --->   Operation 45 'br' 'br_ln76' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:90]   --->   Operation 46 'write' 'write_ln90' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.01ns)   --->   "%add_ln91 = add i32 %baud_count_load, i32 4294967295" [wb_s_uart_fd/source/top.cpp:91]   --->   Operation 47 'add' 'add_ln91' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.47ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:91]   --->   Operation 48 'store' 'store_ln91' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 0.47>
ST_1 : Operation 49 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 49 'br' 'br_ln0' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 0.52>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_s = load i10 %uart_wr_shift_V"   --->   Operation 50 'load' 'p_Val2_s' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln779 = sext i10 %p_Val2_s"   --->   Operation 51 'sext' 'sext_ln779' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i32 %i_load"   --->   Operation 52 'trunc' 'trunc_ln779' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i11, i11 %sext_ln779, i11 %trunc_ln779"   --->   Operation 53 'bitselect' 'p_Result_s' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.47ns)   --->   "%store_ln78 = store i32 54, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:78]   --->   Operation 54 'store' 'store_ln78' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.47>
ST_1 : Operation 55 [1/1] (1.01ns)   --->   "%add_ln79 = add i32 %i_load, i32 1" [wb_s_uart_fd/source/top.cpp:79]   --->   Operation 55 'add' 'add_ln79' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_sgt  i32 %add_ln79, i32 10" [wb_s_uart_fd/source/top.cpp:80]   --->   Operation 56 'icmp' 'icmp_ln80' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else47, void %if.then46" [wb_s_uart_fd/source/top.cpp:80]   --->   Operation 57 'br' 'br_ln80' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:86]   --->   Operation 58 'write' 'write_ln86' <Predicate = (state_load == 1 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 59 'br' 'br_ln0' <Predicate = (state_load == 1 & icmp_ln76 & !icmp_ln80)> <Delay = 0.52>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:82]   --->   Operation 60 'write' 'write_ln82' <Predicate = (state_load == 1 & icmp_ln76 & icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.52ns)   --->   "%br_ln84 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:84]   --->   Operation 61 'br' 'br_ln84' <Predicate = (state_load == 1 & icmp_ln76 & icmp_ln80)> <Delay = 0.52>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%icmp_ln108 = icmp_eq  i32 %baud_count_load, i32 1" [wb_s_uart_fd/source/top.cpp:108]   --->   Operation 62 'icmp' 'icmp_ln108' <Predicate = (state_load == 3)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %if.else67, void %if.then59" [wb_s_uart_fd/source/top.cpp:108]   --->   Operation 63 'br' 'br_ln108' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln124 = add i32 %baud_count_load, i32 4294967295" [wb_s_uart_fd/source/top.cpp:124]   --->   Operation 64 'add' 'add_ln124' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.47ns)   --->   "%store_ln124 = store i32 %add_ln124, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:124]   --->   Operation 65 'store' 'store_ln124' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 0.47>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:126]   --->   Operation 66 'write' 'write_ln126' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 67 'br' 'br_ln0' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 0.52>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1 = bitset i11 @_ssdm_op_BitSet.i11.i11.i32.i1, i11 %p_Val2_1, i32 %j_load, i1 %rx_read"   --->   Operation 68 'bitset' 'p_Result_1' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln798 = trunc i11 %p_Result_1"   --->   Operation 69 'trunc' 'trunc_ln798' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln798 = store i11 %p_Result_1, i11 %uart_rd_shift_V"   --->   Operation 70 'store' 'store_ln798' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.47ns)   --->   "%store_ln110 = store i32 54, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:110]   --->   Operation 71 'store' 'store_ln110' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.47>
ST_1 : Operation 72 [1/1] (1.01ns)   --->   "%add_ln111 = add i32 %j_load, i32 1" [wb_s_uart_fd/source/top.cpp:111]   --->   Operation 72 'add' 'add_ln111' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln112 = icmp_sgt  i32 %add_ln111, i32 9" [wb_s_uart_fd/source/top.cpp:112]   --->   Operation 73 'icmp' 'icmp_ln112' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %if.else65, void %if.then64" [wb_s_uart_fd/source/top.cpp:112]   --->   Operation 74 'br' 'br_ln112' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:119]   --->   Operation 75 'write' 'write_ln119' <Predicate = (state_load == 3 & icmp_ln108 & !icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 76 'br' 'br_ln0' <Predicate = (state_load == 3 & icmp_ln108 & !icmp_ln112)> <Delay = 0.52>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln115 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:115]   --->   Operation 77 'write' 'write_ln115' <Predicate = (state_load == 3 & icmp_ln108 & icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.52ns)   --->   "%br_ln116 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:116]   --->   Operation 78 'br' 'br_ln116' <Predicate = (state_load == 3 & icmp_ln108 & icmp_ln112)> <Delay = 0.52>
ST_1 : Operation 79 [1/1] (0.47ns)   --->   "%store_ln51 = store i32 54, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:51]   --->   Operation 79 'store' 'store_ln51' <Predicate = (state_load == 0)> <Delay = 0.47>
ST_1 : Operation 80 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %adr_read, i8 252"   --->   Operation 80 'icmp' 'icmp_ln1019' <Predicate = (state_load == 0)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:53]   --->   Operation 81 'write' 'write_ln53' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.52ns)   --->   "%br_ln52 = br i1 %icmp_ln1019, void %sw.epilog, void %if.then" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 82 'br' 'br_ln52' <Predicate = (state_load == 0)> <Delay = 0.52>
ST_1 : Operation 83 [1/1] (0.28ns)   --->   "%and_ln54 = and i1 %stb_read, i1 %cyc_read" [wb_s_uart_fd/source/top.cpp:54]   --->   Operation 83 'and' 'and_ln54' <Predicate = (state_load == 0 & icmp_ln1019)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.28ns)   --->   "%and_ln54_1 = and i1 %and_ln54, i1 %we_read" [wb_s_uart_fd/source/top.cpp:54]   --->   Operation 84 'and' 'and_ln54_1' <Predicate = (state_load == 0 & icmp_ln1019)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %and_ln54_1, void %if.else, void %if.then17" [wb_s_uart_fd/source/top.cpp:54]   --->   Operation 85 'br' 'br_ln54' <Predicate = (state_load == 0 & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%xor_ln61 = xor i1 %we_read, i1 1" [wb_s_uart_fd/source/top.cpp:61]   --->   Operation 86 'xor' 'xor_ln61' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%and_ln61 = and i1 %and_ln54, i1 %xor_ln61" [wb_s_uart_fd/source/top.cpp:61]   --->   Operation 87 'and' 'and_ln61' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%next_state = select i1 %and_ln61, i2 2, i2 0" [wb_s_uart_fd/source/top.cpp:61]   --->   Operation 88 'select' 'next_state' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 89 'br' 'br_ln0' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.52>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1669 = trunc i8 %wb_in_read"   --->   Operation 90 'trunc' 'trunc_ln1669' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i7.i1, i2 2, i7 %trunc_ln1669, i1 0"   --->   Operation 91 'bitconcatenate' 'p_Val2_2' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln56 = store i10 %p_Val2_2, i10 %uart_wr_shift_V" [wb_s_uart_fd/source/top.cpp:56]   --->   Operation 92 'store' 'store_ln56' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.52ns)   --->   "%br_ln60 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:60]   --->   Operation 93 'br' 'br_ln60' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.52>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tx_ff_flag_0 = phi i1 1, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 0, void %if.else55, i1 0, void %if.then52, i1 1, void %if.then46, i1 1, void %if.else47, i1 0, void %if.else49, i1 0, void %if.then64, i1 0, void %if.else65, i1 0, void %if.else67"   --->   Operation 94 'phi' 'tx_ff_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tx_ff_loc_0 = phi i1 0, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 %tx_ff_load, void %if.else55, i1 %tx_ff_load, void %if.then52, i1 %p_Result_s, void %if.then46, i1 %p_Result_s, void %if.else47, i1 %tx_ff_load, void %if.else49, i1 %tx_ff_load, void %if.then64, i1 %tx_ff_load, void %if.else65, i1 %tx_ff_load, void %if.else67"   --->   Operation 95 'phi' 'tx_ff_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%i_new_0 = phi i32 1, void %if.then17, i32 0, void %if.else, i32 0, void %sw.bb, i32 0, void %if.else55, i32 0, void %if.then52, i32 0, void %if.then46, i32 %add_ln79, void %if.else47, i32 0, void %if.else49, i32 0, void %if.then64, i32 0, void %if.else65, i32 0, void %if.else67" [wb_s_uart_fd/source/top.cpp:79]   --->   Operation 96 'phi' 'i_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%j_flag_0 = phi i1 1, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 0, void %if.else55, i1 0, void %if.then52, i1 0, void %if.then46, i1 0, void %if.else47, i1 0, void %if.else49, i1 1, void %if.then64, i1 1, void %if.else65, i1 0, void %if.else67"   --->   Operation 97 'phi' 'j_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%j_new_0 = phi i32 1, void %if.then17, i32 1, void %if.else, i32 1, void %sw.bb, i32 0, void %if.else55, i32 0, void %if.then52, i32 0, void %if.then46, i32 0, void %if.else47, i32 0, void %if.else49, i32 1, void %if.then64, i32 %add_ln111, void %if.else65, i32 0, void %if.else67" [wb_s_uart_fd/source/top.cpp:111]   --->   Operation 98 'phi' 'j_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%phi_ln186 = phi i10 %trunc_ln46, void %if.then17, i10 %trunc_ln46, void %if.else, i10 %trunc_ln46, void %sw.bb, i10 %trunc_ln46, void %if.else55, i10 %trunc_ln798_1, void %if.then52, i10 %trunc_ln46, void %if.then46, i10 %trunc_ln46, void %if.else47, i10 %trunc_ln46, void %if.else49, i10 %trunc_ln798, void %if.then64, i10 %trunc_ln798, void %if.else65, i10 %trunc_ln46, void %if.else67"   --->   Operation 99 'phi' 'phi_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%next_state_1 = phi i2 1, void %if.then17, i2 %next_state, void %if.else, i2 0, void %sw.bb, i2 0, void %if.else55, i2 3, void %if.then52, i2 0, void %if.then46, i2 1, void %if.else47, i2 1, void %if.else49, i2 0, void %if.then64, i2 3, void %if.else65, i2 3, void %if.else67"   --->   Operation 100 'phi' 'next_state_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 %tx_ff_loc_0" [wb_s_uart_fd/source/top.cpp:142]   --->   Operation 101 'write' 'write_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln143 = store i2 %next_state_1, i2 %state" [wb_s_uart_fd/source/top.cpp:143]   --->   Operation 102 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_none.i10P0A, i10 %uart_out, i10 %phi_ln186" [wb_s_uart_fd/source/top.cpp:144]   --->   Operation 103 'write' 'write_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %j_flag_0, void %sw.epilog.new4, void %mergeST3"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %j_new_0, i32 %j" [wb_s_uart_fd/source/top.cpp:50]   --->   Operation 105 'store' 'store_ln50' <Predicate = (j_flag_0)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new4"   --->   Operation 106 'br' 'br_ln0' <Predicate = (j_flag_0)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %tx_ff_flag_0, void %sw.epilog.new, void %mergeST1"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln49 = store i32 %i_new_0, i32 %i" [wb_s_uart_fd/source/top.cpp:49]   --->   Operation 108 'store' 'store_ln49' <Predicate = (tx_ff_flag_0)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln48 = store i1 %tx_ff_loc_0, i1 %tx_ff" [wb_s_uart_fd/source/top.cpp:48]   --->   Operation 109 'store' 'store_ln48' <Predicate = (tx_ff_flag_0)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new"   --->   Operation 110 'br' 'br_ln0' <Predicate = (tx_ff_flag_0)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln148 = ret" [wb_s_uart_fd/source/top.cpp:148]   --->   Operation 111 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ adr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cyc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wb_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_ff]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ baud_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ uart_rd_shift_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ uart_wr_shift_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln13  (specpipeline  ) [ 00]
spectopmodule_ln11 (spectopmodule ) [ 00]
specinterface_ln11 (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
rx_read            (read          ) [ 01]
wb_in_read         (read          ) [ 00]
stb_read           (read          ) [ 00]
cyc_read           (read          ) [ 00]
we_read            (read          ) [ 00]
adr_read           (read          ) [ 00]
state_load         (load          ) [ 01]
tx_ff_load         (load          ) [ 00]
i_load             (load          ) [ 00]
j_load             (load          ) [ 00]
baud_count_load    (load          ) [ 00]
p_Val2_1           (load          ) [ 00]
trunc_ln46         (trunc         ) [ 00]
switch_ln46        (switch        ) [ 00]
br_ln98            (br            ) [ 00]
p_Result_2         (bitset        ) [ 00]
trunc_ln798_1      (trunc         ) [ 00]
store_ln798        (store         ) [ 00]
br_ln100           (br            ) [ 00]
write_ln103        (write         ) [ 00]
br_ln0             (br            ) [ 00]
icmp_ln76          (icmp          ) [ 01]
br_ln76            (br            ) [ 00]
write_ln90         (write         ) [ 00]
add_ln91           (add           ) [ 00]
store_ln91         (store         ) [ 00]
br_ln0             (br            ) [ 00]
p_Val2_s           (load          ) [ 00]
sext_ln779         (sext          ) [ 00]
trunc_ln779        (trunc         ) [ 00]
p_Result_s         (bitselect     ) [ 00]
store_ln78         (store         ) [ 00]
add_ln79           (add           ) [ 00]
icmp_ln80          (icmp          ) [ 01]
br_ln80            (br            ) [ 00]
write_ln86         (write         ) [ 00]
br_ln0             (br            ) [ 00]
write_ln82         (write         ) [ 00]
br_ln84            (br            ) [ 00]
icmp_ln108         (icmp          ) [ 01]
br_ln108           (br            ) [ 00]
add_ln124          (add           ) [ 00]
store_ln124        (store         ) [ 00]
write_ln126        (write         ) [ 00]
br_ln0             (br            ) [ 00]
p_Result_1         (bitset        ) [ 00]
trunc_ln798        (trunc         ) [ 00]
store_ln798        (store         ) [ 00]
store_ln110        (store         ) [ 00]
add_ln111          (add           ) [ 00]
icmp_ln112         (icmp          ) [ 01]
br_ln112           (br            ) [ 00]
write_ln119        (write         ) [ 00]
br_ln0             (br            ) [ 00]
write_ln115        (write         ) [ 00]
br_ln116           (br            ) [ 00]
store_ln51         (store         ) [ 00]
icmp_ln1019        (icmp          ) [ 01]
write_ln53         (write         ) [ 00]
br_ln52            (br            ) [ 00]
and_ln54           (and           ) [ 00]
and_ln54_1         (and           ) [ 01]
br_ln54            (br            ) [ 00]
xor_ln61           (xor           ) [ 00]
and_ln61           (and           ) [ 00]
next_state         (select        ) [ 00]
br_ln0             (br            ) [ 00]
trunc_ln1669       (trunc         ) [ 00]
p_Val2_2           (bitconcatenate) [ 00]
store_ln56         (store         ) [ 00]
br_ln60            (br            ) [ 00]
tx_ff_flag_0       (phi           ) [ 01]
tx_ff_loc_0        (phi           ) [ 00]
i_new_0            (phi           ) [ 00]
j_flag_0           (phi           ) [ 01]
j_new_0            (phi           ) [ 00]
phi_ln186          (phi           ) [ 00]
next_state_1       (phi           ) [ 00]
write_ln142        (write         ) [ 00]
store_ln143        (store         ) [ 00]
write_ln144        (write         ) [ 00]
br_ln0             (br            ) [ 00]
store_ln50         (store         ) [ 00]
br_ln0             (br            ) [ 00]
br_ln0             (br            ) [ 00]
store_ln49         (store         ) [ 00]
store_ln48         (store         ) [ 00]
br_ln0             (br            ) [ 00]
ret_ln148          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="adr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="we">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cyc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stb"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wb_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wb_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ack">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ack"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="uart_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_ff">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ff"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="j">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="baud_count">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baud_count"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="uart_rd_shift_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_rd_shift_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="uart_wr_shift_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_wr_shift_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i11.i11.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="rx_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="wb_in_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wb_in_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="stb_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stb_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cyc_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cyc_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="we_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="we_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="adr_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="adr_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/1 write_ln90/1 write_ln86/1 write_ln82/1 write_ln126/1 write_ln119/1 write_ln115/1 write_ln53/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln142_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln142/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln144_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln144/1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="tx_ff_flag_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tx_ff_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="tx_ff_flag_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="1" slack="0"/>
<pin id="158" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="1" slack="0"/>
<pin id="160" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="8" bw="1" slack="0"/>
<pin id="162" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="10" bw="1" slack="0"/>
<pin id="164" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="12" bw="1" slack="0"/>
<pin id="166" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="14" bw="1" slack="0"/>
<pin id="168" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="16" bw="1" slack="0"/>
<pin id="170" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="18" bw="1" slack="0"/>
<pin id="172" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="20" bw="1" slack="0"/>
<pin id="174" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="22" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_ff_flag_0/1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tx_ff_loc_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tx_ff_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="tx_ff_loc_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="8" bw="1" slack="0"/>
<pin id="200" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="10" bw="1" slack="0"/>
<pin id="202" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="12" bw="1" slack="0"/>
<pin id="204" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="14" bw="1" slack="0"/>
<pin id="206" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="16" bw="1" slack="0"/>
<pin id="208" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="18" bw="1" slack="0"/>
<pin id="210" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="20" bw="1" slack="0"/>
<pin id="212" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="22" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_ff_loc_0/1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_new_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_new_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_new_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="1" slack="0"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="1" slack="0"/>
<pin id="229" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="8" bw="1" slack="0"/>
<pin id="231" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="10" bw="1" slack="0"/>
<pin id="233" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="12" bw="32" slack="0"/>
<pin id="235" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="14" bw="1" slack="0"/>
<pin id="237" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="16" bw="1" slack="0"/>
<pin id="239" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="18" bw="1" slack="0"/>
<pin id="241" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="20" bw="1" slack="0"/>
<pin id="243" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_new_0/1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_flag_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_flag_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="1" slack="0"/>
<pin id="264" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="1" slack="0"/>
<pin id="266" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="8" bw="1" slack="0"/>
<pin id="268" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="10" bw="1" slack="0"/>
<pin id="270" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="12" bw="1" slack="0"/>
<pin id="272" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="14" bw="1" slack="0"/>
<pin id="274" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="16" bw="1" slack="0"/>
<pin id="276" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="18" bw="1" slack="0"/>
<pin id="278" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="20" bw="1" slack="0"/>
<pin id="280" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="22" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_flag_0/1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_new_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_new_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_new_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="1" slack="0"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="1" slack="0"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="8" bw="1" slack="0"/>
<pin id="306" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="10" bw="1" slack="0"/>
<pin id="308" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="12" bw="1" slack="0"/>
<pin id="310" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="14" bw="1" slack="0"/>
<pin id="312" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="16" bw="1" slack="0"/>
<pin id="314" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="18" bw="32" slack="0"/>
<pin id="316" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="20" bw="1" slack="0"/>
<pin id="318" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_new_0/1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_ln186_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="332" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln186 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="phi_ln186_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="10" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="4" bw="10" slack="0"/>
<pin id="339" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="10" slack="0"/>
<pin id="341" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="8" bw="10" slack="0"/>
<pin id="343" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="10" bw="10" slack="0"/>
<pin id="345" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="12" bw="10" slack="0"/>
<pin id="347" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="14" bw="10" slack="0"/>
<pin id="349" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="16" bw="10" slack="0"/>
<pin id="351" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="18" bw="10" slack="0"/>
<pin id="353" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="20" bw="10" slack="0"/>
<pin id="355" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="22" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln186/1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="next_state_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_state_1 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="next_state_1_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="2" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="1" slack="0"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="1" slack="0"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="8" bw="1" slack="0"/>
<pin id="371" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="10" bw="1" slack="0"/>
<pin id="373" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="12" bw="1" slack="0"/>
<pin id="375" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="14" bw="1" slack="0"/>
<pin id="377" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="16" bw="1" slack="0"/>
<pin id="379" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="18" bw="1" slack="0"/>
<pin id="381" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="20" bw="1" slack="0"/>
<pin id="383" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="22" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_state_1/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 icmp_ln108/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 add_ln124/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="state_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tx_ff_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_ff_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="i_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="baud_count_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="baud_count_load/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Val2_1_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln46_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Result_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="0" index="3" bw="1" slack="0"/>
<pin id="454" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln798_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln798_1/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln798_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln798/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln91_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Val2_s_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln779_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln779/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln779_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_s_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="0" index="2" bw="11" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln78_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln79_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln80_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln124_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Result_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="0" index="1" bw="11" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="0" index="3" bw="1" slack="0"/>
<pin id="528" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln798_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln798/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln798_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln798/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln110_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln111_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln112_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="5" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln51_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln1019_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln54_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln54_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_1/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln61_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln61_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="next_state_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln1669_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1669/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_Val2_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="0"/>
<pin id="616" dir="0" index="2" bw="7" slack="0"/>
<pin id="617" dir="0" index="3" bw="1" slack="0"/>
<pin id="618" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln56_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="0" index="1" bw="10" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln143_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="2" slack="0"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln50_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln49_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln48_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="181"><net_src comp="76" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="152" pin=12"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="152" pin=14"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="152" pin=16"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="152" pin=18"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="152" pin=20"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="217"><net_src comp="190" pin="22"/><net_sink comp="135" pin=2"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="248"><net_src comp="86" pin="0"/><net_sink comp="221" pin=6"/></net>

<net id="249"><net_src comp="86" pin="0"/><net_sink comp="221" pin=8"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="221" pin=10"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="221" pin=14"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="221" pin=16"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="221" pin=18"/></net>

<net id="254"><net_src comp="86" pin="0"/><net_sink comp="221" pin=20"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="258" pin=8"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="258" pin=10"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="258" pin=12"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="258" pin=14"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="258" pin=16"/></net>

<net id="291"><net_src comp="76" pin="0"/><net_sink comp="258" pin=18"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="258" pin=20"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="323"><net_src comp="86" pin="0"/><net_sink comp="296" pin=6"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="296" pin=8"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="296" pin=10"/></net>

<net id="326"><net_src comp="86" pin="0"/><net_sink comp="296" pin=12"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="296" pin=14"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="296" pin=16"/></net>

<net id="329"><net_src comp="86" pin="0"/><net_sink comp="296" pin=20"/></net>

<net id="357"><net_src comp="333" pin="22"/><net_sink comp="142" pin=2"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="361" pin=6"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="361" pin=8"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="361" pin=10"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="361" pin=12"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="361" pin=14"/></net>

<net id="392"><net_src comp="82" pin="0"/><net_sink comp="361" pin=16"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="361" pin=18"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="361" pin=20"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="20" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="190" pin=8"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="190" pin=16"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="190" pin=18"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="190" pin=20"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="26" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="333" pin=6"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="333" pin=10"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="333" pin=12"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="333" pin=14"/></net>

<net id="448"><net_src comp="437" pin="1"/><net_sink comp="333" pin=20"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="433" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="333" pin=8"/></net>

<net id="468"><net_src comp="449" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="400" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="30" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="419" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="480" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="488" pin="3"/><net_sink comp="190" pin=10"/></net>

<net id="497"><net_src comp="488" pin="3"/><net_sink comp="190" pin=12"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="26" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="419" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="504" pin="2"/><net_sink comp="221" pin=12"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="400" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="62" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="433" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="423" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="90" pin="2"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="333" pin=16"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="333" pin=18"/></net>

<net id="543"><net_src comp="523" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="28" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="26" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="423" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="2"/><net_sink comp="296" pin=18"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="78" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="26" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="120" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="102" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="108" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="114" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="114" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="576" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="608"><net_src comp="600" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="612"><net_src comp="96" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="84" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="60" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="609" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="64" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="627"><net_src comp="613" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="30" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="361" pin="22"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="18" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="296" pin="22"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="24" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="221" pin="22"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="22" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="190" pin="22"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="647" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx | {1 }
	Port: ack | {1 }
	Port: uart_out | {1 }
	Port: state | {1 }
	Port: tx_ff | {1 }
	Port: i | {1 }
	Port: j | {1 }
	Port: baud_count | {1 }
	Port: uart_rd_shift_V | {1 }
	Port: uart_wr_shift_V | {1 }
 - Input state : 
	Port: top : adr | {1 }
	Port: top : we | {1 }
	Port: top : cyc | {1 }
	Port: top : stb | {1 }
	Port: top : wb_in | {1 }
	Port: top : rx | {1 }
	Port: top : state | {1 }
	Port: top : tx_ff | {1 }
	Port: top : i | {1 }
	Port: top : j | {1 }
	Port: top : baud_count | {1 }
	Port: top : uart_rd_shift_V | {1 }
	Port: top : uart_wr_shift_V | {1 }
  - Chain level:
	State 1
		trunc_ln46 : 1
		switch_ln46 : 1
		p_Result_2 : 1
		trunc_ln798_1 : 2
		store_ln798 : 2
		icmp_ln76 : 1
		br_ln76 : 2
		add_ln91 : 1
		store_ln91 : 2
		sext_ln779 : 1
		trunc_ln779 : 1
		p_Result_s : 2
		add_ln79 : 1
		icmp_ln80 : 2
		br_ln80 : 3
		icmp_ln108 : 1
		br_ln108 : 2
		add_ln124 : 1
		store_ln124 : 2
		p_Result_1 : 1
		trunc_ln798 : 2
		store_ln798 : 2
		add_ln111 : 1
		icmp_ln112 : 2
		br_ln112 : 3
		br_ln52 : 1
		p_Val2_2 : 1
		store_ln56 : 2
		tx_ff_flag_0 : 2
		tx_ff_loc_0 : 3
		i_new_0 : 2
		j_flag_0 : 2
		j_new_0 : 2
		phi_ln186 : 3
		next_state_1 : 1
		write_ln142 : 4
		store_ln143 : 2
		write_ln144 : 4
		br_ln0 : 3
		store_ln50 : 3
		br_ln0 : 3
		store_ln49 : 3
		store_ln48 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_400        |    0    |    39   |
|    add   |      add_ln79_fu_504     |    0    |    39   |
|          |     add_ln111_fu_551     |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_395        |    0    |    20   |
|   icmp   |     icmp_ln80_fu_511     |    0    |    20   |
|          |     icmp_ln112_fu_558    |    0    |    20   |
|          |    icmp_ln1019_fu_570    |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |      and_ln54_fu_576     |    0    |    2    |
|    and   |     and_ln54_1_fu_582    |    0    |    2    |
|          |      and_ln61_fu_594     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln61_fu_588     |    0    |    2    |
|----------|--------------------------|---------|---------|
|  select  |     next_state_fu_600    |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |    rx_read_read_fu_90    |    0    |    0    |
|          |   wb_in_read_read_fu_96  |    0    |    0    |
|   read   |   stb_read_read_fu_102   |    0    |    0    |
|          |   cyc_read_read_fu_108   |    0    |    0    |
|          |    we_read_read_fu_114   |    0    |    0    |
|          |   adr_read_read_fu_120   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_126     |    0    |    0    |
|   write  | write_ln142_write_fu_135 |    0    |    0    |
|          | write_ln144_write_fu_142 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln46_fu_437    |    0    |    0    |
|          |   trunc_ln798_1_fu_459   |    0    |    0    |
|   trunc  |    trunc_ln779_fu_484    |    0    |    0    |
|          |    trunc_ln798_fu_533    |    0    |    0    |
|          |    trunc_ln1669_fu_609   |    0    |    0    |
|----------|--------------------------|---------|---------|
|  bitset  |     p_Result_2_fu_449    |    0    |    0    |
|          |     p_Result_1_fu_523    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln779_fu_480    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|     p_Result_s_fu_488    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      p_Val2_2_fu_613     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   198   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   i_new_0_reg_218  |   32   |
|  j_flag_0_reg_255  |    1   |
|   j_new_0_reg_293  |   32   |
|next_state_1_reg_358|    2   |
|  phi_ln186_reg_330 |   10   |
|tx_ff_flag_0_reg_149|    1   |
| tx_ff_loc_0_reg_187|    1   |
+--------------------+--------+
|        Total       |   79   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_126 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    2   ||  0.427  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   79   |   198  |
+-----------+--------+--------+--------+
