#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Sep 28 13:17:20 2025
# Process ID: 256510
# Current directory: /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.runs/synth_1
# Command line: vivado -log eyeriss_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eyeriss_top.tcl
# Log file: /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.runs/synth_1/eyeriss_top.vds
# Journal file: /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.runs/synth_1/vivado.jou
# Running On: esoc-desktop, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 10, Host memory: 50201 MB
#-----------------------------------------------------------
source eyeriss_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2363.379 ; gain = 119.992 ; free physical = 21049 ; free virtual = 32907
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/esoc/broadwise/vivado/projects/eyeriss/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/utils_1/imports/synth_1/eyeriss_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/utils_1/imports/synth_1/eyeriss_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top eyeriss_top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 256631
INFO: [Synth 8-11241] undeclared symbol 'o_iter_done', assumed default net type 'wire' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_load_ctrl.v:109]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.809 ; gain = 354.738 ; free physical = 20400 ; free virtual = 32258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eyeriss_top' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/eyeriss_ip_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_slave' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:232]
INFO: [Synth 8-226] default block is never used [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:373]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_slave' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:4]
INFO: [Synth 8-6157] synthesizing module 'eyeriss_wrapper' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/eyeriss_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'true_dpbram_config' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:8]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: pe_set_config.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'pe_set_config.mem' is read successfully [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:60]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[0]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[1]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[2]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[3]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[4]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[5]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[6]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[7]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[8]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[9]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[10]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[11]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[12]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[13]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[14]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[15]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[16]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[17]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[18]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[19]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[20]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[21]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[22]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[23]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[24]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[25]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[26]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[27]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[28]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[29]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[30]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[31]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[32]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[33]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[34]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[35]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[36]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[37]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[38]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[39]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[40]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[41]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[42]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[43]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[44]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[45]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[46]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[47]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[48]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[49]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[50]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[51]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[52]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[53]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[54]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[55]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[56]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[57]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[58]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[59]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[60]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[61]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[62]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'BRAM[63]' is not inferred as ram due to incorrect usage [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:52]
INFO: [Synth 8-6155] done synthesizing module 'true_dpbram_config' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:8]
INFO: [Synth 8-6157] synthesizing module 'TOP_ctrl' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/TOP_ctrl.v:2]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter NUM_ROWS bound to: 3 - type: integer 
	Parameter NUM_COLS bound to: 13 - type: integer 
	Parameter BANK_NUM bound to: 3 - type: integer 
	Parameter BANK_DEPTH bound to: 8192 - type: integer 
	Parameter IFMAP_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PSUM_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter IFMAP_COL_ID_BITWIDTH bound to: 5 - type: integer 
	Parameter WGHT_COL_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PSUM_COL_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter IFMAP_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter WGHT_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter PSUM_BUS_BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/TOP_ctrl.v:281]
INFO: [Synth 8-6157] synthesizing module 'GLB_addr_decoder' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GLB_addr_decoder.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter BANK_NUM bound to: 3 - type: integer 
	Parameter BANK_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GLB_addr_decoder.v:42]
INFO: [Synth 8-6155] done synthesizing module 'GLB_addr_decoder' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GLB_addr_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ifmap_load_ctrl' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:123]
INFO: [Synth 8-6155] done synthesizing module 'ifmap_load_ctrl' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'wght_load_ctrl' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/wght_load_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wght_load_ctrl' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/wght_load_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'psum_load_ctrl' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_load_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'psum_load_ctrl' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_load_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'psum_store_ctrl' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_store_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'psum_store_ctrl' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_store_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'psum_selection_decoder' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_selection_decoder.v:2]
	Parameter NUM_ROWS bound to: 3 - type: integer 
	Parameter NUM_COLS bound to: 13 - type: integer 
	Parameter PSUM_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PSUM_COL_ID_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'psum_selection_decoder' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/psum_selection_decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'TOP_ctrl' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/TOP_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'GLB' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GLB.v:3]
	Parameter DATA_BITWIDTH bound to: 32 - type: integer 
	Parameter BANK_NUM bound to: 3 - type: integer 
	Parameter BANK_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'true_dpbram' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:8]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ifmap.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'ifmap.mem' is read successfully [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:40]
INFO: [Synth 8-6155] done synthesizing module 'true_dpbram' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:8]
INFO: [Synth 8-6157] synthesizing module 'true_dpbram__parameterized0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:8]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: psum_init.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'psum_init.mem' is read successfully [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:40]
INFO: [Synth 8-6155] done synthesizing module 'true_dpbram__parameterized0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:8]
INFO: [Synth 8-6157] synthesizing module 'true_dpbram__parameterized1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:8]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: weight.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weight.mem' is read successfully [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:40]
INFO: [Synth 8-6155] done synthesizing module 'true_dpbram__parameterized1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram.v:8]
INFO: [Synth 8-6155] done synthesizing module 'GLB' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GLB.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'o_rd' does not match port width (32) of module 'GLB' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/eyeriss_wrapper.v:251]
INFO: [Synth 8-6157] synthesizing module 'PE_array' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:2]
	Parameter NUM_ROWS bound to: 3 - type: integer 
	Parameter NUM_COLS bound to: 13 - type: integer 
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter IFMAP_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter IFMAP_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter IFMAP_COL_ID_BITWIDTH bound to: 5 - type: integer 
	Parameter WGHT_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter WGHT_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_COL_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PSUM_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter PSUM_ROW_ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PSUM_COL_ID_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GIN_BUS' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
	Parameter ID_BITWIDTH bound to: 5 - type: integer 
	Parameter PACKET_IN_BITWIDTH bound to: 37 - type: integer 
	Parameter PACKET_OUT_BITWIDTH bound to: 32 - type: integer 
	Parameter SLV_NUM bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MC' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
	Parameter DATA_BITWIDTH bound to: 32 - type: integer 
	Parameter ID_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MC' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GIN_BUS' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
INFO: [Synth 8-6157] synthesizing module 'GIN_BUS__parameterized0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
	Parameter ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PACKET_IN_BITWIDTH bound to: 36 - type: integer 
	Parameter PACKET_OUT_BITWIDTH bound to: 32 - type: integer 
	Parameter SLV_NUM bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MC__parameterized0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
	Parameter DATA_BITWIDTH bound to: 32 - type: integer 
	Parameter ID_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MC__parameterized0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GIN_BUS__parameterized0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
INFO: [Synth 8-6157] synthesizing module 'PE_top' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_top.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter IFMAP_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter WGHT_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter PSUM_BUS_BITWIDTH bound to: 32 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 8 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/fifo.v:3]
	Parameter QUEUE_PTR_BANDWIDTH bound to: 4 - type: integer 
	Parameter ELE_BANDWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/fifo.v:3]
	Parameter QUEUE_PTR_BANDWIDTH bound to: 8 - type: integer 
	Parameter ELE_BANDWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/fifo.v:3]
	Parameter ELE_BANDWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'PE_control' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 8 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_control' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'PE_datapath' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_datapath.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 8 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RF' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/RF.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'rams_dist' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/rams_dist.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rams_dist' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/rams_dist.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PE_datapath' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_datapath.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'i_ifmap_data' does not match port width (16) of module 'PE_datapath' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_top.v:213]
WARNING: [Synth 8-689] width (32) of port connection 'i_wght_data' does not match port width (16) of module 'PE_datapath' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_top.v:214]
WARNING: [Synth 8-689] width (32) of port connection 'i_psum_data' does not match port width (16) of module 'PE_datapath' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_top.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'o_psum_data' does not match port width (16) of module 'PE_datapath' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_top.v:216]
INFO: [Synth 8-6155] done synthesizing module 'PE_top' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'GIN_BUS__parameterized1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
	Parameter ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PACKET_IN_BITWIDTH bound to: 41 - type: integer 
	Parameter PACKET_OUT_BITWIDTH bound to: 37 - type: integer 
	Parameter SLV_NUM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MC__parameterized1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
	Parameter DATA_BITWIDTH bound to: 37 - type: integer 
	Parameter ID_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MC__parameterized1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GIN_BUS__parameterized1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
INFO: [Synth 8-6157] synthesizing module 'GIN_BUS__parameterized2' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
	Parameter ID_BITWIDTH bound to: 4 - type: integer 
	Parameter PACKET_IN_BITWIDTH bound to: 40 - type: integer 
	Parameter PACKET_OUT_BITWIDTH bound to: 36 - type: integer 
	Parameter SLV_NUM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MC__parameterized2' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
	Parameter DATA_BITWIDTH bound to: 36 - type: integer 
	Parameter ID_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MC__parameterized2' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/MC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GIN_BUS__parameterized2' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/GIN_BUS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PE_array' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'o_psum_out_data' does not match port width (32) of module 'PE_array' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/eyeriss_wrapper.v:305]
INFO: [Synth 8-6155] done synthesizing module 'eyeriss_wrapper' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/eyeriss_wrapper.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eyeriss_top' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/eyeriss_ip_top.v:4]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[0].psum_out_data_buffer_reg[0][0] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[0].psum_out_valid_buffer_reg[0][0] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[1].psum_out_data_buffer_reg[0][1] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[1].psum_out_valid_buffer_reg[0][1] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[2].psum_out_data_buffer_reg[0][2] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[2].psum_out_valid_buffer_reg[0][2] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[3].psum_out_data_buffer_reg[0][3] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[3].psum_out_valid_buffer_reg[0][3] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[4].psum_out_data_buffer_reg[0][4] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[4].psum_out_valid_buffer_reg[0][4] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[5].psum_out_data_buffer_reg[0][5] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[5].psum_out_valid_buffer_reg[0][5] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[6].psum_out_data_buffer_reg[0][6] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[6].psum_out_valid_buffer_reg[0][6] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[7].psum_out_data_buffer_reg[0][7] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[7].psum_out_valid_buffer_reg[0][7] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[8].psum_out_data_buffer_reg[0][8] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[8].psum_out_valid_buffer_reg[0][8] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[9].psum_out_data_buffer_reg[0][9] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[9].psum_out_valid_buffer_reg[0][9] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[10].psum_out_data_buffer_reg[0][10] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[10].psum_out_valid_buffer_reg[0][10] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[11].psum_out_data_buffer_reg[0][11] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[11].psum_out_valid_buffer_reg[0][11] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[12].psum_out_data_buffer_reg[0][12] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[0].PE_gen_horizontal[12].psum_out_valid_buffer_reg[0][12] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[0].psum_out_data_buffer_reg[1][0] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[0].psum_out_valid_buffer_reg[1][0] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[1].psum_out_data_buffer_reg[1][1] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[1].psum_out_valid_buffer_reg[1][1] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[2].psum_out_data_buffer_reg[1][2] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[2].psum_out_valid_buffer_reg[1][2] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[3].psum_out_data_buffer_reg[1][3] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[3].psum_out_valid_buffer_reg[1][3] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[4].psum_out_data_buffer_reg[1][4] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[4].psum_out_valid_buffer_reg[1][4] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[5].psum_out_data_buffer_reg[1][5] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[5].psum_out_valid_buffer_reg[1][5] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[6].psum_out_data_buffer_reg[1][6] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[6].psum_out_valid_buffer_reg[1][6] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[7].psum_out_data_buffer_reg[1][7] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[7].psum_out_valid_buffer_reg[1][7] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[8].psum_out_data_buffer_reg[1][8] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[8].psum_out_valid_buffer_reg[1][8] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[9].psum_out_data_buffer_reg[1][9] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[9].psum_out_valid_buffer_reg[1][9] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[10].psum_out_data_buffer_reg[1][10] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[10].psum_out_valid_buffer_reg[1][10] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[11].psum_out_data_buffer_reg[1][11] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[11].psum_out_valid_buffer_reg[1][11] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[12].psum_out_data_buffer_reg[1][12] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[1].PE_gen_horizontal[12].psum_out_valid_buffer_reg[1][12] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[0].psum_out_data_buffer_reg[2][0] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[0].psum_out_valid_buffer_reg[2][0] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[1].psum_out_data_buffer_reg[2][1] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[1].psum_out_valid_buffer_reg[2][1] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[2].psum_out_data_buffer_reg[2][2] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[2].psum_out_valid_buffer_reg[2][2] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[3].psum_out_data_buffer_reg[2][3] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[3].psum_out_valid_buffer_reg[2][3] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[4].psum_out_data_buffer_reg[2][4] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[4].psum_out_valid_buffer_reg[2][4] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[5].psum_out_data_buffer_reg[2][5] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[5].psum_out_valid_buffer_reg[2][5] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[6].psum_out_data_buffer_reg[2][6] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[6].psum_out_valid_buffer_reg[2][6] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[7].psum_out_data_buffer_reg[2][7] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[7].psum_out_valid_buffer_reg[2][7] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[8].psum_out_data_buffer_reg[2][8] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[8].psum_out_valid_buffer_reg[2][8] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[9].psum_out_data_buffer_reg[2][9] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[9].psum_out_valid_buffer_reg[2][9] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[10].psum_out_data_buffer_reg[2][10] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[10].psum_out_valid_buffer_reg[2][10] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[11].psum_out_data_buffer_reg[2][11] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[11].psum_out_valid_buffer_reg[2][11] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[12].psum_out_data_buffer_reg[2][12] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:400]
WARNING: [Synth 8-6014] Unused sequential element PE_gen_vertical[2].PE_gen_horizontal[12].psum_out_valid_buffer_reg[2][12] was removed.  [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_array.v:401]
WARNING: [Synth 8-7129] Port i_psum_out_fifo_ready in module PE_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_out_ready in module PE_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[0] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[1] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[2] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[3] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[4] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[5] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[6] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[7] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[8] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[9] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[10] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[11] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[12] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[13] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[14] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[15] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[16] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[17] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[18] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[19] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[20] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[21] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[22] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[23] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[24] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[25] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[26] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[27] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[28] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[29] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[30] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[31] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[32] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[33] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[34] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[35] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[36] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[37] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[38] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[39] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[40] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[41] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[42] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[43] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[44] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[45] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[46] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[47] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[48] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[49] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[50] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[51] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[52] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[53] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[54] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[55] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[56] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[57] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[58] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[59] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[60] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[61] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[62] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[63] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[64] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[65] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[66] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[67] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[68] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[69] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[70] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[71] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[72] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[73] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[74] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[75] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[76] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[77] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[78] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[79] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[80] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[81] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[82] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[83] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[84] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[85] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[86] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[87] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[88] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[89] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[90] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[91] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[92] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[93] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[94] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[95] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[96] in module psum_selection_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_col_id[97] in module psum_selection_decoder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2857.746 ; gain = 448.676 ; free physical = 20282 ; free virtual = 32142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2872.590 ; gain = 463.520 ; free physical = 20282 ; free virtual = 32142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2889.500 ; gain = 480.430 ; free physical = 20282 ; free virtual = 32142
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wght_load_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:124]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                LOAD_SEQ |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'wght_load_ctrl'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "true_dpbram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "true_dpbram:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "true_dpbram:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "true_dpbram:/BRAM_reg"
INFO: [Synth 8-3971] The signal "true_dpbram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "true_dpbram__parameterized0:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "true_dpbram__parameterized0:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "true_dpbram__parameterized0:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "true_dpbram__parameterized0:/BRAM_reg"
INFO: [Synth 8-3971] The signal "true_dpbram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "true_dpbram__parameterized1:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "true_dpbram__parameterized1:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "true_dpbram__parameterized1:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "true_dpbram__parameterized1:/BRAM_reg"
INFO: [Synth 8-3971] The signal "true_dpbram__parameterized1:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "fifo:/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fifo__parameterized1:/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3036.828 ; gain = 627.758 ; free physical = 20116 ; free virtual = 31979
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 132   
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 117   
	   2 Input    8 Bit       Adders := 82    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 118   
	   2 Input    5 Bit       Adders := 282   
	   2 Input    4 Bit       Adders := 43    
	   2 Input    3 Bit       Adders := 85    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1523  
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 80    
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 78    
	                5 Bit    Registers := 281   
	                4 Bit    Registers := 560   
	                3 Bit    Registers := 405   
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 3     
	               8K Bit	(256 X 32 bit)          RAMs := 39    
	             1024 Bit	(32 X 32 bit)          RAMs := 39    
	              512 Bit	(16 X 32 bit)          RAMs := 78    
+---Muxes : 
	  12 Input   65 Bit        Muxes := 1     
	  12 Input   52 Bit        Muxes := 2     
	  12 Input   41 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	  12 Input   40 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 2     
	  12 Input   39 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 3     
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 316   
	   5 Input   32 Bit        Muxes := 156   
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 78    
	  12 Input   15 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	  12 Input   13 Bit        Muxes := 2     
	  12 Input   12 Bit        Muxes := 3     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 78    
	   9 Input    8 Bit        Muxes := 78    
	   2 Input    7 Bit        Muxes := 4     
	   9 Input    5 Bit        Muxes := 39    
	   2 Input    5 Bit        Muxes := 312   
	   4 Input    5 Bit        Muxes := 78    
	   2 Input    4 Bit        Muxes := 705   
	   7 Input    4 Bit        Muxes := 39    
	   4 Input    4 Bit        Muxes := 117   
	   9 Input    4 Bit        Muxes := 117   
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 511   
	  12 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 39    
	   4 Input    3 Bit        Muxes := 117   
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	  12 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3260  
	   4 Input    1 Bit        Muxes := 202   
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 351   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element glb_inst/u_glb_bank_ifmap/BRAM_reg was removed. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "eyeriss_top/glb_inst/u_glb_bank_ifmap/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "eyeriss_top/glb_inst/u_glb_bank_ifmap/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "eyeriss_top/glb_inst/u_glb_bank_ifmap/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "eyeriss_top/glb_inst/u_glb_bank_ifmap/BRAM_reg"
WARNING: [Synth 8-6014] Unused sequential element glb_inst/u_glb_bank_psum/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 16 bits of RAM "glb_inst/u_glb_bank_psum/BRAM_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "eyeriss_top/glb_inst/u_glb_bank_psum/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "eyeriss_top/glb_inst/u_glb_bank_psum/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "eyeriss_top/glb_inst/u_glb_bank_psum/BRAM_reg"
WARNING: [Synth 8-6014] Unused sequential element glb_inst/u_glb_bank_wght/BRAM_reg was removed. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "eyeriss_top/glb_inst/u_glb_bank_wght/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "eyeriss_top/glb_inst/u_glb_bank_wght/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "eyeriss_top/glb_inst/u_glb_bank_wght/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "eyeriss_top/glb_inst/u_glb_bank_wght/BRAM_reg"
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[31]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[30]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[29]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[28]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[27]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[26]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[25]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[24]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[23]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[22]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[21]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[20]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[19]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[18]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[17]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[16]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[15]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[14]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[13]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[12]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[11]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[10]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[9]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[8]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[7]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[6]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[5]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[4]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[3]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[2]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/u_axi_lite_slave/slv_reg1_reg[1]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Synth 8-4471] merging register 'r_layer_p_reg[4:0]' into 'r_layer_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:104]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
INFO: [Synth 8-4471] merging register 'cnt_p_reg[4:0]' into 'cnt_p_reg[4:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:229]
INFO: [Synth 8-4471] merging register 'cnt_q_reg[2:0]' into 'cnt_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:230]
INFO: [Synth 8-4471] merging register 'cnt_s_reg[3:0]' into 'cnt_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:231]
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_layer_q_reg[2:0]' into 'r_layer_q_reg[2:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:105]
INFO: [Synth 8-4471] merging register 'r_layer_s_reg[3:0]' into 'r_layer_s_reg[3:0]' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/PE_control.v:106]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top /u_psum_out_fifo/queue_mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top /u_ifmap_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top /u_psum_in_fifo/queue_mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B2)'.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP o_ifmap_glb_ra1, operation Mode is: A*B.
DSP Report: operator o_ifmap_glb_ra1 is absorbed into DSP o_ifmap_glb_ra1.
DSP Report: Generating DSP o_ifmap_glb_ra, operation Mode is: PCIN+A*B.
DSP Report: operator o_ifmap_glb_ra is absorbed into DSP o_ifmap_glb_ra.
DSP Report: operator o_ifmap_glb_ra1 is absorbed into DSP o_ifmap_glb_ra.
DSP Report: Generating DSP o_psum_glb_ra1, operation Mode is: A2*B.
DSP Report: register cnt_e_reg is absorbed into DSP o_psum_glb_ra1.
DSP Report: operator o_psum_glb_ra1 is absorbed into DSP o_psum_glb_ra1.
DSP Report: Generating DSP o_psum_glb_ra, operation Mode is: PCIN+A*B.
DSP Report: operator o_psum_glb_ra is absorbed into DSP o_psum_glb_ra.
DSP Report: operator o_psum_glb_ra1 is absorbed into DSP o_psum_glb_ra.
DSP Report: Generating DSP o_psum_glb_wa1, operation Mode is: A2*B.
DSP Report: register cnt_e_reg is absorbed into DSP o_psum_glb_wa1.
DSP Report: operator o_psum_glb_wa1 is absorbed into DSP o_psum_glb_wa1.
DSP Report: Generating DSP o_psum_glb_wa, operation Mode is: PCIN+A*B.
DSP Report: operator o_psum_glb_wa is absorbed into DSP o_psum_glb_wa.
DSP Report: operator wa_offset is absorbed into DSP o_psum_glb_wa.
DSP Report: Generating DSP o_psum_glb_wa, operation Mode is: PCIN+A*B.
DSP Report: operator o_psum_glb_wa is absorbed into DSP o_psum_glb_wa.
DSP Report: operator o_psum_glb_wa2 is absorbed into DSP o_psum_glb_wa.
INFO: [Synth 8-5544] ROM "iter_cnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_ap_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_inst_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glb_data_type" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP o_ifmap_col_id1, operation Mode is: (C:0xffffffffff82)-(D'+(A:0x1))*(B:0x41).
DSP Report: register cnt_reg is absorbed into DSP o_ifmap_col_id1.
DSP Report: register cnt_reg is absorbed into DSP o_ifmap_col_id1.
DSP Report: operator o_ifmap_col_id1 is absorbed into DSP o_ifmap_col_id1.
DSP Report: operator o_ifmap_col_id2 is absorbed into DSP o_ifmap_col_id1.
DSP Report: operator cnt0 is absorbed into DSP o_ifmap_col_id1.
DSP Report: Generating DSP o_wght_col_id1, operation Mode is: (C:0x68)-(D'+(A:0x1))*(B:0x34).
DSP Report: register cnt_reg is absorbed into DSP o_wght_col_id1.
DSP Report: register cnt_reg is absorbed into DSP o_wght_col_id1.
DSP Report: operator o_wght_col_id1 is absorbed into DSP o_wght_col_id1.
DSP Report: operator o_wght_col_id2 is absorbed into DSP o_wght_col_id1.
DSP Report: operator cnt0 is absorbed into DSP o_wght_col_id1.
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[31] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[30] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[29] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[28] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[27] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[26] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_ifmap_packet[25] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[31] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[30] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[29] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[28] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[27] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[26] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[25] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_wght_packet[24] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[31] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[30] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[29] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[28] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[27] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[26] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[25] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_in_packet[24] driven by constant 0
WARNING: [Synth 8-3917] design TOP_ctrl has port o_psum_out_ready driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_wght_load_ctrl/wght_tag_d_reg[1]' (FDR) to 'u_wght_load_ctrl/wght_tag_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_wght_load_ctrl/wght_tag_d_reg[2]' (FDR) to 'u_wght_load_ctrl/wght_tag_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wght_load_ctrl/\wght_tag_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_ifmap_load_ctrl/ifmap_tag_d_reg[6]' (FDR) to 'u_ifmap_load_ctrl/ifmap_tag_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ifmap_load_ctrl/ifmap_tag_d_reg[7]' (FDR) to 'u_ifmap_load_ctrl/ifmap_tag_d_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifmap_load_ctrl/\ifmap_tag_d_reg[8] )
INFO: [Synth 8-3886] merging instance 'u_wght_load_ctrl/wght_tag_d2_reg[1]' (FDR) to 'u_wght_load_ctrl/wght_tag_d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_wght_load_ctrl/wght_tag_d2_reg[2]' (FDR) to 'u_wght_load_ctrl/wght_tag_d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ifmap_load_ctrl/ifmap_tag_d2_reg[6]' (FDR) to 'u_ifmap_load_ctrl/ifmap_tag_d2_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ifmap_load_ctrl/ifmap_tag_d2_reg[7]' (FDR) to 'u_ifmap_load_ctrl/ifmap_tag_d2_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wght_load_ctrl/\wght_tag_d2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifmap_load_ctrl/\ifmap_tag_d2_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 3959.934 ; gain = 1550.863 ; free physical = 7015 ; free virtual = 18957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|eyeriss_top | glb_inst/u_glb_bank_ifmap/BRAM_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|eyeriss_top | glb_inst/u_glb_bank_psum/BRAM_reg  | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|eyeriss_top | glb_inst/u_glb_bank_wght/BRAM_reg  | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------+-------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                   | RTL Object                    | Inference      | Size (Depth x Width) | Primitives      | 
+------------------------------------------------------------------------------+-------------------------------+----------------+----------------------+-----------------+
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
+------------------------------------------------------------------------------+-------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping                              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|PE_datapath     | (A2*B2)'                                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath     | C+(A:0x0):B2                             | 30     | 16     | 16     | -      | 16     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|ifmap_load_ctrl | A*B                                      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ifmap_load_ctrl | PCIN+A*B                                 | 11     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|psum_load_ctrl  | A2*B                                     | 5      | 5      | -      | -      | 10     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|psum_load_ctrl  | PCIN+A*B                                 | 10     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|psum_store_ctrl | A2*B                                     | 5      | 5      | -      | -      | 10     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|psum_store_ctrl | PCIN+A*B                                 | 10     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|psum_store_ctrl | PCIN+A*B                                 | 10     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|TOP_ctrl        | (C:0xffffffffff82)-(D'+(A:0x1))*(B:0x41) | 1      | 7      | 8      | 11     | 8      | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|TOP_ctrl        | (C:0x68)-(D'+(A:0x1))*(B:0x34)           | 1      | 6      | 8      | 11     | 8      | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
+----------------+------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:31 . Memory (MB): peak = 3959.934 ; gain = 1550.863 ; free physical = 6961 ; free virtual = 18950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|eyeriss_top | glb_inst/u_glb_bank_ifmap/BRAM_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|eyeriss_top | glb_inst/u_glb_bank_psum/BRAM_reg  | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|eyeriss_top | glb_inst/u_glb_bank_wght/BRAM_reg  | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------+-------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                   | RTL Object                    | Inference      | Size (Depth x Width) | Primitives      | 
+------------------------------------------------------------------------------+-------------------------------+----------------+----------------------+-----------------+
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top                            | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top /u_PE_datapath/spad_weight | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_ifmap_fifo/queue_mem_reg    | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_wght_fifo/queue_mem_reg     | Implied        | 256 x 32             | RAM256X1D x 32  | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_psum_in_fifo/queue_mem_reg  | Implied        | 16 x 32              | RAM16X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top                             | u_psum_out_fifo/queue_mem_reg | Implied        | 32 x 32              | RAM32X1D x 32   | 
|\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top /u_PE_datapath/spad_weight  | ram_reg                       | User Attribute | 256 x 16             | RAM256X1D x 16  | 
+------------------------------------------------------------------------------+-------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[0][5]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[0][5] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[0][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[0][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[0][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[0][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[0][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[0][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[1][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[1][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[1][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[1][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[1][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[1][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[1][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[1][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][7]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][7] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][6]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][6] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][5]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][5] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[2][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[2][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[3][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[3][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[3][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[3][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[4][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[4][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[4][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[4][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[6][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[6][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[6][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[6][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[6][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[6][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[7][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[7][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[7][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[7][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[7][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[7][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[7][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[7][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[7][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[7][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[8][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[8][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[8][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[8][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[8][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[8][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[8][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[8][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[8][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[8][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[9][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[9][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[9][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[9][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[9][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[9][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[11][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[11][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[11][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[11][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[11][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[11][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[11][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[11][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][11]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][11] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][10]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][10] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][9]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][9] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][8]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][8] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][7]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][7] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][6]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][6] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][5]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][5] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[13][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[13][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][11]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][11] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][10]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][10] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][9]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][9] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][8]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][8] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][7]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][7] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][6]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][6] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][5]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][5] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[14][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[14][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][11]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][11] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][10]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][10] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][9]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][9] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][8]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][8] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][7]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][7] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][6]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][6] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][5]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][5] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][4]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][4] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][3]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][3] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][2]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][2] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][1]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][1] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-4765] Removing register instance (\u_config_bram/BRAM_reg[15][0]__0 ) from module (eyeriss_wrapper__GCB1) as it is equivalent to (\u_config_bram/BRAM_reg[15][0] ) and driving same net [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/true_dpbram_config.v:72]
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top/u_psum_in_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_ifmap_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[4]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[5]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[6]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg_rep[7]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top/u_wght_fifo/head_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_ifmap_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[4]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[5]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[6]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg_rep[7]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top/u_wght_fifo/head_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_ifmap_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[4]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[5]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[6]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg_rep[7]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top/u_wght_fifo/head_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_ifmap_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[4]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[5]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[6]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg_rep[7]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top/u_wght_fifo/head_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_ifmap_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg_rep[0]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg_rep[1]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg_rep[2]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg_rep[3]' (FDRE) to 'u_PE_arrayi_1/u_eyeriss_wrapper/u_PE_array/PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top/u_wght_fifo/head_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6957 ; free virtual = 18952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6910 ; free virtual = 18948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6910 ; free virtual = 18948
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[6] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[6]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[6] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[6]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[5] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[5]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[5] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[5]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[4] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[4]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[4] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[4]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[3] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[3]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[3] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[3]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[2] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[2]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[2] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[2]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[1] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[1]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[1] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[1]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[0] with 1st driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[0]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[0] with 2nd driver pin 'u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[0]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/ifmap_load_ctrl.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_axi_lite_slave/slv_reg1[0] with 1st driver pin 'u_axi_lite_slave/slv_reg1_reg[0]__0/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:225]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin u_axi_lite_slave/slv_reg1[0] with 2nd driver pin 'u_axi_lite_slave/slv_reg1_reg[0]/Q' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.srcs/sources_1/imports/src/axi_lite_slave.v:418]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6909 ; free virtual = 18947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6909 ; free virtual = 18947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6909 ; free virtual = 18947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6909 ; free virtual = 18947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   155|
|3     |LUT1   |   341|
|4     |LUT2   |  1083|
|5     |LUT3   |  1074|
|6     |LUT4   |  1126|
|7     |LUT5   |  1424|
|8     |LUT6   |  1548|
|9     |FDRE   |  2785|
|10    |FDSE   |     2|
|11    |LD     |     3|
|12    |IBUF   |    47|
|13    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+-------------------------+------+
|      |Instance                                                  |Module                   |Cells |
+------+----------------------------------------------------------+-------------------------+------+
|1     |top                                                       |                         |  9630|
|2     |  u_axi_lite_slave                                        |axi_lite_slave           |   196|
|3     |  u_eyeriss_wrapper                                       |eyeriss_wrapper          |  9345|
|4     |    top_ctrl_inst                                         |TOP_ctrl                 |   657|
|5     |      u_ifmap_load_ctrl                                   |ifmap_load_ctrl          |   181|
|6     |      u_psum_load_ctrl                                    |psum_load_ctrl           |   104|
|7     |      u_wght_load_ctrl                                    |wght_load_ctrl           |   139|
|8     |    u_PE_array                                            |PE_array                 |  8688|
|9     |      \PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top   |PE_top                   |   204|
|10    |        u_PE_control                                      |PE_control_237           |   109|
|11    |        u_ifmap_fifo                                      |fifo_238                 |    25|
|12    |        u_psum_in_fifo                                    |fifo_239                 |    26|
|13    |        u_wght_fifo                                       |fifo__parameterized0_240 |    44|
|14    |      \PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top  |PE_top_0                 |   205|
|15    |        u_PE_control                                      |PE_control_233           |   110|
|16    |        u_ifmap_fifo                                      |fifo_234                 |    26|
|17    |        u_psum_in_fifo                                    |fifo_235                 |    25|
|18    |        u_wght_fifo                                       |fifo__parameterized0_236 |    44|
|19    |      \PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top  |PE_top_1                 |   206|
|20    |        u_PE_control                                      |PE_control_229           |   113|
|21    |        u_ifmap_fifo                                      |fifo_230                 |    25|
|22    |        u_psum_in_fifo                                    |fifo_231                 |    25|
|23    |        u_wght_fifo                                       |fifo__parameterized0_232 |    43|
|24    |      \PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top  |PE_top_2                 |   205|
|25    |        u_PE_control                                      |PE_control_225           |   111|
|26    |        u_ifmap_fifo                                      |fifo_226                 |    26|
|27    |        u_psum_in_fifo                                    |fifo_227                 |    25|
|28    |        u_wght_fifo                                       |fifo__parameterized0_228 |    43|
|29    |      \PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top   |PE_top_3                 |   203|
|30    |        u_PE_control                                      |PE_control_221           |   108|
|31    |        u_ifmap_fifo                                      |fifo_222                 |    25|
|32    |        u_psum_in_fifo                                    |fifo_223                 |    26|
|33    |        u_wght_fifo                                       |fifo__parameterized0_224 |    44|
|34    |      \PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top   |PE_top_4                 |   203|
|35    |        u_PE_control                                      |PE_control_217           |   108|
|36    |        u_ifmap_fifo                                      |fifo_218                 |    25|
|37    |        u_psum_in_fifo                                    |fifo_219                 |    26|
|38    |        u_wght_fifo                                       |fifo__parameterized0_220 |    44|
|39    |      \PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top   |PE_top_5                 |   204|
|40    |        u_PE_control                                      |PE_control_213           |   108|
|41    |        u_ifmap_fifo                                      |fifo_214                 |    25|
|42    |        u_psum_in_fifo                                    |fifo_215                 |    26|
|43    |        u_wght_fifo                                       |fifo__parameterized0_216 |    45|
|44    |      \PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top   |PE_top_6                 |   203|
|45    |        u_PE_control                                      |PE_control_209           |   110|
|46    |        u_ifmap_fifo                                      |fifo_210                 |    25|
|47    |        u_psum_in_fifo                                    |fifo_211                 |    25|
|48    |        u_wght_fifo                                       |fifo__parameterized0_212 |    43|
|49    |      \PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top   |PE_top_7                 |   205|
|50    |        u_PE_control                                      |PE_control_205           |   112|
|51    |        u_ifmap_fifo                                      |fifo_206                 |    25|
|52    |        u_psum_in_fifo                                    |fifo_207                 |    25|
|53    |        u_wght_fifo                                       |fifo__parameterized0_208 |    43|
|54    |      \PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top   |PE_top_8                 |   199|
|55    |        u_PE_control                                      |PE_control_201           |   105|
|56    |        u_ifmap_fifo                                      |fifo_202                 |    25|
|57    |        u_psum_in_fifo                                    |fifo_203                 |    25|
|58    |        u_wght_fifo                                       |fifo__parameterized0_204 |    44|
|59    |      \PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top   |PE_top_9                 |   205|
|60    |        u_PE_control                                      |PE_control_197           |   111|
|61    |        u_ifmap_fifo                                      |fifo_198                 |    25|
|62    |        u_psum_in_fifo                                    |fifo_199                 |    25|
|63    |        u_wght_fifo                                       |fifo__parameterized0_200 |    44|
|64    |      \PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top   |PE_top_10                |   202|
|65    |        u_PE_control                                      |PE_control_193           |   108|
|66    |        u_ifmap_fifo                                      |fifo_194                 |    25|
|67    |        u_psum_in_fifo                                    |fifo_195                 |    25|
|68    |        u_wght_fifo                                       |fifo__parameterized0_196 |    44|
|69    |      \PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top   |PE_top_11                |   204|
|70    |        u_PE_control                                      |PE_control_189           |   111|
|71    |        u_ifmap_fifo                                      |fifo_190                 |    25|
|72    |        u_psum_in_fifo                                    |fifo_191                 |    25|
|73    |        u_wght_fifo                                       |fifo__parameterized0_192 |    43|
|74    |      \PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top   |PE_top_12                |   236|
|75    |        u_PE_control                                      |PE_control_183           |   109|
|76    |        u_PE_datapath                                     |PE_datapath_184          |     3|
|77    |        u_ifmap_fifo                                      |fifo_185                 |    25|
|78    |        u_psum_in_fifo                                    |fifo_186                 |    26|
|79    |        u_psum_out_fifo                                   |fifo__parameterized1_187 |    29|
|80    |        u_wght_fifo                                       |fifo__parameterized0_188 |    44|
|81    |      \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top  |PE_top_13                |   236|
|82    |        u_PE_control                                      |PE_control_177           |   109|
|83    |        u_PE_datapath                                     |PE_datapath_178          |     3|
|84    |        u_ifmap_fifo                                      |fifo_179                 |    25|
|85    |        u_psum_in_fifo                                    |fifo_180                 |    26|
|86    |        u_psum_out_fifo                                   |fifo__parameterized1_181 |    29|
|87    |        u_wght_fifo                                       |fifo__parameterized0_182 |    44|
|88    |      \PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top  |PE_top_14                |   235|
|89    |        u_PE_control                                      |PE_control_171           |   108|
|90    |        u_PE_datapath                                     |PE_datapath_172          |     3|
|91    |        u_ifmap_fifo                                      |fifo_173                 |    25|
|92    |        u_psum_in_fifo                                    |fifo_174                 |    25|
|93    |        u_psum_out_fifo                                   |fifo__parameterized1_175 |    30|
|94    |        u_wght_fifo                                       |fifo__parameterized0_176 |    44|
|95    |      \PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top  |PE_top_15                |   237|
|96    |        u_PE_control                                      |PE_control_165           |   110|
|97    |        u_PE_datapath                                     |PE_datapath_166          |     3|
|98    |        u_ifmap_fifo                                      |fifo_167                 |    25|
|99    |        u_psum_in_fifo                                    |fifo_168                 |    25|
|100   |        u_psum_out_fifo                                   |fifo__parameterized1_169 |    30|
|101   |        u_wght_fifo                                       |fifo__parameterized0_170 |    44|
|102   |      \PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top   |PE_top_16                |   233|
|103   |        u_PE_control                                      |PE_control_159           |   108|
|104   |        u_PE_datapath                                     |PE_datapath_160          |     3|
|105   |        u_ifmap_fifo                                      |fifo_161                 |    25|
|106   |        u_psum_in_fifo                                    |fifo_162                 |    25|
|107   |        u_psum_out_fifo                                   |fifo__parameterized1_163 |    29|
|108   |        u_wght_fifo                                       |fifo__parameterized0_164 |    43|
|109   |      \PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top   |PE_top_17                |   233|
|110   |        u_PE_control                                      |PE_control_153           |   108|
|111   |        u_PE_datapath                                     |PE_datapath_154          |     3|
|112   |        u_ifmap_fifo                                      |fifo_155                 |    25|
|113   |        u_psum_in_fifo                                    |fifo_156                 |    25|
|114   |        u_psum_out_fifo                                   |fifo__parameterized1_157 |    29|
|115   |        u_wght_fifo                                       |fifo__parameterized0_158 |    43|
|116   |      \PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top   |PE_top_18                |   233|
|117   |        u_PE_control                                      |PE_control_147           |   108|
|118   |        u_PE_datapath                                     |PE_datapath_148          |     3|
|119   |        u_ifmap_fifo                                      |fifo_149                 |    25|
|120   |        u_psum_in_fifo                                    |fifo_150                 |    25|
|121   |        u_psum_out_fifo                                   |fifo__parameterized1_151 |    29|
|122   |        u_wght_fifo                                       |fifo__parameterized0_152 |    43|
|123   |      \PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top   |PE_top_19                |   234|
|124   |        u_PE_control                                      |PE_control_141           |   109|
|125   |        u_PE_datapath                                     |PE_datapath_142          |     3|
|126   |        u_ifmap_fifo                                      |fifo_143                 |    25|
|127   |        u_psum_in_fifo                                    |fifo_144                 |    25|
|128   |        u_psum_out_fifo                                   |fifo__parameterized1_145 |    29|
|129   |        u_wght_fifo                                       |fifo__parameterized0_146 |    43|
|130   |      \PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top   |PE_top_20                |   235|
|131   |        u_PE_control                                      |PE_control_135           |   108|
|132   |        u_PE_datapath                                     |PE_datapath_136          |     3|
|133   |        u_ifmap_fifo                                      |fifo_137                 |    25|
|134   |        u_psum_in_fifo                                    |fifo_138                 |    25|
|135   |        u_psum_out_fifo                                   |fifo__parameterized1_139 |    30|
|136   |        u_wght_fifo                                       |fifo__parameterized0_140 |    44|
|137   |      \PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top   |PE_top_21                |   235|
|138   |        u_PE_control                                      |PE_control_129           |   108|
|139   |        u_PE_datapath                                     |PE_datapath_130          |     3|
|140   |        u_ifmap_fifo                                      |fifo_131                 |    25|
|141   |        u_psum_in_fifo                                    |fifo_132                 |    25|
|142   |        u_psum_out_fifo                                   |fifo__parameterized1_133 |    30|
|143   |        u_wght_fifo                                       |fifo__parameterized0_134 |    44|
|144   |      \PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top   |PE_top_22                |   235|
|145   |        u_PE_control                                      |PE_control_123           |   108|
|146   |        u_PE_datapath                                     |PE_datapath_124          |     3|
|147   |        u_ifmap_fifo                                      |fifo_125                 |    25|
|148   |        u_psum_in_fifo                                    |fifo_126                 |    26|
|149   |        u_psum_out_fifo                                   |fifo__parameterized1_127 |    29|
|150   |        u_wght_fifo                                       |fifo__parameterized0_128 |    44|
|151   |      \PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top   |PE_top_23                |   233|
|152   |        u_PE_control                                      |PE_control_117           |   108|
|153   |        u_PE_datapath                                     |PE_datapath_118          |     3|
|154   |        u_ifmap_fifo                                      |fifo_119                 |    25|
|155   |        u_psum_in_fifo                                    |fifo_120                 |    25|
|156   |        u_psum_out_fifo                                   |fifo__parameterized1_121 |    29|
|157   |        u_wght_fifo                                       |fifo__parameterized0_122 |    43|
|158   |      \PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top   |PE_top_24                |   235|
|159   |        u_PE_control                                      |PE_control_111           |   108|
|160   |        u_PE_datapath                                     |PE_datapath_112          |     3|
|161   |        u_ifmap_fifo                                      |fifo_113                 |    25|
|162   |        u_psum_in_fifo                                    |fifo_114                 |    25|
|163   |        u_psum_out_fifo                                   |fifo__parameterized1_115 |    30|
|164   |        u_wght_fifo                                       |fifo__parameterized0_116 |    44|
|165   |      \PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top   |PE_top_25                |   230|
|166   |        u_PE_control                                      |PE_control_105           |   105|
|167   |        u_PE_datapath                                     |PE_datapath_106          |     3|
|168   |        u_ifmap_fifo                                      |fifo_107                 |    25|
|169   |        u_psum_in_fifo                                    |fifo_108                 |    24|
|170   |        u_psum_out_fifo                                   |fifo__parameterized1_109 |    29|
|171   |        u_wght_fifo                                       |fifo__parameterized0_110 |    44|
|172   |      \PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top  |PE_top_26                |   230|
|173   |        u_PE_control                                      |PE_control_99            |   106|
|174   |        u_PE_datapath                                     |PE_datapath_100          |     3|
|175   |        u_ifmap_fifo                                      |fifo_101                 |    25|
|176   |        u_psum_in_fifo                                    |fifo_102                 |    24|
|177   |        u_psum_out_fifo                                   |fifo__parameterized1_103 |    29|
|178   |        u_wght_fifo                                       |fifo__parameterized0_104 |    43|
|179   |      \PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top  |PE_top_27                |   228|
|180   |        u_PE_control                                      |PE_control_93            |   105|
|181   |        u_PE_datapath                                     |PE_datapath_94           |     3|
|182   |        u_ifmap_fifo                                      |fifo_95                  |    24|
|183   |        u_psum_in_fifo                                    |fifo_96                  |    24|
|184   |        u_psum_out_fifo                                   |fifo__parameterized1_97  |    29|
|185   |        u_wght_fifo                                       |fifo__parameterized0_98  |    43|
|186   |      \PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top  |PE_top_28                |   228|
|187   |        u_PE_control                                      |PE_control_87            |   105|
|188   |        u_PE_datapath                                     |PE_datapath_88           |     3|
|189   |        u_ifmap_fifo                                      |fifo_89                  |    24|
|190   |        u_psum_in_fifo                                    |fifo_90                  |    24|
|191   |        u_psum_out_fifo                                   |fifo__parameterized1_91  |    29|
|192   |        u_wght_fifo                                       |fifo__parameterized0_92  |    43|
|193   |      \PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top   |PE_top_29                |   234|
|194   |        u_PE_control                                      |PE_control_81            |   106|
|195   |        u_PE_datapath                                     |PE_datapath_82           |     3|
|196   |        u_ifmap_fifo                                      |fifo_83                  |    25|
|197   |        u_psum_in_fifo                                    |fifo_84                  |    24|
|198   |        u_psum_out_fifo                                   |fifo__parameterized1_85  |    29|
|199   |        u_wght_fifo                                       |fifo__parameterized0_86  |    47|
|200   |      \PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top   |PE_top_30                |   232|
|201   |        u_PE_control                                      |PE_control_75            |   107|
|202   |        u_PE_datapath                                     |PE_datapath_76           |     3|
|203   |        u_ifmap_fifo                                      |fifo_77                  |    25|
|204   |        u_psum_in_fifo                                    |fifo_78                  |    24|
|205   |        u_psum_out_fifo                                   |fifo__parameterized1_79  |    29|
|206   |        u_wght_fifo                                       |fifo__parameterized0_80  |    44|
|207   |      \PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top   |PE_top_31                |   231|
|208   |        u_PE_control                                      |PE_control_69            |   106|
|209   |        u_PE_datapath                                     |PE_datapath_70           |     3|
|210   |        u_ifmap_fifo                                      |fifo_71                  |    25|
|211   |        u_psum_in_fifo                                    |fifo_72                  |    24|
|212   |        u_psum_out_fifo                                   |fifo__parameterized1_73  |    29|
|213   |        u_wght_fifo                                       |fifo__parameterized0_74  |    44|
|214   |      \PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top   |PE_top_32                |   233|
|215   |        u_PE_control                                      |PE_control_63            |   106|
|216   |        u_PE_datapath                                     |PE_datapath_64           |     3|
|217   |        u_ifmap_fifo                                      |fifo_65                  |    27|
|218   |        u_psum_in_fifo                                    |fifo_66                  |    24|
|219   |        u_psum_out_fifo                                   |fifo__parameterized1_67  |    29|
|220   |        u_wght_fifo                                       |fifo__parameterized0_68  |    44|
|221   |      \PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top   |PE_top_33                |   228|
|222   |        u_PE_control                                      |PE_control_57            |   105|
|223   |        u_PE_datapath                                     |PE_datapath_58           |     3|
|224   |        u_ifmap_fifo                                      |fifo_59                  |    24|
|225   |        u_psum_in_fifo                                    |fifo_60                  |    24|
|226   |        u_psum_out_fifo                                   |fifo__parameterized1_61  |    29|
|227   |        u_wght_fifo                                       |fifo__parameterized0_62  |    43|
|228   |      \PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top   |PE_top_34                |   228|
|229   |        u_PE_control                                      |PE_control_51            |   105|
|230   |        u_PE_datapath                                     |PE_datapath_52           |     3|
|231   |        u_ifmap_fifo                                      |fifo_53                  |    24|
|232   |        u_psum_in_fifo                                    |fifo_54                  |    24|
|233   |        u_psum_out_fifo                                   |fifo__parameterized1_55  |    29|
|234   |        u_wght_fifo                                       |fifo__parameterized0_56  |    43|
|235   |      \PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top   |PE_top_35                |   228|
|236   |        u_PE_control                                      |PE_control_45            |   105|
|237   |        u_PE_datapath                                     |PE_datapath_46           |     3|
|238   |        u_ifmap_fifo                                      |fifo_47                  |    24|
|239   |        u_psum_in_fifo                                    |fifo_48                  |    24|
|240   |        u_psum_out_fifo                                   |fifo__parameterized1_49  |    29|
|241   |        u_wght_fifo                                       |fifo__parameterized0_50  |    43|
|242   |      \PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top   |PE_top_36                |   228|
|243   |        u_PE_control                                      |PE_control_39            |   105|
|244   |        u_PE_datapath                                     |PE_datapath_40           |     3|
|245   |        u_ifmap_fifo                                      |fifo_41                  |    24|
|246   |        u_psum_in_fifo                                    |fifo_42                  |    24|
|247   |        u_psum_out_fifo                                   |fifo__parameterized1_43  |    29|
|248   |        u_wght_fifo                                       |fifo__parameterized0_44  |    43|
|249   |      \PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top   |PE_top_37                |   231|
|250   |        u_PE_control                                      |PE_control               |   108|
|251   |        u_PE_datapath                                     |PE_datapath              |     3|
|252   |        u_ifmap_fifo                                      |fifo                     |    24|
|253   |        u_psum_in_fifo                                    |fifo_38                  |    24|
|254   |        u_psum_out_fifo                                   |fifo__parameterized1     |    29|
|255   |        u_wght_fifo                                       |fifo__parameterized0     |    43|
|256   |      u_GIN_PSUM_YBUS                                     |GIN_BUS__parameterized2  |     1|
|257   |        \BUS_MC_gen[2].u_MC                               |MC__parameterized2       |     1|
+------+----------------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:40 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 6909 ; free virtual = 18947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 109 critical warnings and 557 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 19325 ; free virtual = 31363
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 3967.938 ; gain = 1558.867 ; free physical = 19332 ; free virtual = 31363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3974.984 ; gain = 0.000 ; free physical = 19327 ; free virtual = 31357
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4035.883 ; gain = 0.000 ; free physical = 19317 ; free virtual = 31347
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 47 instances
  LD => LDCE: 3 instances

Synth Design complete | Checksum: 52426a77
INFO: [Common 17-83] Releasing license: Synthesis
521 Infos, 276 Warnings, 109 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 4035.883 ; gain = 1641.754 ; free physical = 19317 ; free virtual = 31348
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 15799.378; main = 3273.042; forked = 12723.294
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 20783.598; main = 4035.887; forked = 16827.582
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_wrapper_ip/eyeriss_wrapper_ip.runs/synth_1/eyeriss_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eyeriss_top_utilization_synth.rpt -pb eyeriss_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 13:19:20 2025...
