{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79982,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000178686,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.7107e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.26513e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.7107e-05,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 46.2944,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 3.7536,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 101.347,
	"finish__design__instance__count__class:multi_input_combinational_cell": 17,
	"finish__design__instance__area__class:multi_input_combinational_cell": 115.11,
	"finish__design__instance__count": 34,
	"finish__design__instance__area": 292.781,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.58244,
	"finish__clock__skew__setup": 0.00900431,
	"finish__clock__skew__hold": 0.00900431,
	"finish__timing__drv__max_slew_limit": 0.867355,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.941726,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000111673,
	"finish__power__switching__total": 5.61017e-05,
	"finish__power__leakage__total": 1.47298e-10,
	"finish__power__total": 0.000167774,
	"finish__design__io": 8,
	"finish__design__die__area": 2432.96,
	"finish__design__core__area": 2041.96,
	"finish__design__instance__count": 61,
	"finish__design__instance__area": 326.563,
	"finish__design__instance__count__stdcell": 61,
	"finish__design__instance__area__stdcell": 326.563,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.159926,
	"finish__design__instance__utilization__stdcell": 0.159926,
	"finish__design__rows": 16,
	"finish__design__rows:unithd": 16,
	"finish__design__sites": 1632,
	"finish__design__sites:unithd": 1632,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}