#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 21 16:24:09 2020
# Process ID: 13256
# Current directory: D:/SInglePhotons/Vivado Projects/_Old/DD_TEST_OV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17636 D:\SInglePhotons\Vivado Projects\_Old\DD_TEST_OV\DD_TEST_OV.xpr
# Log file: D:/SInglePhotons/Vivado Projects/_Old/DD_TEST_OV/vivado.log
# Journal file: D:/SInglePhotons/Vivado Projects/_Old/DD_TEST_OV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SInglePhotons/Vivado Projects/_Old/DD_TEST_OV/DD_TEST_OV.xpr}
INFO: [Project 1-313] Project file moved from 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/SInglePhotons/Vivado Projects/_Old/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/IDELAY_WRAPPER.vhd', nor could it be found using path 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/IDELAY_WRAPPER.vhd'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DD_AXI_PERIPH'; using path 'D:/SInglePhotons/HW_IP/DD_AXI_PERIPH' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DELAY8'; using path 'D:/SInglePhotons/HW_IP/DELAY8' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DD_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'DD_TEST_OV.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 874.316 ; gain = 209.738
update_compile_order -fileset sources_1
close_project
open_project {D:/SInglePhotons/Vivado Projects/_Old/DD_AXI_PERIPH/DD_AXI_PERIPH.xpr}
INFO: [Project 1-313] Project file moved from 'D:/SInglePhotons/Vivado Projects/DD_AXI_PERIPH' since last save.
WARNING: [Project 1-312] File not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DD_AXI_PERIPH/component.xml'; using path 'D:/SInglePhotons/HW_IP/DD_AXI_PERIPH/component.xml' instead.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DD_AXI_PERIPH'; using path 'D:/SInglePhotons/HW_IP/DD_AXI_PERIPH' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DELAY8'; using path 'D:/SInglePhotons/HW_IP/DELAY8' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DD_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 948.203 ; gain = 10.953
open_bd_design {D:/SInglePhotons/Vivado Projects/_Old/DD_AXI_PERIPH/DD_AXI_PERIPH.srcs/sources_1/bd/DD_AXI_PERIPH/DD_AXI_PERIPH.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_DATA
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_UTIL
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_DATA1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_UTIL1
Adding component instance block -- cri.nz:user:IODELAY_BLK_wrapper:1.0 - IODELAY_BLK_wrapper_0
Adding component instance block -- cri.nz:user:IODELAY_BLK_wrapper:1.0 - IODELAY_BLK_wrapper_1
Adding component instance block -- cri.nz:user:IODELAY_BLK_wrapper:1.0 - IODELAY_BLK_wrapper_2
Adding component instance block -- cri.nz:user:IODELAY_BLK_wrapper:1.0 - IODELAY_BLK_wrapper_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_DATA2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_UTIL2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_DATA3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_UTIL3
Adding component instance block -- cri.nz:user:IODELAY_BLK_wrapper:1.0 - IODELAY_BLK_wrapper_4
Adding component instance block -- cri.nz:user:IODELAY_BLK_wrapper:1.0 - IODELAY_BLK_wrapper_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_DATA4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_UTIL4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_DATA5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DD_UTIL5
WARNING: [BD 41-1731] Type mismatch between connected pins: /DD_UTIL/gpio_io_o(undef) and /IODELAY_BLK_wrapper_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RCLK(clk) and /IODELAY_BLK_wrapper_0/RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RCLK(clk) and /IODELAY_BLK_wrapper_1/RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RCLK(clk) and /IODELAY_BLK_wrapper_3/RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RCLK(clk) and /IODELAY_BLK_wrapper_2/RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RCLK(clk) and /IODELAY_BLK_wrapper_4/RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RCLK(clk) and /IODELAY_BLK_wrapper_5/RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /IODELAY_BLK_wrapper_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /IODELAY_BLK_wrapper_1/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /IODELAY_BLK_wrapper_2/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /IODELAY_BLK_wrapper_3/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /IODELAY_BLK_wrapper_4/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /IODELAY_BLK_wrapper_5/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DD_UTIL1/gpio_io_o(undef) and /IODELAY_BLK_wrapper_1/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DD_UTIL2/gpio_io_o(undef) and /IODELAY_BLK_wrapper_2/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DD_UTIL3/gpio_io_o(undef) and /IODELAY_BLK_wrapper_3/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DD_UTIL4/gpio_io_o(undef) and /IODELAY_BLK_wrapper_4/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DD_UTIL5/gpio_io_o(undef) and /IODELAY_BLK_wrapper_5/resetn(rst)
Successfully read diagram <DD_AXI_PERIPH> from BD file <D:/SInglePhotons/Vivado Projects/_Old/DD_AXI_PERIPH/DD_AXI_PERIPH.srcs/sources_1/bd/DD_AXI_PERIPH/DD_AXI_PERIPH.bd>
update_compile_order -fileset sources_1
close_project
open_project {D:/SInglePhotons/Vivado Projects/_Old/IODELAY_BLK/IODELAY_BLK.xpr}
INFO: [Project 1-313] Project file moved from 'D:/SInglePhotons/Vivado Projects/IODELAY_BLK' since last save.
WARNING: [Project 1-312] File not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DELAY8/component.xml'; using path 'D:/SInglePhotons/HW_IP/DELAY8/component.xml' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/SInglePhotons/Vivado Projects/HW_IP/DELAY8/component.xml'; using path 'D:/SInglePhotons/HW_IP/DELAY8/component.xml' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.309 ; gain = 42.496
open_bd_design {D:/SInglePhotons/Vivado Projects/_Old/IODELAY_BLK/IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/IODELAY_BLK.bd}
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_0
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_1
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_2
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_3
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_4
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_5
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_6
Adding component instance block -- xilinx.com:module_ref:IDELAY_WRAPPER:1.0 - IDELAY_WRAPPER_7
Adding component instance block -- xilinx.com:module_ref:DD_CTRL:1.0 - DD_CTRL_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /DD_CTRL_0/MCLK(undef)
Successfully read diagram <IODELAY_BLK> from BD file <D:/SInglePhotons/Vivado Projects/_Old/IODELAY_BLK/IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/IODELAY_BLK.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1060.578 ; gain = 9.531
update_compile_order -fileset sources_1
close_project
open_project {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'SP_OV.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
SP_OV_DESERIALIZER_B_wrapp_0_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1166.160 ; gain = 105.582
open_bd_design {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ENABLER:1.0 - ENABLER_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - T_UTIL
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - TRIG_RST_SL
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - EX_STOP_EN_SL
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - T_RDY_U
Adding component instance block -- cri.nz:user:P_COUNTER_wrapper:1.0 - P_COUNTER_wrapper_0
Adding component instance block -- cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 - DDS_AXI_PERIPH_wrapp_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - DELAYTIMER_CLK
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - REF_CLK
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - DESERIALIZER_CLOCK
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_3
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- cri.nz:user:SDDR_AXI_ST_wrapper:1.0 - SDDR_AXI_ST_wrapper_0
Adding component instance block -- cri.nz:user:SDDR_TT_AXI_wrapper:1.0 - SDDR_TT_AXI_wrapper_0
Adding component instance block -- cri.nz:user:SDDR_CT_AXI_wrapper:1.0 - SDDR_CT_AXI_wrapper_0
Adding component instance block -- cri.nz:user:DESERIALIZER_B_wrapper:1.0 - DESERIALIZER_B_wrapp_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /REF_CLK/clk_out1(clk) and /P_COUNTER_wrapper_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /REF_CLK/clk_out1(clk) and /DDS_AXI_PERIPH_wrapp_0/MCLK_464_063(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out2(clk) and /P_COUNTER_wrapper_0/TCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /SDDR_AXI_ST_wrapper_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /SDDR_TT_AXI_wrapper_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /SDDR_CT_AXI_wrapper_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0/MCLK(undef)
Successfully read diagram <SP_OV> from BD file <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.121 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1540.301 ; gain = 209.297
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 08:47:59 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 08:47:59 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.JITTER_SEL {Min_O_Jitter} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {HIGH} CONFIG.MMCM_CLKFBOUT_MULT_F {11.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.500} CONFIG.CLKOUT1_JITTER {90.361} CONFIG.CLKOUT1_PHASE_ERROR {89.598}] [get_bd_cells REF_CLK]
endgroup
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
report_ip_status -name ip_status
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.789 ; gain = 47.699
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 09:30:25 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 09:30:25 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
report_ip_status -name ip_status
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'IDELAY_DEBUG' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_araddr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_arready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_arvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_awaddr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_awready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_awvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_bready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_bresp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_bvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_rdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_rready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_rresp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_rvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_wdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_wready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_wstrb'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IDELAY_DEBUG_wvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'SP_OV_DESERIALIZER_B_wrapp_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.NUM_MI {30}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M29_AXI] [get_bd_intf_pins DESERIALIZER_B_wrapp_0/IDELAY_DEBUG]
save_bd_design
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
assign_bd_address [get_bd_addr_segs {DESERIALIZER_B_wrapp_0/IDELAY_DEBUG/reg0 }]
Slave segment </DESERIALIZER_B_wrapp_0/IDELAY_DEBUG/reg0> is being mapped into address space </processing_system7_0/Data> at <0x43DB_0000 [ 64K ]>
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/M29_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/M29_ACLK]
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_ALL_INPUTS_2' from '0' to '1' has been ignored for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0/DESERIALIZER_B_axi_gpio_0_1'
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_xbar_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2112.715 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 09:55:16 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 09:55:16 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
report_ip_status -name ip_status
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2112.715 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 10:09:05 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 10:09:05 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins DESERIALIZER_B_wrapp_0/resetn]
reset_run impl_1 -prev_step 
connect_bd_net [get_bd_pins DESERIALIZER_B_wrapp_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DESERIALIZER_B_wrapp_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins DESERIALIZER_B_wrapp_0/resetn]
save_bd_design
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2142.359 ; gain = 29.645
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 10:17:00 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 10:17:00 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2866.254 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2866.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2866.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3004.094 ; gain = 824.660
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3025.430 ; gain = 21.336
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
report_ip_status -name ip_status
open_bd_design {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'SET_CLK' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SET_CLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'SP_OV_DESERIALIZER_B_wrapp_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins DESERIALIZER_B_wrapp_0/SET_CLK] [get_bd_pins REF_CLK/clk_out1]
save_bd_design
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/SET_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/REF_CLK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_GPIO2_WIDTH' from '32' to '10' has been ignored for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0/DESERIALIZER_B_axi_gpio_0_1'
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3218.430 ; gain = 42.297
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 10:48:01 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 10:48:01 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {210} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.CLKOUT1_JITTER {216.918} CONFIG.CLKOUT1_PHASE_ERROR {293.793} CONFIG.CLKOUT2_JITTER {233.494} CONFIG.CLKOUT2_PHASE_ERROR {293.793}] [get_bd_cells DELAYTIMER_CLK]
endgroup
open_bd_design {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
report_ip_status -name ip_status
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/SET_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/REF_CLK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3999.320 ; gain = 54.238
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 11:26:41 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 11:26:41 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
reset_run impl_1
create_bd_port -dir O TEST_OUT0
copy_bd_objs /  [get_bd_ports {TEST_OUT0}]
set_property location {2401 2061} [get_bd_ports TEST_OUT1]
copy_bd_objs /  [get_bd_ports {TEST_OUT1}]
set_property location {2373 2041} [get_bd_ports TEST_OUT2]
set_property location {2322 2095} [get_bd_ports TEST_OUT2]
copy_bd_objs /  [get_bd_ports {TEST_OUT2}]
set_property location {2499 2172} [get_bd_ports TEST_OUT3]
set_property location {2385 2132} [get_bd_ports TEST_OUT3]
set_property location {2007 1988} [get_bd_ports TEST_OUT0]
undo
INFO: [Common 17-17] undo 'set_property location {2007 1988} [get_bd_ports TEST_OUT0]'
connect_bd_net [get_bd_ports TEST_OUT0] [get_bd_pins DESERIALIZER_B_wrapp_0/RT1]
connect_bd_net [get_bd_ports TEST_OUT1] [get_bd_pins DESERIALIZER_B_wrapp_0/RT2]
connect_bd_net [get_bd_ports TEST_OUT2] [get_bd_pins DESERIALIZER_B_wrapp_0/RT3]
connect_bd_net [get_bd_ports TEST_OUT3] [get_bd_pins DESERIALIZER_B_wrapp_0/RT4]
save_bd_design
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ui/bd_18a3a4e9.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/SET_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/REF_CLK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
[Wed Jan 22 11:33:53 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3999.320 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
[Wed Jan 22 11:34:04 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0/SP_OV_processing_system7_0_0.xdc] for cell 'SP_OV_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0/SP_OV_processing_system7_0_0.xdc] for cell 'SP_OV_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_rst_ps7_0_100M_0/SP_OV_rst_ps7_0_100M_0_board.xdc] for cell 'SP_OV_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_rst_ps7_0_100M_0/SP_OV_rst_ps7_0_100M_0_board.xdc] for cell 'SP_OV_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_rst_ps7_0_100M_0/SP_OV_rst_ps7_0_100M_0.xdc] for cell 'SP_OV_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_rst_ps7_0_100M_0/SP_OV_rst_ps7_0_100M_0.xdc] for cell 'SP_OV_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data_0/P_COUNTER_axi_gpio_data_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data_0/P_COUNTER_axi_gpio_data_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data_0/P_COUNTER_axi_gpio_data_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data_0/P_COUNTER_axi_gpio_data_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data1_0/P_COUNTER_axi_gpio_data1_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data1_0/P_COUNTER_axi_gpio_data1_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data1_0/P_COUNTER_axi_gpio_data1_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data1_0/P_COUNTER_axi_gpio_data1_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data2_0/P_COUNTER_axi_gpio_data2_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data2_0/P_COUNTER_axi_gpio_data2_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data2_0/P_COUNTER_axi_gpio_data2_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data2_0/P_COUNTER_axi_gpio_data2_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data3_0/P_COUNTER_axi_gpio_data3_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data3_0/P_COUNTER_axi_gpio_data3_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data3_0/P_COUNTER_axi_gpio_data3_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data3_0/P_COUNTER_axi_gpio_data3_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util_0/P_COUNTER_axi_gpio_util_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util_0/P_COUNTER_axi_gpio_util_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util_0/P_COUNTER_axi_gpio_util_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util_0/P_COUNTER_axi_gpio_util_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util1_0/P_COUNTER_axi_gpio_util1_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util1_0/P_COUNTER_axi_gpio_util1_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util1_0/P_COUNTER_axi_gpio_util1_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util1_0/P_COUNTER_axi_gpio_util1_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util2_0/P_COUNTER_axi_gpio_util2_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util2_0/P_COUNTER_axi_gpio_util2_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util2_0/P_COUNTER_axi_gpio_util2_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util2_0/P_COUNTER_axi_gpio_util2_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util3_0/P_COUNTER_axi_gpio_util3_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util3_0/P_COUNTER_axi_gpio_util3_0_board.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util3_0/P_COUNTER_axi_gpio_util3_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util3_0/P_COUNTER_axi_gpio_util3_0.xdc] for cell 'SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_0/DDS_AXI_PERIPH_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_0/DDS_AXI_PERIPH_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_0/DDS_AXI_PERIPH_axi_gpio_0_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_0/DDS_AXI_PERIPH_axi_gpio_0_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_0_0/DDS_AXI_PERIPH_phase_0_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_0_0/DDS_AXI_PERIPH_phase_0_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_0_0/DDS_AXI_PERIPH_phase_0_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_0_0/DDS_AXI_PERIPH_phase_0_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_1_0/DDS_AXI_PERIPH_phase_1_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_1_0/DDS_AXI_PERIPH_phase_1_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_1_0/DDS_AXI_PERIPH_phase_1_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_1_0/DDS_AXI_PERIPH_phase_1_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_2_0/DDS_AXI_PERIPH_phase_2_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_2_0/DDS_AXI_PERIPH_phase_2_0_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_2_0/DDS_AXI_PERIPH_phase_2_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_2_0/DDS_AXI_PERIPH_phase_2_0.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_1/DDS_AXI_PERIPH_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_1/DDS_AXI_PERIPH_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_1/DDS_AXI_PERIPH_axi_gpio_0_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_1/DDS_AXI_PERIPH_axi_gpio_0_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_0_1/DDS_AXI_PERIPH_aux_0_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_0_1/DDS_AXI_PERIPH_aux_0_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_0_1/DDS_AXI_PERIPH_aux_0_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_0_1/DDS_AXI_PERIPH_aux_0_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_1_1/DDS_AXI_PERIPH_aux_1_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_1_1/DDS_AXI_PERIPH_aux_1_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_1_1/DDS_AXI_PERIPH_aux_1_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_1_1/DDS_AXI_PERIPH_aux_1_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_2_1/DDS_AXI_PERIPH_aux_2_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_2_1/DDS_AXI_PERIPH_aux_2_1_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_2_1/DDS_AXI_PERIPH_aux_2_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_2_1/DDS_AXI_PERIPH_aux_2_1.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_2/DDS_AXI_PERIPH_axi_gpio_0_2_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_2/DDS_AXI_PERIPH_axi_gpio_0_2_board.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_2/DDS_AXI_PERIPH_axi_gpio_0_2.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_2/DDS_AXI_PERIPH_axi_gpio_0_2.xdc] for cell 'SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_0/SP_OV_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/T_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_0/SP_OV_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/T_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_0/SP_OV_axi_gpio_0_0.xdc] for cell 'SP_OV_i/T_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_0/SP_OV_axi_gpio_0_0.xdc] for cell 'SP_OV_i/T_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_1/SP_OV_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/T_RDY_U/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_1/SP_OV_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/T_RDY_U/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_1/SP_OV_axi_gpio_0_1.xdc] for cell 'SP_OV_i/T_RDY_U/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_axi_gpio_0_1/SP_OV_axi_gpio_0_1.xdc] for cell 'SP_OV_i/T_RDY_U/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1_board.xdc] for cell 'SP_OV_i/DELAYTIMER_CLK/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1_board.xdc] for cell 'SP_OV_i/DELAYTIMER_CLK/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1.xdc] for cell 'SP_OV_i/DELAYTIMER_CLK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1.xdc] for cell 'SP_OV_i/DELAYTIMER_CLK/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1_board.xdc] for cell 'SP_OV_i/REF_CLK/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1_board.xdc] for cell 'SP_OV_i/REF_CLK/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1.xdc] for cell 'SP_OV_i/REF_CLK/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1.xdc] for cell 'SP_OV_i/REF_CLK/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1.xdc] for cell 'SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_0/SDDR_CT_AXI_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_0/SDDR_CT_AXI_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_0/SDDR_CT_AXI_axi_gpio_0_0.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_0/SDDR_CT_AXI_axi_gpio_0_0.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_1/SDDR_CT_AXI_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_1/SDDR_CT_AXI_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_1/SDDR_CT_AXI_axi_gpio_0_1.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_1/SDDR_CT_AXI_axi_gpio_0_1.xdc] for cell 'SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3_board.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3.xdc] for cell 'SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2_board.xdc] for cell 'SP_OV_i/DESERIALIZER_CLOCK/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2_board.xdc] for cell 'SP_OV_i/DESERIALIZER_CLOCK/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2.xdc] for cell 'SP_OV_i/DESERIALIZER_CLOCK/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2.xdc] for cell 'SP_OV_i/DESERIALIZER_CLOCK/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_0/DESERIALIZER_B_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_0/DESERIALIZER_B_axi_gpio_0_0_board.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_0/DESERIALIZER_B_axi_gpio_0_0.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_0/DESERIALIZER_B_axi_gpio_0_0.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_1/DESERIALIZER_B_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_1/DESERIALIZER_B_axi_gpio_0_1_board.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_1/DESERIALIZER_B_axi_gpio_0_1.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_1/DESERIALIZER_B_axi_gpio_0_1.xdc] for cell 'SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3999.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3999.320 ; gain = 0.000
place_ports TEST_OUT0 U18
place_ports TEST_OUT1 U19
place_ports TEST_OUT2 W18
place_ports TEST_OUT3 W19
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3999.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3999.320 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Wed Jan 22 11:38:43 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 22 11:41:23 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 22 11:48:54 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
open_bd_design {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DDS_COM_TEST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_CT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_DESERIALIZER'.
report_ip_status -name ip_status
upgrade_ip -vlnv cri.nz:user:DESERIALIZER_B_wrapper:1.0 [get_ips  SP_OV_DESERIALIZER_B_wrapp_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd'
INFO: [IP_Flow 19-3420] Updated SP_OV_DESERIALIZER_B_wrapp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /DELAYTIMER_CLK/clk_out1(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/IDELAY_RCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DESERIALIZER_CLOCK/clk_out2(clk) and /DESERIALIZER_B_wrapp_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SP_OV_DESERIALIZER_B_wrapp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /P_COUNTER_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DDS_AXI_PERIPH_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_AXI_ST_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_TT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /SDDR_CT_AXI_wrapper_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/HS_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/DESERIALIZER_CLOCK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/SET_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/REF_CLK_clk_out1 
WARNING: [BD 41-927] Following properties on pin /DESERIALIZER_B_wrapp_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SP_OV_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\SInglePhotons\Vivado Projects\SERDES\TOP_OVERLAY\TOP_OVERLAY.srcs\sources_1\bd\SP_OV\SP_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/sim/SP_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hdl/SP_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P_COUNTER_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_AXI_PERIPH_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_UTIL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRIG_RST_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EX_STOP_EN_SL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_RDY_U .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DELAYTIMER_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block REF_CLK .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_AXI_ST_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_CT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDDR_TT_AXI_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_CLOCK .
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated DESERIALIZER_B_axi_gpio_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DESERIALIZER_B_wrapp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_1_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_2_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for SP_OV_tier2_xbar_3_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for SP_OV_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/hw_handoff/SP_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/synth/SP_OV.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3999.320 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.srcs/sources_1/bd/SP_OV/SP_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 22 12:10:34 2020] Launched synth_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/synth_1/runme.log
[Wed Jan 22 12:10:34 2020] Launched impl_1...
Run output will be captured here: D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/runme.log
The HP banks in device are  && local var set to 0 && devicetype is 3
source {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/trfbitstrm.tcl}
# write_bd_tcl "y:/Single_Photons/SP_OVERLAY.tcl" -force
INFO: [BD 5-148] Tcl file written out <y:/Single_Photons/SP_OVERLAY.tcl>.

# file copy -force {D:/SInglePhotons/Vivado Projects/SERDES/TOP_OVERLAY/TOP_OVERLAY.runs/impl_1/SP_OV_wrapper.bit} Y:/Single_Photons/SP_OVERLAY.bit
