{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 18 15:06:57 2025 " "Info: Processing started: Fri Apr 18 15:06:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadcii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADCII-Behavioral " "Info: Found design unit 1: F20_EmulateADCII-Behavioral" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADCII " "Info: Found entity 1: F20_EmulateADCII" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f20ii.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_f20ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_F20II " "Info: Found entity 1: Test_F20II" {  } { { "Test_F20II.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/Test_F20II.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodestst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodestst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodesTST-Behavioral " "Info: Found design unit 1: F1_readADC_multimodesTST-Behavioral" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodesTST " "Info: Found entity 1: F1_readADC_multimodesTST" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "F0_ClockEnable_BETA2.vhd " "Warning: Can't analyze file -- file F0_ClockEnable_BETA2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_multimodes_extclockenable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_multimodes_extclockenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Multimodes_ExtClockEnable " "Info: Found entity 1: TEST_Multimodes_ExtClockEnable" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadcmulti_extclk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadcmulti_extclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADCmulti_ExtClk-Behavioral " "Info: Found design unit 1: F1_readADCmulti_ExtClk-Behavioral" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADCmulti_ExtClk " "Info: Found entity 1: F1_readADCmulti_ExtClk" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constval.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file constval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constval-SYN " "Info: Found design unit 1: constval-SYN" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONSTVAL " "Info: Found entity 1: CONSTVAL" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_clocks_modules.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_clocks_modules.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Clocks_Modules " "Info: Found entity 1: TEST_Clocks_Modules" {  } { { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7_readyii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f7_readyii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7_ReadyII-Behavioral " "Info: Found design unit 1: F7_ReadyII-Behavioral" {  } { { "F7_ReadyII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F7_ReadyII.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7_ReadyII " "Info: Found entity 1: F7_ReadyII" {  } { { "F7_ReadyII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F7_ReadyII.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4lanesrxtx.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4lanesrxtx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4LanesRXTX " "Info: Found entity 1: 4LanesRXTX" {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimalcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decimalcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecimalCounter-Behavioral " "Info: Found design unit 1: DecimalCounter-Behavioral" {  } { { "DecimalCounter.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/DecimalCounter.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DecimalCounter " "Info: Found entity 1: DecimalCounter" {  } { { "DecimalCounter.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/DecimalCounter.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_in_out_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_in_out_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_in_out_test " "Info: Found entity 1: SPI_in_out_test" {  } { { "SPI_in_out_test.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_by_64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider_by_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_by_64-Behavioral " "Info: Found design unit 1: divider_by_64-Behavioral" {  } { { "divider_by_64.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/divider_by_64.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider_by_64 " "Info: Found entity 1: divider_by_64" {  } { { "divider_by_64.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/divider_by_64.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_ctrl_encoder_e.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_ctrl_encoder_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ctrl_encoder_E-select_mode " "Info: Found design unit 1: F0_ctrl_encoder_E-select_mode" {  } { { "F0_ctrl_encoder_E.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ctrl_encoder_E.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ctrl_encoder_E " "Info: Found entity 1: F0_ctrl_encoder_E" {  } { { "F0_ctrl_encoder_E.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ctrl_encoder_E.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulseonchange.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulseonchange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseOnChange-Behavioral " "Info: Found design unit 1: PulseOnChange-Behavioral" {  } { { "PulseOnChange.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PulseOnChange " "Info: Found entity 1: PulseOnChange" {  } { { "PulseOnChange.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f21_divider_by_64x64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f21_divider_by_64x64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F21_Divider_by_64x64-Behavioral " "Info: Found design unit 1: F21_Divider_by_64x64-Behavioral" {  } { { "F21_Divider_by_64x64.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F21_Divider_by_64x64.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F21_Divider_by_64x64 " "Info: Found entity 1: F21_Divider_by_64x64" {  } { { "F21_Divider_by_64x64.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F21_Divider_by_64x64.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7_ready.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f7_ready.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7_Ready-Behavioral " "Info: Found design unit 1: F7_Ready-Behavioral" {  } { { "F7_Ready.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F7_Ready.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7_Ready " "Info: Found entity 1: F7_Ready" {  } { { "F7_Ready.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F7_Ready.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fs_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fs_generator-Behavioral " "Info: Found design unit 1: fs_generator-Behavioral" {  } { { "fs_generator.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/fs_generator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fs_generator " "Info: Found entity 1: fs_generator" {  } { { "fs_generator.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/fs_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_clockenable_beta3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_clockenable_beta3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ClockEnable_BETA3-DESCRIPTION " "Info: Found design unit 1: F0_ClockEnable_BETA3-DESCRIPTION" {  } { { "F0_ClockEnable_BETA3.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA3.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ClockEnable_BETA3 " "Info: Found entity 1: F0_ClockEnable_BETA3" {  } { { "F0_ClockEnable_BETA3.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA3.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testlut_128.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testlut_128.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestLUT_128 " "Info: Found entity 1: TestLUT_128" {  } { { "TestLUT_128.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TestLUT_128.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ncoanddither.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ncoanddither.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NCOandDIther " "Info: Found entity 1: NCOandDIther" {  } { { "NCOandDIther.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/NCOandDIther.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testlutcount96.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testlutcount96.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestLUTcount96 " "Info: Found entity 1: TestLUTcount96" {  } { { "TestLUTcount96.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TestLUTcount96.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadcfullspeed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadcfullspeed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_ReadADCFullSpeed-Behavioral " "Info: Found design unit 1: F1_ReadADCFullSpeed-Behavioral" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_ReadADCFullSpeed " "Info: Found entity 1: F1_ReadADCFullSpeed" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_readadcfullspeed.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_readadcfullspeed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_ReadADCfullspeed " "Info: Found entity 1: TEST_ReadADCfullspeed" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_ReadADCfullspeed " "Info: Elaborating entity \"TEST_ReadADCfullspeed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F1_ReadADCFullSpeed F1_ReadADCFullSpeed:inst1 " "Info: Elaborating entity \"F1_ReadADCFullSpeed\" for hierarchy \"F1_ReadADCFullSpeed:inst1\"" {  } { { "TEST_ReadADCfullspeed.bdf" "inst1" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 216 912 1072 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F20_EmulateADC F20_EmulateADC:inst9 " "Info: Elaborating entity \"F20_EmulateADC\" for hierarchy \"F20_EmulateADC:inst9\"" {  } { { "TEST_ReadADCfullspeed.bdf" "inst9" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 456 920 1080 584 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "52 " "Info: Inferred 52 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F20_EmulateADC:inst10\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F20_EmulateADC:inst10\|Add0\"" {  } { { "f20_emulateadc.vhd" "Add0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F20_EmulateADC:inst9\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F20_EmulateADC:inst9\|Add0\"" {  } { { "f20_emulateadc.vhd" "Add0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_ReadADCFullSpeed:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Add0\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Add0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 128 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_ReadADCFullSpeed:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Add1\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Add1" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux0\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux1\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux1" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux2\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux2" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux3\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux3" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux4\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux4" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux5\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux5" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux6\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux6" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux7\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux7" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux8\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux8" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux9\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux9" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux10\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux10" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux11\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux11" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux12\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux12" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux13\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux13" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux14\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux14" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux15\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux15" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux16\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux16" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux17\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux17" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux18\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux18" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux19\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux19" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux20\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux20" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux21\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux21" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux22\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux22" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux23\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux23" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux24\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux24" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux25\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux25" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux26\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux26" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux27\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux27" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux28\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux28" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux29\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux29" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux30\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux30" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux31\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux31" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux32\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux32" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux33\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux33" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux34\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux34" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux35\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux35" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux36\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux36" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux37\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux37" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux38\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux38" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux39\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux39" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux40\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux40" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux41\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux41" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux42\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux42" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux43\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux43" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux44\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux44" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux45\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux45" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux46\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux46" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_ReadADCFullSpeed:inst1\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_ReadADCFullSpeed:inst1\|Mux47\"" {  } { { "F1_ReadADCFullSpeed.vhd" "Mux47" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\"" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst10\|lpm_add_sub:Add0\|addcore:adder F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst10\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst10\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs F20_EmulateADC:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"F20_EmulateADC:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\"" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|addcore:adder F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux0\"" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bbc " "Info: Found entity 1: mux_bbc" {  } { { "db/mux_bbc.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/mux_bbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux8\"" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"F1_ReadADCFullSpeed:inst1\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_cbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cbc " "Info: Found entity 1: mux_cbc" {  } { { "db/mux_cbc.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/mux_cbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 18 15:06:59 2025 " "Info: Processing ended: Fri Apr 18 15:06:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
