# é€»è¾‘ç»¼åˆåç½‘è¡¨ä»¿çœŸ - å¿«é€Ÿå¼€å§‹

## âš¡ 5 åˆ†é’Ÿå¿«é€Ÿå¼€å§‹

### æ­¥éª¤ 1: å‡†å¤‡ç½‘è¡¨

```bash
# ç¡®ä¿ç½‘è¡¨æ–‡ä»¶å­˜åœ¨
ls synthesis/netlist/SimpleEdgeAiSoC_syn.v
```

### æ­¥éª¤ 2: è¿è¡Œä»¿çœŸ

```bash
cd chisel/synthesis

# æ–¹æ³• A: ä½¿ç”¨ Python è„šæœ¬ï¼ˆæ¨èï¼‰
python run_post_syn_sim.py

# æ–¹æ³• B: ä½¿ç”¨ Makefile
make full
```

### æ­¥éª¤ 3: æŸ¥çœ‹ç»“æœ

```bash
# æŸ¥çœ‹æŠ¥å‘Š
cat sim/detailed_report.txt

# æŸ¥çœ‹æ³¢å½¢
make wave
```

## ğŸ“‹ å¸¸ç”¨å‘½ä»¤

### Python è„šæœ¬

```bash
# å®Œæ•´ä»¿çœŸ
python run_post_syn_sim.py

# ä½¿ç”¨ Verilator
python run_post_syn_sim.py --simulator verilator

# åŸºæœ¬æµ‹è¯•
python run_post_syn_sim.py --testbench basic

# æŸ¥çœ‹æ³¢å½¢
python run_post_syn_sim.py --wave

# ç”ŸæˆæŠ¥å‘Š
python run_post_syn_sim.py --report

# å¸®åŠ©
python run_post_syn_sim.py --help
```

### Makefile

```bash
# æŸ¥çœ‹å¸®åŠ©
make help

# ç¼–è¯‘
make compile_advanced

# ä»¿çœŸ
make sim_advanced

# æ³¢å½¢
make wave

# æŠ¥å‘Š
make report

# å®Œæ•´æµç¨‹
make full

# æ¸…ç†
make clean
```

## ğŸ“Š æµ‹è¯•å†…å®¹

âœ“ å¤ä½åŠŸèƒ½  
âœ“ åŸºæœ¬æ“ä½œ  
âœ“ GPIO æµ‹è¯•  
âœ“ ä¸­æ–­å“åº”  
âœ“ UART æ¥å£  
âœ“ å‹åŠ›æµ‹è¯•  
âœ“ æ€§èƒ½åˆ†æ  

## ğŸ“ è¾“å‡ºæ–‡ä»¶

- `sim/compile_advanced.log` - ç¼–è¯‘æ—¥å¿—
- `sim/sim_advanced.log` - ä»¿çœŸæ—¥å¿—
- `sim/detailed_report.txt` - æµ‹è¯•æŠ¥å‘Š
- `waves/advanced_post_syn.vcd` - æ³¢å½¢æ–‡ä»¶

## ğŸ› ï¸ æ”¯æŒçš„å·¥å…·

- **VCS** (Synopsys) - é»˜è®¤
- **Verilator** - å¼€æº
- **ModelSim** - éœ€è¦é…ç½®
- **Verdi** - æ³¢å½¢æŸ¥çœ‹
- **GTKWave** - æ³¢å½¢æŸ¥çœ‹

## âš ï¸ æ³¨æ„äº‹é¡¹

1. ç¡®ä¿ç½‘è¡¨æ–‡ä»¶å­˜åœ¨
2. æ£€æŸ¥å·¥å…·æ˜¯å¦å®‰è£…
3. ä»¿çœŸæ—¶é—´è¾ƒé•¿ï¼ˆæ¯” RTL æ…¢ï¼‰
4. éœ€è¦æ ‡å‡†å•å…ƒåº“ï¼ˆå¦‚æœä½¿ç”¨ç‰¹å®šå·¥è‰ºï¼‰

## ğŸ” è°ƒè¯•

```bash
# æŸ¥çœ‹æ—¥å¿—
tail -f sim/sim_advanced.log

# æ£€æŸ¥é”™è¯¯
grep -i error sim/*.log

# æŸ¥çœ‹æ³¢å½¢
verdi -ssf waves/advanced_post_syn.vcd
```

## ğŸ“ è·å–å¸®åŠ©

```bash
# è¯¦ç»†æ–‡æ¡£
cat README.md

# å·¥å…·ä¿¡æ¯
make info

# Python å¸®åŠ©
python run_post_syn_sim.py --help
```

---

**å¿«é€Ÿå‘½ä»¤:**
```bash
cd chisel/synthesis && python run_post_syn_sim.py
```
