# 32-bRISC-V
This repo will house my 32-bit RISC-V processor developed in Verilog and simulated in QuestaSim.
