---
author: kevbroch
comments: false
date: 2012-07-25 23:19:49+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc02/
slug: hc02
title: "\n\t\t\t\tHC02 (1990)\t\t"
wordpress_id: 501
---


				

### General Information


<table style="width: 100%;" >
<tbody >
<tr >
HOT CHIPS 2 (1990)
</tr>
<tr >

<td width="20%" >**Date**
</td>

<td >August 20-21, 1990
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Mayer Theater, Santa Clara University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/1_Sun/HC2.Program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/1_Sun/HC2.committee.pdf)
</td>
</tr>
</tbody>
</table>


### 




### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 20, 1990
</tr>
<tr valign="top" >

<td >**Opening Remarks**
09:00-9:30
</td>

<td >**General Chair: **Hasan Aikhatib  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/1_Sun/HC2.Welcome.pdf)
**Program Co-Chairs: **Alan Jay Smith and John Crawford
</td>
</tr>
<tr valign="top" >

<td height="229" >**Session 1**
09:30-11:00
</td>

<td >**High Performance Processors - I  **
**Chair: **Dave Ditzel
_GaAs SPARC RISC Processor_, Gary McMillian, Systems & Processes Engineering Corp.Austin, TX. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S1/HC2.1.1.pdf)

_The SPARC Lighting Processor_, Bruce Lightner, Metaflow Technologies, San Diego, CA. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S1/HC2.1.2.pdf)

_The MIPS R/6000 Microprocessor_, George Taylor, MIPS Corporation, Sunnyvale, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S1/HC2.1.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:30-12:30
</td>

<td >**Performance**
**Chair: **Alan Jay Smith
_The SPEC and Perfect Club Benchmarks: Promises & Limitations_, Rafael Saavedra-Barrera, University of California, Berkeley [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S2/HC2.2.1.pdf)

_Performance Characteristics of the i960CA Superscalar Microprocessor_, Steven McGeady, lntel Corporation, Santa Clara, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S2/HC2.2.2.pdf)
</td>
</tr>
<tr valign="top" >

<td height="74" >**Keynote 1**
2:00-2:30
</td>

<td >**Special Memorial Presentation on Dr. Robert Noyce
Invited Speaker:** Dr. Gordon Moore, Chairman of the Board, lntel Corp., Santa Clara, CA.
</td>
</tr>
<tr valign="top" >

<td >**Session 3 **
2:45-4:15
</td>

<td >**Video and Graphics**
**Chair: **Hasan Alkhatib_A Video Compression Chip Set_, Peter Ruetz, LSI Logic Corp., Milpitas, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S3/HC2.3.1.pdf)

_C-Cube CL550 Image Coprocessor_, Steven Purcell, C-Cube Corporation, San Jose, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S3/HC2.3.2.pdf)

_DVI and i750 Chip Set_, Sanjay Vinekar, lntel Corporation, Princeton, NJ [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S3/HC2.3.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="155" >**Session 4 **
4:45-5:45
</td>

<td >**Packaging**
**Chair: **Theresa Meng_Dense Stack_, John Forthun, Dense-Pac Microsystems, Inc., Garden Grove, CA  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S4/HC2.4.1.pdf)

_Silicon Multichip Modules_, Donald Benson, nChip Inc., San Jose, CA  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S4/HC2.4.2.pdf)
</td>
</tr>
<tr >

<td >**Session 5 **
5:50-6:
</td>

<td >**Floating Point**
**Chair: **Theresa Meng

_A 120 MFLOP CMOS Floating Point Unit_, Alan Quek, Weitek Corporation, San Jose, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S5/HC2.5.1.pdf)

_A 100MHz Floating Point l lnteger Processor_, Gregory Taylor, Bipolar Integrated Technology, Inc., Beaverton, OR [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/2_Mon/HC2.S5/HC2.5.2.pdf)
</td>
</tr>
<tr >

<td >7:30
</td>

<td >**Banquet
John Doerr, General Partner with Kleiner Perkins
Caufield & Byers
**
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 21, 1990
</tr>
<tr valign="top" >

<td >**Session 6 **
08:45-10:45
</td>

<td >**High Performance Microprocessors - II**
**Chair:  **Martin Freeman

_96-bit General Purpose IEEE 754 Floating Point Dual
Port Processor_, Terry Schultz, Motorola, Anaheim, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S6/HC2.6.1.pdf)

_A Single Chip Integer VLlW Processor Core_, Gerrit Slavenburg, Philips Research, Sunnyvale, CA [ ](/wp-content/uploads/hc_archives/hc02//3_Tue/HC2.S6/HC2.6.2.pdf)[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S6/HC2.6.2.pdf)

_The Clipper Super Scalar CMOS Chip Set_, Howard Sachs, lntegraph Corporation, Palo Alto, CA  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S6/HC2.6.3.pdf)

_Experience with the i860 CPU_,John Casey, Hauppauge Corporation, Hauppauge, NY  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S6/HC2.6.4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7 **
11:15-12:45
</td>

<td >**Systolic and Arrays **
**Chair:  **John Crawford_The Touchstone DELTA Prototype: A 30 Gigaflop Scalable
Parallel Computer_, Justin Rattner and others, lntel Corporation, Aloha, OR  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S7/HC2.7.1.pdf)

_100 MOP LIW Microprocessor for Multicomputers_,Craig Peterson, iWarp Group, lntel Corporation, Aloha, OR [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S7/HC2.7.2.pdf)

_DataWave - a Data Driven Video Signal Array Processor_, Ulrich Schmidt, ITT Intermetall, Freiburg, Germany [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S7/HC2.7.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
2:15-3:45
</td>

<td >**Routing and Interconnect **
**Chair:  **Forest Baskett

_Caltech Mesh-Routing Chips_, Charles Seitz, California Institute of Technology, Pasadena, CA  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S8/HC2.8.1.pdf)_Get Off the Bus and Call a Taxi_, Paul Scott, Advanced Micro Devices, Sunnyvale, CA  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S8/HC2.8.2.pdf)

_Hot Rod: 1 Gbitlsec. Data Communications_, Johnat han Zierk, Gazelle Microcircuits, Inc., Santa Clara, CA [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S8/HC2.8.3.pdf)

[
](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S8/HC2.8.2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 9 **
4:15-5:45
</td>

<td >**IBM's New Superscalar RlSC **
**Chair:  **David Patterson_RlSC System/6000 Architecture, Implementation, and Performance_,  B. Bakoglu and R. Oehler, IBM Watson Res. Ctr., Yorktown Heights, NY[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S9/HC2.9.1.pdf)
_
Compiling for the RISC System/6000 Branch Unlt_, Martin Hopkins, IBM Watson Research Ctr., Yorktown Heights, NY [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S9/HC2.9.2.pdf)
_
RlSC System/6000 Floating Point Unit_, Troy N. Hicks, Oscar R. Mitchell, and Richard E. Fry, IBM Advanced
Workstation Div., Austin, TX  [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc02/3_Tue/HC2.S9/HC2.9.3.pdf)
</td>
</tr>
<tr >

<td >5:45
</td>

<td >**Closing Remarks**
</td>
</tr>
</tbody>
</table>		
