Classic Timing Analyzer report for mod256add1
Mon Mar 22 23:02:32 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 22.027 ns                                      ; mod16add1extend:inst1|inst4 ; q7                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst1|inst4 ; mod16add1extend:inst1|inst4 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst|inst   ; mod16add1extend:inst|inst   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst|inst1  ; mod16add1extend:inst|inst1  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst|inst2  ; mod16add1extend:inst|inst2  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst|inst4  ; mod16add1extend:inst|inst4  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst1|inst  ; mod16add1extend:inst1|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst1|inst1 ; mod16add1extend:inst1|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst1|inst2 ; mod16add1extend:inst1|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mod16add1extend:inst1|inst4 ; mod16add1extend:inst1|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To ; From Clock ;
+-------+--------------+------------+-----------------------------+----+------------+
; N/A   ; None         ; 22.027 ns  ; mod16add1extend:inst1|inst4 ; q7 ; clk        ;
; N/A   ; None         ; 20.260 ns  ; mod16add1extend:inst1|inst2 ; q6 ; clk        ;
; N/A   ; None         ; 18.386 ns  ; mod16add1extend:inst1|inst1 ; q5 ; clk        ;
; N/A   ; None         ; 16.569 ns  ; mod16add1extend:inst1|inst  ; q4 ; clk        ;
; N/A   ; None         ; 15.271 ns  ; mod16add1extend:inst|inst4  ; q3 ; clk        ;
; N/A   ; None         ; 12.797 ns  ; mod16add1extend:inst|inst2  ; q2 ; clk        ;
; N/A   ; None         ; 9.951 ns   ; mod16add1extend:inst|inst1  ; q1 ; clk        ;
; N/A   ; None         ; 8.188 ns   ; mod16add1extend:inst|inst   ; q0 ; clk        ;
+-------+--------------+------------+-----------------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Mar 22 23:02:32 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod256add1 -c mod256add1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "mod16add1extend:inst1|inst2" as buffer
    Info: Detected ripple clock "mod16add1extend:inst1|inst1" as buffer
    Info: Detected ripple clock "mod16add1extend:inst1|inst" as buffer
    Info: Detected ripple clock "mod16add1extend:inst|inst4" as buffer
    Info: Detected ripple clock "mod16add1extend:inst|inst2" as buffer
    Info: Detected ripple clock "mod16add1extend:inst|inst1" as buffer
    Info: Detected ripple clock "mod16add1extend:inst|inst" as buffer
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "mod16add1extend:inst|inst" and destination register "mod16add1extend:inst|inst"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 3; REG Node = 'mod16add1extend:inst|inst'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y5_N16; Fanout = 1; COMB Node = 'mod16add1extend:inst|inst~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 3; REG Node = 'mod16add1extend:inst|inst'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.579 ns) + CELL(0.666 ns) = 3.395 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 3; REG Node = 'mod16add1extend:inst|inst'
                Info: Total cell delay = 1.816 ns ( 53.49 % )
                Info: Total interconnect delay = 1.579 ns ( 46.51 % )
            Info: - Longest clock path from clock "clk" to source register is 3.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.579 ns) + CELL(0.666 ns) = 3.395 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 3; REG Node = 'mod16add1extend:inst|inst'
                Info: Total cell delay = 1.816 ns ( 53.49 % )
                Info: Total interconnect delay = 1.579 ns ( 46.51 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "q7" through register "mod16add1extend:inst1|inst4" is 22.027 ns
    Info: + Longest clock path from clock "clk" to source register is 17.180 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.699 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 3; REG Node = 'mod16add1extend:inst|inst'
        Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 5.063 ns; Loc. = LCFF_X8_Y5_N19; Fanout = 3; REG Node = 'mod16add1extend:inst|inst1'
        Info: 4: + IC(1.492 ns) + CELL(0.970 ns) = 7.525 ns; Loc. = LCFF_X12_Y2_N17; Fanout = 3; REG Node = 'mod16add1extend:inst|inst2'
        Info: 5: + IC(1.057 ns) + CELL(0.970 ns) = 9.552 ns; Loc. = LCFF_X15_Y2_N25; Fanout = 3; REG Node = 'mod16add1extend:inst|inst4'
        Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 10.915 ns; Loc. = LCFF_X15_Y2_N19; Fanout = 3; REG Node = 'mod16add1extend:inst1|inst'
        Info: 7: + IC(1.059 ns) + CELL(0.970 ns) = 12.944 ns; Loc. = LCFF_X12_Y2_N11; Fanout = 3; REG Node = 'mod16add1extend:inst1|inst1'
        Info: 8: + IC(2.206 ns) + CELL(0.970 ns) = 16.120 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'mod16add1extend:inst1|inst2'
        Info: 9: + IC(0.394 ns) + CELL(0.666 ns) = 17.180 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 2; REG Node = 'mod16add1extend:inst1|inst4'
        Info: Total cell delay = 8.606 ns ( 50.09 % )
        Info: Total interconnect delay = 8.574 ns ( 49.91 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 2; REG Node = 'mod16add1extend:inst1|inst4'
        Info: 2: + IC(1.427 ns) + CELL(3.116 ns) = 4.543 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'q7'
        Info: Total cell delay = 3.116 ns ( 68.59 % )
        Info: Total interconnect delay = 1.427 ns ( 31.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Mon Mar 22 23:02:32 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


