`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: General Register
// Tool Versions: Vivado 2017.4.1
// Description: General Register File
// 
//////////////////////////////////////////////////////////////////////////////////


//  功能说明
    //  通用寄存器，提供读写端口（同步写，异步读�?
    //  时钟下降沿写�?
    //  0号寄存器的�?�始终为0
// 输入
    // clk               时钟信号
    // rst               寄存器重置信�?
    // write_en          寄存器写使能
    // addr1             reg1读地�?
    // addr2             reg2读地�?
    // wb_addr           写回地址
    // wb_data           写回数据
// 输出
    // reg1              reg1读数�?
    // reg2              reg2读数�?
// 实验要求
    // 无需修改


module RegisterFile(
    input wire clk,
    input wire rst,
    input wire write_en,
    input wire [4:0] addr1, addr2, wb_addr,
    input wire [31:0] wb_data,
    output wire [31:0] reg1, reg2,
    output wire [31:0] gp,
    output wire [31:0] sp,
    output wire [31:0] ra
    );
    reg [31:0] reg_file[31:1];
    integer i;
    assign gp = reg_file[3];
    assign sp = reg_file[2];
    assign ra = reg_file[1]; 
    // init register file
    initial
    begin
        for(i = 1; i < 32; i = i + 1) 
            reg_file[i][31:0] <= 32'b0;
    end

    // write in clk negedge, reset in rst posedge
    // if write register in clk posedge,
    // new wb data also write in clk posedge,
    // so old wb data will be written to register
    always@(negedge clk or posedge rst) 
    begin 
        if (rst)
            for (i = 1; i < 32; i = i + 1) 
                reg_file[i][31:0] <= 32'b0;
        else if(write_en && (wb_addr != 5'h0))
            reg_file[wb_addr] <= wb_data;   
    end

    // read data changes when address changes
    assign reg1 = (addr1 == 5'b0) ? 32'h0 : reg_file[addr1];
    assign reg2 = (addr2 == 5'b0) ? 32'h0 : reg_file[addr2];




endmodule
