{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_1_address0",
          "name": "input_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_1_ce0",
          "name": "input_1_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1_q0",
          "name": "input_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1_address1",
          "name": "input_1_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_1_ce1",
          "name": "input_1_ce1",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1_q1",
          "name": "input_1_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer2_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer2_out_address0",
          "name": "layer2_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_ce0",
          "name": "layer2_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_we0",
          "name": "layer2_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_d0",
          "name": "layer2_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_address1",
          "name": "layer2_out_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_ce1",
          "name": "layer2_out_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_we1",
          "name": "layer2_out_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_d1",
          "name": "layer2_out_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": ["set_directive_top myproject -name myproject"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "0.625",
    "IsCombinational": "0",
    "II": "10",
    "Latency": "25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_table.vhd",
      "impl\/vhdl\/myproject_mul_27ns_19s_39_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_12ns_19s_31_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_19s_19s_32_1_1.vhd",
      "impl\/vhdl\/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.vhd",
      "impl\/vhdl\/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_table.v",
      "impl\/verilog\/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_table_rom.dat",
      "impl\/verilog\/myproject_mul_27ns_19s_39_1_1.v",
      "impl\/verilog\/myproject_mul_mul_12ns_19s_31_1_1.v",
      "impl\/verilog\/myproject_mul_mul_19s_19s_32_1_1.v",
      "impl\/verilog\/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v",
      "impl\/verilog\/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/myproject.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/rian\/A3D3\/transformer-synthesis\/hls4ml_projects\/pytorch_layernorm_uniform\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "ports": ["input_1_address0"]
    },
    "input_1_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "ports": ["input_1_address1"]
    },
    "input_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "ports": ["input_1_q0"]
    },
    "input_1_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "ports": ["input_1_q1"]
    },
    "layer2_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "ports": ["layer2_out_address0"]
    },
    "layer2_out_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "ports": ["layer2_out_address1"]
    },
    "layer2_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["layer2_out_d0"]
    },
    "layer2_out_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["layer2_out_d1"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_1_address0": {
      "dir": "out",
      "width": "5"
    },
    "input_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_1_q0": {
      "dir": "in",
      "width": "16"
    },
    "input_1_address1": {
      "dir": "out",
      "width": "5"
    },
    "input_1_ce1": {
      "dir": "out",
      "width": "1"
    },
    "input_1_q1": {
      "dir": "in",
      "width": "16"
    },
    "layer2_out_address0": {
      "dir": "out",
      "width": "5"
    },
    "layer2_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_d0": {
      "dir": "out",
      "width": "16"
    },
    "layer2_out_address1": {
      "dir": "out",
      "width": "5"
    },
    "layer2_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_we1": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_d1": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s",
          "InstanceName": "grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261"
        },
        {
          "ModuleName": "transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s",
          "InstanceName": "grp_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_272"
        },
        {
          "ModuleName": "transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s",
          "InstanceName": "call_ret2_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_278"
        }
      ]
    },
    "Info": {
      "transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "11",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.594"
        },
        "Area": {
          "FF": "300",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.149"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "12",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "589",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "700",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "10",
          "PipelineDepth": "26",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.149"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "12",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1687",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1270",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-18 12:35:01 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
