{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770962662413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 11:34:22 2026 " "Processing started: Fri Feb 13 11:34:22 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770962662414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662414 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770962662486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770962662586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770962662587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962662622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962662622 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770962662905 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770962662911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770962662928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770962662944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770962662944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.070 " "Worst-case setup slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070             -22.396 CLKT  " "   -1.070             -22.396 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962662946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.574 " "Worst-case hold slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 CLKT  " "    0.574               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962662949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770962662951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770962662954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.508 " "Worst-case minimum pulse width slack is 4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.508               0.000 CLKT  " "    4.508               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962662955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962662955 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962662976 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.070 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.070" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.070 (VIOLATED) " "Path #1: Setup slack is -1.070 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|q\[11\] " "From Node    : memory:IMEM\|q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      3.052  R        clock network delay " "     3.052      3.052  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.232     uTco  memory:IMEM\|q\[11\] " "     3.284      0.232     uTco  memory:IMEM\|q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.000 FF  CELL  IMEM\|q\[11\]\|q " "     3.284      0.000 FF  CELL  IMEM\|q\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.565 FF    IC  inst2\|REG_ADD_3~1\|dataa " "     3.849      0.565 FF    IC  inst2\|REG_ADD_3~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.180      0.331 FF  CELL  inst2\|REG_ADD_3~1\|combout " "     4.180      0.331 FF  CELL  inst2\|REG_ADD_3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.596      0.416 FF    IC  inst2\|REG_ADD_3\|datab " "     4.596      0.416 FF    IC  inst2\|REG_ADD_3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.952      0.356 FF  CELL  inst2\|REG_ADD_3\|combout " "     4.952      0.356 FF  CELL  inst2\|REG_ADD_3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.755      0.803 FF    IC  inst7\|opb\|Out\[2\]~6\|datac " "     5.755      0.803 FF    IC  inst7\|opb\|Out\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.036      0.281 FF  CELL  inst7\|opb\|Out\[2\]~6\|combout " "     6.036      0.281 FF  CELL  inst7\|opb\|Out\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.265      0.229 FF    IC  inst7\|opb\|Out\[2\]~7\|datad " "     6.265      0.229 FF    IC  inst7\|opb\|Out\[2\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.415      0.150 FR  CELL  inst7\|opb\|Out\[2\]~7\|combout " "     6.415      0.150 FR  CELL  inst7\|opb\|Out\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.168      0.753 RR    IC  SALU\|Out\[2\]~4\|datad " "     7.168      0.753 RR    IC  SALU\|Out\[2\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.323      0.155 RR  CELL  SALU\|Out\[2\]~4\|combout " "     7.323      0.155 RR  CELL  SALU\|Out\[2\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.528      0.205 RR    IC  SALU\|Out\[2\]~5\|datad " "     7.528      0.205 RR    IC  SALU\|Out\[2\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.667      0.139 RF  CELL  SALU\|Out\[2\]~5\|combout " "     7.667      0.139 RF  CELL  SALU\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.442      0.775 FF    IC  inst3\|ls\|Out\[3\]~30\|datac " "     8.442      0.775 FF    IC  inst3\|ls\|Out\[3\]~30\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.703      0.261 FR  CELL  inst3\|ls\|Out\[3\]~30\|combout " "     8.703      0.261 FR  CELL  inst3\|ls\|Out\[3\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.508      0.805 RR    IC  inst3\|ls\|Out\[6\]~11\|datad " "     9.508      0.805 RR    IC  inst3\|ls\|Out\[6\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.663      0.155 RR  CELL  inst3\|ls\|Out\[6\]~11\|combout " "     9.663      0.155 RR  CELL  inst3\|ls\|Out\[6\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.868      0.205 RR    IC  inst3\|ls\|Out\[6\]~14\|datad " "     9.868      0.205 RR    IC  inst3\|ls\|Out\[6\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.023      0.155 RR  CELL  inst3\|ls\|Out\[6\]~14\|combout " "    10.023      0.155 RR  CELL  inst3\|ls\|Out\[6\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.228      0.205 RR    IC  inst3\|mux1\|F~8\|datad " "    10.228      0.205 RR    IC  inst3\|mux1\|F~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.383      0.155 RR  CELL  inst3\|mux1\|F~8\|combout " "    10.383      0.155 RR  CELL  inst3\|mux1\|F~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.617      0.234 RR    IC  inst3\|mux1\|F~9\|datab " "    10.617      0.234 RR    IC  inst3\|mux1\|F~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.051      0.434 RF  CELL  inst3\|mux1\|F~9\|combout " "    11.051      0.434 RF  CELL  inst3\|mux1\|F~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.466      0.415 FF    IC  inst3\|mux1\|F~12\|datac " "    11.466      0.415 FF    IC  inst3\|mux1\|F~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.747      0.281 FF  CELL  inst3\|mux1\|F~12\|combout " "    11.747      0.281 FF  CELL  inst3\|mux1\|F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.975      0.228 FF    IC  WMR\|Out\[6\]~2\|datad " "    11.975      0.228 FF    IC  WMR\|Out\[6\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.100      0.125 FF  CELL  WMR\|Out\[6\]~2\|combout " "    12.100      0.125 FF  CELL  WMR\|Out\[6\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.327      0.227 FF    IC  WMR\|Out\[6\]~3\|datad " "    12.327      0.227 FF    IC  WMR\|Out\[6\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.477      0.150 FR  CELL  WMR\|Out\[6\]~3\|combout " "    12.477      0.150 FR  CELL  WMR\|Out\[6\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.127      0.650 RR    IC  inst7\|C\|reg6\|my_dff\|q\|asdata " "    13.127      0.650 RR    IC  inst7\|C\|reg6\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.533      0.406 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q " "    13.533      0.406 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.433      2.933  R        clock network delay " "    12.433      2.933  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.465      0.032           clock pessimism removed " "    12.465      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.445     -0.020           clock uncertainty " "    12.445     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.463      0.018     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q " "    12.463      0.018     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.533 " "Data Arrival Time  :    13.533" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.463 " "Data Required Time :    12.463" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.070 (VIOLATED) " "Slack              :    -1.070 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662982 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662982 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.574 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.574  " "Path #1: Hold slack is 0.574 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q " "From Node    : mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~27 " "To Node      : memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.928      2.928  R        clock network delay " "     2.928      2.928  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.232     uTco  mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q " "     3.160      0.232     uTco  mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.000 RR  CELL  inst7\|IX\|reg3\|my_dff\|q\|q " "     3.160      0.000 RR  CELL  inst7\|IX\|reg3\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.424      0.264 RR    IC  inst7\|opb\|Out\[3\]~15\|datac " "     3.424      0.264 RR    IC  inst7\|opb\|Out\[3\]~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.698      0.274 RR  CELL  inst7\|opb\|Out\[3\]~15\|combout " "     3.698      0.274 RR  CELL  inst7\|opb\|Out\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.698      0.000 RR    IC  DMEM\|ram~27\|d " "     3.698      0.000 RR    IC  DMEM\|ram~27\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      0.069 RR  CELL  memory:DMEM\|ram~27 " "     3.767      0.069 RR  CELL  memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.039      3.039  R        clock network delay " "     3.039      3.039  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007     -0.032           clock pessimism removed " "     3.007     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.000           clock uncertainty " "     3.007      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.193      0.186      uTh  memory:DMEM\|ram~27 " "     3.193      0.186      uTh  memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.767 " "Data Arrival Time  :     3.767" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.193 " "Data Required Time :     3.193" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.574  " "Slack              :     0.574 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962662984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962662984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770962662985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770962663025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770962663025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.218 " "Worst-case setup slack is -0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -1.123 CLKT  " "   -0.218              -1.123 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962663028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.527 " "Worst-case hold slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 CLKT  " "    0.527               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962663031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770962663034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770962663038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.526 " "Worst-case minimum pulse width slack is 4.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.526               0.000 CLKT  " "    4.526               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962663041 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.218 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663069 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663069 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.218 (VIOLATED) " "Path #1: Setup slack is -0.218 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|q\[11\] " "From Node    : memory:IMEM\|q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.768      2.768  R        clock network delay " "     2.768      2.768  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.981      0.213     uTco  memory:IMEM\|q\[11\] " "     2.981      0.213     uTco  memory:IMEM\|q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.981      0.000 FF  CELL  IMEM\|q\[11\]\|q " "     2.981      0.000 FF  CELL  IMEM\|q\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.485      0.504 FF    IC  inst2\|REG_ADD_3~1\|dataa " "     3.485      0.504 FF    IC  inst2\|REG_ADD_3~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      0.334 FR  CELL  inst2\|REG_ADD_3~1\|combout " "     3.819      0.334 FR  CELL  inst2\|REG_ADD_3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.198      0.379 RR    IC  inst2\|REG_ADD_3\|datab " "     4.198      0.379 RR    IC  inst2\|REG_ADD_3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.529      0.331 RR  CELL  inst2\|REG_ADD_3\|combout " "     4.529      0.331 RR  CELL  inst2\|REG_ADD_3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.254      0.725 RR    IC  inst7\|opb\|Out\[2\]~6\|datac " "     5.254      0.725 RR    IC  inst7\|opb\|Out\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.517      0.263 RR  CELL  inst7\|opb\|Out\[2\]~6\|combout " "     5.517      0.263 RR  CELL  inst7\|opb\|Out\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.706      0.189 RR    IC  inst7\|opb\|Out\[2\]~7\|datad " "     5.706      0.189 RR    IC  inst7\|opb\|Out\[2\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.850      0.144 RR  CELL  inst7\|opb\|Out\[2\]~7\|combout " "     5.850      0.144 RR  CELL  inst7\|opb\|Out\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.552      0.702 RR    IC  SALU\|Out\[2\]~4\|datad " "     6.552      0.702 RR    IC  SALU\|Out\[2\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.696      0.144 RR  CELL  SALU\|Out\[2\]~4\|combout " "     6.696      0.144 RR  CELL  SALU\|Out\[2\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.885      0.189 RR    IC  SALU\|Out\[2\]~5\|datad " "     6.885      0.189 RR    IC  SALU\|Out\[2\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.010      0.125 RF  CELL  SALU\|Out\[2\]~5\|combout " "     7.010      0.125 RF  CELL  SALU\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.705      0.695 FF    IC  inst3\|ls\|Out\[3\]~30\|datac " "     7.705      0.695 FF    IC  inst3\|ls\|Out\[3\]~30\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.943      0.238 FR  CELL  inst3\|ls\|Out\[3\]~30\|combout " "     7.943      0.238 FR  CELL  inst3\|ls\|Out\[3\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.690      0.747 RR    IC  inst3\|ls\|Out\[6\]~11\|datad " "     8.690      0.747 RR    IC  inst3\|ls\|Out\[6\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.834      0.144 RR  CELL  inst3\|ls\|Out\[6\]~11\|combout " "     8.834      0.144 RR  CELL  inst3\|ls\|Out\[6\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.023      0.189 RR    IC  inst3\|ls\|Out\[6\]~14\|datad " "     9.023      0.189 RR    IC  inst3\|ls\|Out\[6\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.167      0.144 RR  CELL  inst3\|ls\|Out\[6\]~14\|combout " "     9.167      0.144 RR  CELL  inst3\|ls\|Out\[6\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.356      0.189 RR    IC  inst3\|mux1\|F~8\|datad " "     9.356      0.189 RR    IC  inst3\|mux1\|F~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      0.144 RR  CELL  inst3\|mux1\|F~8\|combout " "     9.500      0.144 RR  CELL  inst3\|mux1\|F~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.718      0.218 RR    IC  inst3\|mux1\|F~9\|datab " "     9.718      0.218 RR    IC  inst3\|mux1\|F~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.099      0.381 RR  CELL  inst3\|mux1\|F~9\|combout " "    10.099      0.381 RR  CELL  inst3\|mux1\|F~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.487      0.388 RR    IC  inst3\|mux1\|F~12\|datac " "    10.487      0.388 RR    IC  inst3\|mux1\|F~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.752      0.265 RR  CELL  inst3\|mux1\|F~12\|combout " "    10.752      0.265 RR  CELL  inst3\|mux1\|F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.941      0.189 RR    IC  WMR\|Out\[6\]~2\|datad " "    10.941      0.189 RR    IC  WMR\|Out\[6\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      0.144 RR  CELL  WMR\|Out\[6\]~2\|combout " "    11.085      0.144 RR  CELL  WMR\|Out\[6\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.273      0.188 RR    IC  WMR\|Out\[6\]~3\|datad " "    11.273      0.188 RR    IC  WMR\|Out\[6\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.417      0.144 RR  CELL  WMR\|Out\[6\]~3\|combout " "    11.417      0.144 RR  CELL  WMR\|Out\[6\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.038      0.621 RR    IC  inst7\|C\|reg6\|my_dff\|q\|asdata " "    12.038      0.621 RR    IC  inst7\|C\|reg6\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.408      0.370 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q " "    12.408      0.370 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.163      2.663  R        clock network delay " "    12.163      2.663  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.191      0.028           clock pessimism removed " "    12.191      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.171     -0.020           clock uncertainty " "    12.171     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.190      0.019     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q " "    12.190      0.019     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.408 " "Data Arrival Time  :    12.408" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.190 " "Data Required Time :    12.190" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.218 (VIOLATED) " "Slack              :    -0.218 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.527 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.527" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663073 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.527  " "Path #1: Hold slack is 0.527 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q " "From Node    : mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~27 " "To Node      : memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.658      2.658  R        clock network delay " "     2.658      2.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.871      0.213     uTco  mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q " "     2.871      0.213     uTco  mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.871      0.000 RR  CELL  inst7\|IX\|reg3\|my_dff\|q\|q " "     2.871      0.000 RR  CELL  inst7\|IX\|reg3\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.112      0.241 RR    IC  inst7\|opb\|Out\[3\]~15\|datac " "     3.112      0.241 RR    IC  inst7\|opb\|Out\[3\]~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.252 RR  CELL  inst7\|opb\|Out\[3\]~15\|combout " "     3.364      0.252 RR  CELL  inst7\|opb\|Out\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.000 RR    IC  DMEM\|ram~27\|d " "     3.364      0.000 RR    IC  DMEM\|ram~27\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.426      0.062 RR  CELL  memory:DMEM\|ram~27 " "     3.426      0.062 RR  CELL  memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.756      2.756  R        clock network delay " "     2.756      2.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.728     -0.028           clock pessimism removed " "     2.728     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.728      0.000           clock uncertainty " "     2.728      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.899      0.171      uTh  memory:DMEM\|ram~27 " "     2.899      0.171      uTh  memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.426 " "Data Arrival Time  :     3.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.899 " "Data Required Time :     2.899" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.527  " "Slack              :     0.527 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663073 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663073 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770962663074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.290 " "Worst-case setup slack is 4.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.290               0.000 CLKT  " "    4.290               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962663099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.261 " "Worst-case hold slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 CLKT  " "    0.261               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962663103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770962663108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770962663111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.171 " "Worst-case minimum pulse width slack is 4.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.171               0.000 CLKT  " "    4.171               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770962663113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770962663113 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.771 ns " "Worst Case Available Settling Time: 12.771 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770962663136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.290 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.290  " "Path #1: Setup slack is 4.290 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|q\[15\] " "From Node    : memory:IMEM\|q\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:IX\|register:reg0\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:IX\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.623      1.623  R        clock network delay " "     1.623      1.623  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.105     uTco  memory:IMEM\|q\[15\] " "     1.728      0.105     uTco  memory:IMEM\|q\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.000 FF  CELL  IMEM\|q\[15\]\|q " "     1.728      0.000 FF  CELL  IMEM\|q\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.981      0.253 FF    IC  inst2\|opdef1\|Decoder0~5\|dataa " "     1.981      0.253 FF    IC  inst2\|opdef1\|Decoder0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      0.204 FF  CELL  inst2\|opdef1\|Decoder0~5\|combout " "     2.185      0.204 FF  CELL  inst2\|opdef1\|Decoder0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      0.225 FF    IC  inst2\|ALU_SL_0~4\|datab " "     2.410      0.225 FF    IC  inst2\|ALU_SL_0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.196 FR  CELL  inst2\|ALU_SL_0~4\|combout " "     2.606      0.196 FR  CELL  inst2\|ALU_SL_0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.116 RR    IC  inst2\|ALU_SL_0~5\|datab " "     2.722      0.116 RR    IC  inst2\|ALU_SL_0~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.205 RF  CELL  inst2\|ALU_SL_0~5\|combout " "     2.927      0.205 RF  CELL  inst2\|ALU_SL_0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.157      0.230 FF    IC  SALU\|Out\[1\]~0\|dataa " "     3.157      0.230 FF    IC  SALU\|Out\[1\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361      0.204 FF  CELL  SALU\|Out\[1\]~0\|combout " "     3.361      0.204 FF  CELL  SALU\|Out\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.360 FF    IC  SALU\|Out\[1\]~1\|datad " "     3.721      0.360 FF    IC  SALU\|Out\[1\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      0.063 FF  CELL  SALU\|Out\[1\]~1\|combout " "     3.784      0.063 FF  CELL  SALU\|Out\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.250      0.466 FF    IC  inst3\|ls\|Mux0~4\|datac " "     4.250      0.466 FF    IC  inst3\|ls\|Mux0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      0.133 FF  CELL  inst3\|ls\|Mux0~4\|combout " "     4.383      0.133 FF  CELL  inst3\|ls\|Mux0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.542      0.159 FF    IC  inst3\|ls\|Mux6~2\|dataa " "     4.542      0.159 FF    IC  inst3\|ls\|Mux6~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.735      0.193 FF  CELL  inst3\|ls\|Mux6~2\|combout " "     4.735      0.193 FF  CELL  inst3\|ls\|Mux6~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.842      0.107 FF    IC  inst3\|ls\|Mux6~3\|datad " "     4.842      0.107 FF    IC  inst3\|ls\|Mux6~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.063 FF  CELL  inst3\|ls\|Mux6~3\|combout " "     4.905      0.063 FF  CELL  inst3\|ls\|Mux6~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.307      0.402 FF    IC  inst3\|ls\|Out\[0\]~29\|datad " "     5.307      0.402 FF    IC  inst3\|ls\|Out\[0\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.063 FF  CELL  inst3\|ls\|Out\[0\]~29\|combout " "     5.370      0.063 FF  CELL  inst3\|ls\|Out\[0\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.482      0.112 FF    IC  inst3\|mux1\|F~34\|datad " "     5.482      0.112 FF    IC  inst3\|mux1\|F~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.545      0.063 FF  CELL  inst3\|mux1\|F~34\|combout " "     5.545      0.063 FF  CELL  inst3\|mux1\|F~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.656      0.111 FF    IC  inst3\|mux1\|F~35\|datac " "     5.656      0.111 FF    IC  inst3\|mux1\|F~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.789      0.133 FF  CELL  inst3\|mux1\|F~35\|combout " "     5.789      0.133 FF  CELL  inst3\|mux1\|F~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.898      0.109 FF    IC  inst3\|mux1\|F~36\|datad " "     5.898      0.109 FF    IC  inst3\|mux1\|F~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.961      0.063 FF  CELL  inst3\|mux1\|F~36\|combout " "     5.961      0.063 FF  CELL  inst3\|mux1\|F~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.071      0.110 FF    IC  WMR\|Out\[0\]~14\|datad " "     6.071      0.110 FF    IC  WMR\|Out\[0\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.134      0.063 FF  CELL  WMR\|Out\[0\]~14\|combout " "     6.134      0.063 FF  CELL  WMR\|Out\[0\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.243      0.109 FF    IC  WMR\|Out\[0\]~15\|datad " "     6.243      0.109 FF    IC  WMR\|Out\[0\]~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.306      0.063 FF  CELL  WMR\|Out\[0\]~15\|combout " "     6.306      0.063 FF  CELL  WMR\|Out\[0\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.606      0.300 FF    IC  inst7\|IX\|reg0\|my_dff\|q\|asdata " "     6.606      0.300 FF    IC  inst7\|IX\|reg0\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.781      0.175 FF  CELL  mainreg:inst7\|reg_8_bit:IX\|register:reg0\|dffg:my_dff\|q " "     6.781      0.175 FF  CELL  mainreg:inst7\|reg_8_bit:IX\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.064      1.564  R        clock network delay " "    11.064      1.564  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.084      0.020           clock pessimism removed " "    11.084      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.064     -0.020           clock uncertainty " "    11.064     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.071      0.007     uTsu  mainreg:inst7\|reg_8_bit:IX\|register:reg0\|dffg:my_dff\|q " "    11.071      0.007     uTsu  mainreg:inst7\|reg_8_bit:IX\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.781 " "Data Arrival Time  :     6.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.071 " "Data Required Time :    11.071" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.290  " "Slack              :     4.290 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.261 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.261  " "Path #1: Hold slack is 0.261 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q " "From Node    : mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~27 " "To Node      : memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.551      1.551  R        clock network delay " "     1.551      1.551  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.105     uTco  mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q " "     1.656      0.105     uTco  mainreg:inst7\|reg_8_bit:IX\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000 RR  CELL  inst7\|IX\|reg3\|my_dff\|q\|q " "     1.656      0.000 RR  CELL  inst7\|IX\|reg3\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.780      0.124 RR    IC  inst7\|opb\|Out\[3\]~15\|datac " "     1.780      0.124 RR    IC  inst7\|opb\|Out\[3\]~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.125 RR  CELL  inst7\|opb\|Out\[3\]~15\|combout " "     1.905      0.125 RR  CELL  inst7\|opb\|Out\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.000 RR    IC  DMEM\|ram~27\|d " "     1.905      0.000 RR    IC  DMEM\|ram~27\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.031 RR  CELL  memory:DMEM\|ram~27 " "     1.936      0.031 RR  CELL  memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.611      1.611  R        clock network delay " "     1.611      1.611  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591     -0.020           clock pessimism removed " "     1.591     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      0.000           clock uncertainty " "     1.591      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.084      uTh  memory:DMEM\|ram~27 " "     1.675      0.084      uTh  memory:DMEM\|ram~27" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.936 " "Data Arrival Time  :     1.936" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.675 " "Data Required Time :     1.675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.261  " "Slack              :     0.261 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770962663145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770962663145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770962663397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770962663398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770962663447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 11:34:23 2026 " "Processing ended: Fri Feb 13 11:34:23 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770962663447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770962663447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770962663447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770962663447 ""}
