<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="core_v_verif_fpga_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="ascon_pack" />
            <top_module name="core_v_verif_fpga_tb" />
            <top_module name="cv32e40p_apu_core_pkg" />
            <top_module name="cv32e40p_fpu_pkg" />
            <top_module name="cv32e40p_pkg" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="6,676.000 ns"></ZoomStartTime>
      <ZoomEndTime time="6,999.001 ns"></ZoomEndTime>
      <Cursor1Time time="6,884.500 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="225"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject type="logic" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/clk_core_slow_i">
      <obj_property name="ElementShortName">clk_core_slow_i</obj_property>
      <obj_property name="ObjectShortName">clk_core_slow_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/clk_ascon_fast_i">
      <obj_property name="ElementShortName">clk_ascon_fast_i</obj_property>
      <obj_property name="ObjectShortName">clk_ascon_fast_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/led_o">
      <obj_property name="ElementShortName">led_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">led_o[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider33" type="divider">
      <obj_property name="label">-----</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/instr_addr_s">
      <obj_property name="ElementShortName">instr_addr_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr_s[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/cv32e40p_core_i/pc_if">
      <obj_property name="ElementShortName">pc_if[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_if[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/cv32e40p_core_i/pc_id">
      <obj_property name="ElementShortName">pc_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_id[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/cv32e40p_core_i/pc_ex">
      <obj_property name="ElementShortName">pc_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider33" type="divider">
      <obj_property name="label">-----</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/cv32e40p_core_i/instr_rdata_i">
      <obj_property name="ElementShortName">instr_rdata_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_rdata_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/cv32e40p_core_i/instr_rdata_id">
      <obj_property name="ElementShortName">instr_rdata_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_rdata_id[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider88" type="divider">
      <obj_property name="label">------</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/core_v_verif_fpga_tb/core_v_verif_fpga_top_i/core_v_verif_fpga_i/cv32e40p_core_i/id_stage_i/illegal_insn_dec">
      <obj_property name="ElementShortName">illegal_insn_dec</obj_property>
      <obj_property name="ObjectShortName">illegal_insn_dec</obj_property>
   </wvobject>
</wave_config>
