

================================================================
== Vivado HLS Report for 'DigitRec'
================================================================
* Date:           Sat Apr 10 17:38:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       base
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+------------+-------+------------+---------+
    |       Latency      |      Interval      | Pipeline|
    |  min  |     max    |  min  |     max    |   Type  |
    +-------+------------+-------+------------+---------+
    |  36004|  9584046004|  36004|  9584046004|   none  |
    +-------+------------+-------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_knn_vote_fu_437  |knn_vote  |  364|  364|  364|  364|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-------+------------+----------------+-----------+-----------+----------+----------+
        |                      |       Latency      |    Iteration   |  Initiation Interval  |   Trip   |          |
        |       Loop Name      |  min  |     max    |     Latency    |  achieved |   target  |   Count  | Pipelined|
        +----------------------+-------+------------+----------------+-----------+-----------+----------+----------+
        |- Loop 1              |  36000|       36000|               2|          -|          -|     18000|    no    |
        |- Loop 2              |      0|        4000|               2|          -|          -| 0 ~ 2000 |    no    |
        |- TEST_LOOP           |      0|  9584002000| 3061 ~ 4792001 |          -|          -| 0 ~ 2000 |    no    |
        | + SET_KNN_SET        |     30|          30|               1|          -|          -|        30|    no    |
        | + TRAINING_LOOP      |   2662|     4791601|            2662|          -|          -| 1 ~ 1800 |    no    |
        |  ++ LANES            |   2660|        2660|             266|          -|          -|        10|    no    |
        |   +++ LANES.1        |    256|         256|               1|          -|          -|       256|    no    |
        |   +++ FIND_MAX_DIST  |      6|           6|               2|          -|          -|         3|    no    |
        |- Loop 4              |      0|        4000|               2|          -|          -| 0 ~ 2000 |    no    |
        +----------------------+-------+------------+----------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|    1041|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      -|     399|    1728|    0|
|Memory           |      287|      -|      22|       6|    0|
|Multiplexer      |        -|      -|       -|     308|    -|
|Register         |        -|      -|    1059|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      287|      4|    1480|    3083|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       29|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------+----------+---------+-------+-----+------+-----+
    |grp_knn_vote_fu_437  |knn_vote  |        0|      0|  399|  1728|    0|
    +---------------------+----------+---------+-------+-----+------+-----+
    |Total                |          |        0|      0|  399|  1728|    0|
    +---------------------+----------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |knn_set_U         |DigitRec_knn_set      |        0|  22|   6|    0|     30|   11|     1|          330|
    |results_U         |DigitRec_results      |        1|   0|   0|    0|   2000|    8|     1|        16000|
    |test_set_V_U      |DigitRec_test_set_V   |       29|   0|   0|    0|   2000|  256|     1|       512000|
    |training_set_V_U  |DigitRec_trainingcud  |      257|   0|   0|    0|  18000|  256|     1|      4608000|
    +------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total             |                      |      287|  22|   6|    0|  22030|  531|     4|      5136330|
    +------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln182_fu_483_p2       |     *    |      4|  0|   21|          32|          33|
    |add_ln202_fu_747_p2       |     +    |      0|  0|   22|          15|          11|
    |add_ln206_fu_623_p2       |     +    |      0|  0|   22|          15|          15|
    |add_ln44_fu_713_p2        |     +    |      0|  0|   15|           6|           6|
    |add_ln53_fu_732_p2        |     +    |      0|  0|   15|           6|           6|
    |cnt_fu_683_p2             |     +    |      0|  0|   16|           9|           9|
    |i_5_fu_469_p2             |     +    |      0|  0|   38|          31|           1|
    |i_6_fu_576_p2             |     +    |      0|  0|   15|           5|           1|
    |i_7_fu_787_p2             |     +    |      0|  0|   38|          31|           1|
    |i_8_fu_601_p2             |     +    |      0|  0|   18|          11|           1|
    |i_9_fu_666_p2             |     +    |      0|  0|   16|           9|           1|
    |i_fu_449_p2               |     +    |      0|  0|   22|          15|           1|
    |iter_cnt_fu_544_p2        |     +    |      0|  0|   36|          29|           2|
    |j_fu_617_p2               |     +    |      0|  0|   12|           4|           1|
    |k_fu_703_p2               |     +    |      0|  0|    9|           2|           1|
    |t_fu_559_p2               |     +    |      0|  0|   38|          31|           1|
    |sub_ln182_1_fu_530_p2     |     -    |      0|  0|   36|           1|          29|
    |sub_ln182_fu_489_p2       |     -    |      0|  0|   72|           1|          65|
    |sub_ln209_fu_641_p2       |     -    |      0|  0|   15|           6|           6|
    |icmp_ln169_fu_443_p2      |   icmp   |      0|  0|   13|          15|          15|
    |icmp_ln176_fu_464_p2      |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln17_fu_660_p2       |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln185_fu_554_p2      |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln192_fu_570_p2      |   icmp   |      0|  0|   11|           5|           3|
    |icmp_ln199_fu_595_p2      |   icmp   |      0|  0|   13|          11|           9|
    |icmp_ln202_fu_611_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln211_fu_647_p2      |   icmp   |      0|  0|   20|          29|          29|
    |icmp_ln221_fu_782_p2      |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln42_fu_697_p2       |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln44_fu_757_p2       |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln52_fu_723_p2       |   icmp   |      0|  0|   20|          32|          32|
    |select_ln182_1_fu_536_p3  |  select  |      0|  0|   29|           1|          29|
    |select_ln182_fu_522_p3    |  select  |      0|  0|   29|           1|          29|
    |select_ln44_1_fu_771_p3   |  select  |      0|  0|   32|           1|          32|
    |select_ln44_fu_763_p3     |  select  |      0|  0|   32|           1|          32|
    |ret_V_fu_651_p2           |    xor   |      0|  0|  256|         256|         256|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      4|  0| 1041|         754|         801|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  89|         18|    1|         18|
    |bvh_d_index_reg_380      |   9|          2|    9|         18|
    |dist_reg_368             |   9|          2|    9|         18|
    |i1_0_reg_301             |   9|          2|   31|         62|
    |i2_0_reg_323             |   9|          2|    5|         10|
    |i3_0_reg_334             |   9|          2|   11|         22|
    |i4_0_reg_426             |   9|          2|   31|         62|
    |i_0_reg_290              |   9|          2|   15|         30|
    |indvars_iv_reg_345       |   9|          2|   15|         30|
    |j_0_reg_357              |   9|          2|    4|          8|
    |knn_set_address0         |  27|          5|    5|         25|
    |knn_set_ce0              |  15|          3|    1|          3|
    |knn_set_d0               |  15|          3|   11|         33|
    |max_dist_0_i_reg_391     |   9|          2|   32|         64|
    |max_dist_id_0_i_reg_403  |   9|          2|   32|         64|
    |max_dist_id_reg_415      |   9|          2|    2|          4|
    |results_address0         |  15|          3|   11|         33|
    |t_0_reg_312              |   9|          2|   31|         62|
    |test_set_V_address0      |  15|          3|   11|         33|
    |training_set_V_address0  |  15|          3|   15|         45|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 308|         64|  282|        644|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   17|   0|   17|          0|
    |bvh_d_index_reg_380               |    9|   0|    9|          0|
    |dist_reg_368                      |    9|   0|    9|          0|
    |grp_knn_vote_fu_437_ap_start_reg  |    1|   0|    1|          0|
    |i1_0_reg_301                      |   31|   0|   31|          0|
    |i2_0_reg_323                      |    5|   0|    5|          0|
    |i3_0_reg_334                      |   11|   0|   11|          0|
    |i4_0_reg_426                      |   31|   0|   31|          0|
    |i_0_reg_290                       |   15|   0|   15|          0|
    |i_5_reg_832                       |   31|   0|   31|          0|
    |i_7_reg_986                       |   31|   0|   31|          0|
    |i_8_reg_897                       |   11|   0|   11|          0|
    |i_reg_814                         |   15|   0|   15|          0|
    |icmp_ln199_reg_893                |    1|   0|    1|          0|
    |indvars_iv_reg_345                |   15|   0|   15|          0|
    |iter_cnt_reg_847                  |   29|   0|   29|          0|
    |j_0_reg_357                       |    4|   0|    4|          0|
    |j_reg_905                         |    4|   0|    4|          0|
    |k_reg_955                         |    2|   0|    2|          0|
    |max_dist_0_i_reg_391              |   32|   0|   32|          0|
    |max_dist_id_0_i_reg_403           |   32|   0|   32|          0|
    |max_dist_id_reg_415               |    2|   0|    2|          0|
    |ret_V_reg_924                     |  256|   0|  256|          0|
    |sub_ln209_reg_915                 |    6|   0|    6|          0|
    |t_0_reg_312                       |   31|   0|   31|          0|
    |t_reg_855                         |   31|   0|   31|          0|
    |test_instance_V_reg_870           |  256|   0|  256|          0|
    |zext_ln172_reg_819                |   15|   0|   64|         49|
    |zext_ln179_reg_837                |   31|   0|   64|         33|
    |zext_ln189_reg_860                |   31|   0|   64|         33|
    |zext_ln199_1_reg_888              |   11|   0|   29|         18|
    |zext_ln199_reg_883                |   11|   0|   15|          4|
    |zext_ln224_reg_991                |   31|   0|   64|         33|
    |zext_ln35_reg_942                 |    9|   0|   32|         23|
    |zext_ln47_reg_947                 |    2|   0|   32|         30|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1059|   0| 1282|        223|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |        DigitRec       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        DigitRec       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        DigitRec       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        DigitRec       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        DigitRec       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        DigitRec       | return value |
|global_training_set_V_address0  | out |   15|  ap_memory | global_training_set_V |     array    |
|global_training_set_V_ce0       | out |    1|  ap_memory | global_training_set_V |     array    |
|global_training_set_V_q0        |  in |  256|  ap_memory | global_training_set_V |     array    |
|global_test_set_V_address0      | out |   11|  ap_memory |   global_test_set_V   |     array    |
|global_test_set_V_ce0           | out |    1|  ap_memory |   global_test_set_V   |     array    |
|global_test_set_V_q0            |  in |  256|  ap_memory |   global_test_set_V   |     array    |
|global_results_address0         | out |   11|  ap_memory |     global_results    |     array    |
|global_results_ce0              | out |    1|  ap_memory |     global_results    |     array    |
|global_results_we0              | out |    1|  ap_memory |     global_results    |     array    |
|global_results_d0               | out |    8|  ap_memory |     global_results    |     array    |
|num_training                    |  in |   32|   ap_none  |      num_training     |    scalar    |
|num_test                        |  in |   32|   ap_none  |        num_test       |    scalar    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 16 
7 --> 8 
8 --> 8 9 
9 --> 10 
10 --> 11 15 9 
11 --> 12 
12 --> 12 13 
13 --> 14 10 
14 --> 13 
15 --> 6 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18000 x i256]* %global_training_set_V), !map !48"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2000 x i256]* %global_test_set_V), !map !54"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2000 x i8]* %global_results), !map !60"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_training), !map !64"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_test), !map !70"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @DigitRec_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%num_test_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_test)"   --->   Operation 24 'read' 'num_test_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_training_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_training)"   --->   Operation 25 'read' 'num_training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%knn_set = alloca [30 x i11], align 2" [digitrec.cpp:158]   --->   Operation 26 'alloca' 'knn_set' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "br label %0" [digitrec.cpp:169]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %codeRepl1 ], [ %i, %1 ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.07ns)   --->   "%icmp_ln169 = icmp eq i15 %i_0, -14768" [digitrec.cpp:169]   --->   Operation 29 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18000, i64 18000, i64 18000)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%i = add i15 %i_0, 1" [digitrec.cpp:169]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %.preheader18.preheader, label %1" [digitrec.cpp:169]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i15 %i_0 to i64" [digitrec.cpp:172]   --->   Operation 33 'zext' 'zext_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%global_training_set_s = getelementptr [18000 x i256]* %global_training_set_V, i64 0, i64 %zext_ln172" [digitrec.cpp:172]   --->   Operation 34 'getelementptr' 'global_training_set_s' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%global_training_set_1 = load i256* %global_training_set_s, align 32" [digitrec.cpp:172]   --->   Operation 35 'load' 'global_training_set_1' <Predicate = (!icmp_ln169)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_2 : Operation 36 [1/1] (0.65ns)   --->   "br label %.preheader18" [digitrec.cpp:176]   --->   Operation 36 'br' <Predicate = (icmp_ln169)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%global_training_set_1 = load i256* %global_training_set_s, align 32" [digitrec.cpp:172]   --->   Operation 37 'load' 'global_training_set_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [18000 x i256]* @training_set_V, i64 0, i64 %zext_ln172" [digitrec.cpp:172]   --->   Operation 38 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_addr, align 32" [digitrec.cpp:172]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [digitrec.cpp:169]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.47>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i1_0 = phi i31 [ %i_5, %hls_label_1 ], [ 0, %.preheader18.preheader ]"   --->   Operation 41 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i31 %i1_0 to i32" [digitrec.cpp:176]   --->   Operation 42 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln176 = icmp slt i32 %zext_ln176, %num_test_read" [digitrec.cpp:176]   --->   Operation 43 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.00ns)   --->   "%i_5 = add i31 %i1_0, 1" [digitrec.cpp:176]   --->   Operation 44 'add' 'i_5' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %hls_label_1, label %2" [digitrec.cpp:176]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i31 %i1_0 to i64" [digitrec.cpp:179]   --->   Operation 46 'zext' 'zext_ln179' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%global_test_set_V_ad = getelementptr [2000 x i256]* %global_test_set_V, i64 0, i64 %zext_ln179" [digitrec.cpp:179]   --->   Operation 47 'getelementptr' 'global_test_set_V_ad' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.23ns)   --->   "%global_test_set_V_lo = load i256* %global_test_set_V_ad, align 32" [digitrec.cpp:179]   --->   Operation 48 'load' 'global_test_set_V_lo' <Predicate = (icmp_ln176)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i32 %num_training_read to i65" [digitrec.cpp:182]   --->   Operation 49 'sext' 'sext_ln182' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.41ns)   --->   "%mul_ln182 = mul i65 %sext_ln182, 6871947674" [digitrec.cpp:182]   --->   Operation 50 'mul' 'mul_ln182' <Predicate = (!icmp_ln176)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.09ns)   --->   "%sub_ln182 = sub i65 0, %mul_ln182" [digitrec.cpp:182]   --->   Operation 51 'sub' 'sub_ln182' <Predicate = (!icmp_ln176)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_training_read, i32 31)" [digitrec.cpp:182]   --->   Operation 52 'bitselect' 'tmp_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln182_1)   --->   "%tmp_8 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln182, i32 36, i32 64)" [digitrec.cpp:182]   --->   Operation 53 'partselect' 'tmp_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln182, i32 36, i32 64)" [digitrec.cpp:182]   --->   Operation 54 'partselect' 'tmp_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln182_1)   --->   "%select_ln182 = select i1 %tmp_7, i29 %tmp_8, i29 %tmp_9" [digitrec.cpp:182]   --->   Operation 55 'select' 'select_ln182' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.98ns) (out node of the LUT)   --->   "%sub_ln182_1 = sub i29 0, %select_ln182" [digitrec.cpp:182]   --->   Operation 56 'sub' 'sub_ln182_1' <Predicate = (!icmp_ln176)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node iter_cnt)   --->   "%select_ln182_1 = select i1 %tmp_7, i29 %sub_ln182_1, i29 %tmp_9" [digitrec.cpp:182]   --->   Operation 57 'select' 'select_ln182_1' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.98ns) (out node of the LUT)   --->   "%iter_cnt = add i29 %select_ln182_1, -1" [digitrec.cpp:182]   --->   Operation 58 'add' 'iter_cnt' <Predicate = (!icmp_ln176)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.65ns)   --->   "br label %3" [digitrec.cpp:185]   --->   Operation 59 'br' <Predicate = (!icmp_ln176)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 2.47>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [digitrec.cpp:176]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str10) nounwind" [digitrec.cpp:177]   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (1.23ns)   --->   "%global_test_set_V_lo = load i256* %global_test_set_V_ad, align 32" [digitrec.cpp:179]   --->   Operation 62 'load' 'global_test_set_V_lo' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%test_set_V_addr = getelementptr [2000 x i256]* @test_set_V, i64 0, i64 %zext_ln179" [digitrec.cpp:179]   --->   Operation 63 'getelementptr' 'test_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.23ns)   --->   "store i256 %global_test_set_V_lo, i256* %test_set_V_addr, align 32" [digitrec.cpp:179]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [digitrec.cpp:180]   --->   Operation 65 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader18" [digitrec.cpp:176]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%t_0 = phi i31 [ 0, %2 ], [ %t, %TEST_LOOP_end ]"   --->   Operation 67 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %t_0 to i32" [digitrec.cpp:185]   --->   Operation 68 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln185 = icmp slt i32 %zext_ln185, %num_test_read" [digitrec.cpp:185]   --->   Operation 69 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.00ns)   --->   "%t = add i31 %t_0, 1" [digitrec.cpp:185]   --->   Operation 70 'add' 't' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %TEST_LOOP_begin, label %.preheader.preheader" [digitrec.cpp:185]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i31 %t_0 to i64" [digitrec.cpp:189]   --->   Operation 72 'zext' 'zext_ln189' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%test_set_V_addr_1 = getelementptr [2000 x i256]* @test_set_V, i64 0, i64 %zext_ln189" [digitrec.cpp:189]   --->   Operation 73 'getelementptr' 'test_set_V_addr_1' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (1.23ns)   --->   "%test_instance_V = load i256* %test_set_V_addr_1, align 32" [digitrec.cpp:189]   --->   Operation 74 'load' 'test_instance_V' <Predicate = (icmp_ln185)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_6 : Operation 75 [1/1] (0.65ns)   --->   "br label %.preheader" [digitrec.cpp:221]   --->   Operation 75 'br' <Predicate = (!icmp_ln185)> <Delay = 0.65>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str12) nounwind" [digitrec.cpp:186]   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str12)" [digitrec.cpp:186]   --->   Operation 77 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str10) nounwind" [digitrec.cpp:187]   --->   Operation 78 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.23ns)   --->   "%test_instance_V = load i256* %test_set_V_addr_1, align 32" [digitrec.cpp:189]   --->   Operation 79 'load' 'test_instance_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_7 : Operation 80 [1/1] (0.65ns)   --->   "br label %4" [digitrec.cpp:192]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 5> <Delay = 0.78>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ 0, %TEST_LOOP_begin ], [ %i_6, %5 ]"   --->   Operation 81 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.75ns)   --->   "%icmp_ln192 = icmp eq i5 %i2_0, -2" [digitrec.cpp:192]   --->   Operation 82 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.78ns)   --->   "%i_6 = add i5 %i2_0, 1" [digitrec.cpp:192]   --->   Operation 84 'add' 'i_6' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln192, label %.preheader17.preheader, label %5" [digitrec.cpp:192]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind" [digitrec.cpp:193]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i5 %i2_0 to i64" [digitrec.cpp:196]   --->   Operation 87 'zext' 'zext_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%knn_set_addr = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln196" [digitrec.cpp:196]   --->   Operation 88 'getelementptr' 'knn_set_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.67ns)   --->   "store i11 256, i11* %knn_set_addr, align 2" [digitrec.cpp:196]   --->   Operation 89 'store' <Predicate = (!icmp_ln192)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %4" [digitrec.cpp:192]   --->   Operation 90 'br' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.65ns)   --->   "br label %.preheader17" [digitrec.cpp:199]   --->   Operation 91 'br' <Predicate = (icmp_ln192)> <Delay = 0.65>

State 9 <SV = 6> <Delay = 0.94>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%i3_0 = phi i11 [ %i_8, %TRAINING_LOOP_end ], [ 0, %.preheader17.preheader ]"   --->   Operation 92 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %i3_0 to i15" [digitrec.cpp:199]   --->   Operation 93 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i11 %i3_0 to i29" [digitrec.cpp:199]   --->   Operation 94 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.94ns)   --->   "%icmp_ln199 = icmp eq i11 %i3_0, -248" [digitrec.cpp:199]   --->   Operation 95 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1800, i64 900)"   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.79ns)   --->   "%i_8 = add i11 %i3_0, 1" [digitrec.cpp:199]   --->   Operation 97 'add' 'i_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln199, label %TEST_LOOP_end, label %TRAINING_LOOP_begin" [digitrec.cpp:199]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str14) nounwind" [digitrec.cpp:200]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str14)" [digitrec.cpp:200]   --->   Operation 100 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.65ns)   --->   "br label %6" [digitrec.cpp:202]   --->   Operation 101 'br' <Predicate = (!icmp_ln199)> <Delay = 0.65>

State 10 <SV = 7> <Delay = 2.07>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%indvars_iv = phi i15 [ %add_ln202, %update_knn.exit ], [ 0, %TRAINING_LOOP_begin ]" [digitrec.cpp:202]   --->   Operation 102 'phi' 'indvars_iv' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %update_knn.exit ], [ 0, %TRAINING_LOOP_begin ]"   --->   Operation 103 'phi' 'j_0' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%j_0_cast2 = zext i4 %j_0 to i6" [digitrec.cpp:202]   --->   Operation 104 'zext' 'j_0_cast2' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.72ns)   --->   "%icmp_ln202 = icmp eq i4 %j_0, -6" [digitrec.cpp:202]   --->   Operation 105 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 106 'speclooptripcount' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.79ns)   --->   "%j = add i4 %j_0, 1" [digitrec.cpp:202]   --->   Operation 107 'add' 'j' <Predicate = (!icmp_ln199)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %12, label %7" [digitrec.cpp:202]   --->   Operation 108 'br' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.84ns)   --->   "%add_ln206 = add i15 %indvars_iv, %zext_ln199" [digitrec.cpp:206]   --->   Operation 109 'add' 'add_ln206' <Predicate = (!icmp_ln199 & !icmp_ln202)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i15 %add_ln206 to i64" [digitrec.cpp:206]   --->   Operation 110 'zext' 'zext_ln206' <Predicate = (!icmp_ln199 & !icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [18000 x i256]* @training_set_V, i64 0, i64 %zext_ln206" [digitrec.cpp:206]   --->   Operation 111 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln199 & !icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (1.23ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [digitrec.cpp:206]   --->   Operation 112 'load' 'training_instance_V' <Predicate = (!icmp_ln199 & !icmp_ln202)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_0, i2 0)" [digitrec.cpp:209]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln199 & !icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.78ns)   --->   "%sub_ln209 = sub i6 %shl_ln, %j_0_cast2" [digitrec.cpp:209]   --->   Operation 114 'sub' 'sub_ln209' <Predicate = (!icmp_ln199 & !icmp_ln202)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (1.01ns)   --->   "%icmp_ln211 = icmp eq i29 %zext_ln199_1, %iter_cnt" [digitrec.cpp:211]   --->   Operation 115 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln199 & icmp_ln202)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %TEST_LOOP_end, label %TRAINING_LOOP_end" [digitrec.cpp:211]   --->   Operation 116 'br' <Predicate = (!icmp_ln199 & icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str14, i32 %tmp_6)" [digitrec.cpp:213]   --->   Operation 117 'specregionend' 'empty_18' <Predicate = (!icmp_ln199 & icmp_ln202 & !icmp_ln211)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader17" [digitrec.cpp:199]   --->   Operation 118 'br' <Predicate = (!icmp_ln199 & icmp_ln202 & !icmp_ln211)> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (0.00ns)   --->   "%max_vote = call fastcc zeroext i8 @knn_vote([30 x i11]* %knn_set)" [digitrec.cpp:215]   --->   Operation 119 'call' 'max_vote' <Predicate = (icmp_ln202 & icmp_ln211) | (icmp_ln199)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 1.66>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [digitrec.cpp:203]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/2] (1.23ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [digitrec.cpp:206]   --->   Operation 121 'load' 'training_instance_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_11 : Operation 122 [1/1] (0.42ns)   --->   "%ret_V = xor i256 %training_instance_V, %test_instance_V" [digitrec.cpp:31->digitrec.cpp:209]   --->   Operation 122 'xor' 'ret_V' <Predicate = true> <Delay = 0.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.65ns)   --->   "br label %8" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.65>

State 12 <SV = 9> <Delay = 0.88>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%dist = phi i9 [ 0, %7 ], [ %cnt, %9 ]"   --->   Operation 124 'phi' 'dist' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i9 [ 0, %7 ], [ %i_9, %9 ]"   --->   Operation 125 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i9 %bvh_d_index to i32" [digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 126 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.88ns)   --->   "%icmp_ln17 = icmp eq i9 %bvh_d_index, -256" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 127 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 128 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.77ns)   --->   "%i_9 = add i9 %bvh_d_index, 1" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 129 'add' 'i_9' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %popcount.exit.i.preheader, label %9" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %ret_V, i32 %zext_ln35_1)" [digitrec.cpp:18->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 131 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %p_Result_s to i9" [digitrec.cpp:18->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 132 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.77ns)   --->   "%cnt = add i9 %zext_ln18, %dist" [digitrec.cpp:18->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 133 'add' 'cnt' <Predicate = (!icmp_ln17)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "br label %8" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 134 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %dist to i32" [digitrec.cpp:35->digitrec.cpp:209]   --->   Operation 135 'zext' 'zext_ln35' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.65ns)   --->   "br label %popcount.exit.i" [digitrec.cpp:47->digitrec.cpp:209]   --->   Operation 136 'br' <Predicate = (icmp_ln17)> <Delay = 0.65>

State 13 <SV = 10> <Delay = 1.45>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%max_dist_0_i = phi i32 [ %select_ln44, %._crit_edge.i ], [ 0, %popcount.exit.i.preheader ]" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 137 'phi' 'max_dist_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%max_dist_id_0_i = phi i32 [ %select_ln44_1, %._crit_edge.i ], [ 4, %popcount.exit.i.preheader ]" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 138 'phi' 'max_dist_id_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%max_dist_id = phi i2 [ %k, %._crit_edge.i ], [ 0, %popcount.exit.i.preheader ]"   --->   Operation 139 'phi' 'max_dist_id' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %max_dist_id to i32" [digitrec.cpp:47->digitrec.cpp:209]   --->   Operation 140 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.44ns)   --->   "%icmp_ln42 = icmp eq i2 %max_dist_id, -1" [digitrec.cpp:42->digitrec.cpp:209]   --->   Operation 141 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 142 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.54ns)   --->   "%k = add i2 %max_dist_id, 1" [digitrec.cpp:42->digitrec.cpp:209]   --->   Operation 143 'add' 'k' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %10, label %._crit_edge.i" [digitrec.cpp:42->digitrec.cpp:209]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i2 %max_dist_id to i6" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 145 'zext' 'zext_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln44 = add i6 %zext_ln44, %sub_ln209" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 146 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i6 %add_ln44 to i64" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 147 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%knn_set_addr_1 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln44_1" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 148 'getelementptr' 'knn_set_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 149 [2/2] (0.67ns)   --->   "%knn_set_load = load i11* %knn_set_addr_1, align 2" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 149 'load' 'knn_set_load' <Predicate = (!icmp_ln42)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_13 : Operation 150 [1/1] (0.99ns)   --->   "%icmp_ln52 = icmp slt i32 %zext_ln35, %max_dist_0_i" [digitrec.cpp:52->digitrec.cpp:209]   --->   Operation 150 'icmp' 'icmp_ln52' <Predicate = (icmp_ln42)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %11, label %update_knn.exit" [digitrec.cpp:52->digitrec.cpp:209]   --->   Operation 151 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %max_dist_id_0_i to i6" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 152 'trunc' 'trunc_ln53' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.78ns)   --->   "%add_ln53 = add i6 %trunc_ln53, %sub_ln209" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 153 'add' 'add_ln53' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i6 %add_ln53 to i64" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 154 'sext' 'sext_ln53' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%knn_set_addr_2 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %sext_ln53" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 155 'getelementptr' 'knn_set_addr_2' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %dist to i11" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 156 'zext' 'zext_ln53' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.67ns)   --->   "store i11 %zext_ln53, i11* %knn_set_addr_2, align 2" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 157 'store' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "br label %update_knn.exit" [digitrec.cpp:53->digitrec.cpp:209]   --->   Operation 158 'br' <Predicate = (icmp_ln42 & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.84ns)   --->   "%add_ln202 = add i15 %indvars_iv, 1800" [digitrec.cpp:202]   --->   Operation 159 'add' 'add_ln202' <Predicate = (icmp_ln42)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %6" [digitrec.cpp:202]   --->   Operation 160 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.07>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind" [digitrec.cpp:43->digitrec.cpp:209]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/2] (0.67ns)   --->   "%knn_set_load = load i11* %knn_set_addr_1, align 2" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 162 'load' 'knn_set_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%max_dist = sext i11 %knn_set_load to i32" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 163 'sext' 'max_dist' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.99ns)   --->   "%icmp_ln44 = icmp sgt i32 %max_dist, %max_dist_0_i" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 164 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.41ns)   --->   "%select_ln44 = select i1 %icmp_ln44, i32 %max_dist, i32 %max_dist_0_i" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 165 'select' 'select_ln44' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.41ns)   --->   "%select_ln44_1 = select i1 %icmp_ln44, i32 %zext_ln47, i32 %max_dist_id_0_i" [digitrec.cpp:44->digitrec.cpp:209]   --->   Operation 166 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "br label %popcount.exit.i" [digitrec.cpp:42->digitrec.cpp:209]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 1.23>
ST_15 : Operation 168 [1/2] (0.00ns)   --->   "%max_vote = call fastcc zeroext i8 @knn_vote([30 x i11]* %knn_set)" [digitrec.cpp:215]   --->   Operation 168 'call' 'max_vote' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%results_addr_1 = getelementptr inbounds [2000 x i8]* @results, i64 0, i64 %zext_ln189" [digitrec.cpp:216]   --->   Operation 169 'getelementptr' 'results_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.23ns)   --->   "store i8 %max_vote, i8* %results_addr_1, align 1" [digitrec.cpp:216]   --->   Operation 170 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str12, i32 %tmp_4)" [digitrec.cpp:218]   --->   Operation 171 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "br label %3" [digitrec.cpp:185]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.23>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%i4_0 = phi i31 [ %i_7, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 173 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i31 %i4_0 to i32" [digitrec.cpp:221]   --->   Operation 174 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.99ns)   --->   "%icmp_ln221 = icmp slt i32 %zext_ln221, %num_test_read" [digitrec.cpp:221]   --->   Operation 175 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (1.00ns)   --->   "%i_7 = add i31 %i4_0, 1" [digitrec.cpp:221]   --->   Operation 176 'add' 'i_7' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %hls_label_2, label %13" [digitrec.cpp:221]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i31 %i4_0 to i64" [digitrec.cpp:224]   --->   Operation 178 'zext' 'zext_ln224' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%results_addr = getelementptr inbounds [2000 x i8]* @results, i64 0, i64 %zext_ln224" [digitrec.cpp:224]   --->   Operation 179 'getelementptr' 'results_addr' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 180 [2/2] (1.23ns)   --->   "%results_load = load i8* %results_addr, align 1" [digitrec.cpp:224]   --->   Operation 180 'load' 'results_load' <Predicate = (icmp_ln221)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:227]   --->   Operation 181 'ret' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.47>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [digitrec.cpp:221]   --->   Operation 182 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str10) nounwind" [digitrec.cpp:222]   --->   Operation 183 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/2] (1.23ns)   --->   "%results_load = load i8* %results_addr, align 1" [digitrec.cpp:224]   --->   Operation 184 'load' 'results_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%global_results_addr = getelementptr [2000 x i8]* %global_results, i64 0, i64 %zext_ln224" [digitrec.cpp:224]   --->   Operation 185 'getelementptr' 'global_results_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (1.23ns)   --->   "store i8 %results_load, i8* %global_results_addr, align 1" [digitrec.cpp:224]   --->   Operation 186 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 30> <RAM>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_5)" [digitrec.cpp:225]   --->   Operation 187 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:221]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_training_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ global_test_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ global_results]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ num_training]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_test]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_set_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ test_set_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000000]
num_test_read           (read             ) [ 001111111111111111]
num_training_read       (read             ) [ 001111000000000000]
knn_set                 (alloca           ) [ 001111111111111100]
br_ln169                (br               ) [ 011100000000000000]
i_0                     (phi              ) [ 001000000000000000]
icmp_ln169              (icmp             ) [ 001100000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000]
i                       (add              ) [ 011100000000000000]
br_ln169                (br               ) [ 000000000000000000]
zext_ln172              (zext             ) [ 000100000000000000]
global_training_set_s   (getelementptr    ) [ 000100000000000000]
br_ln176                (br               ) [ 001111000000000000]
global_training_set_1   (load             ) [ 000000000000000000]
training_set_V_addr     (getelementptr    ) [ 000000000000000000]
store_ln172             (store            ) [ 000000000000000000]
br_ln169                (br               ) [ 011100000000000000]
i1_0                    (phi              ) [ 000010000000000000]
zext_ln176              (zext             ) [ 000000000000000000]
icmp_ln176              (icmp             ) [ 000011000000000000]
i_5                     (add              ) [ 001011000000000000]
br_ln176                (br               ) [ 000000000000000000]
zext_ln179              (zext             ) [ 000001000000000000]
global_test_set_V_ad    (getelementptr    ) [ 000001000000000000]
sext_ln182              (sext             ) [ 000000000000000000]
mul_ln182               (mul              ) [ 000000000000000000]
sub_ln182               (sub              ) [ 000000000000000000]
tmp_7                   (bitselect        ) [ 000000000000000000]
tmp_8                   (partselect       ) [ 000000000000000000]
tmp_9                   (partselect       ) [ 000000000000000000]
select_ln182            (select           ) [ 000000000000000000]
sub_ln182_1             (sub              ) [ 000000000000000000]
select_ln182_1          (select           ) [ 000000000000000000]
iter_cnt                (add              ) [ 000000111111111100]
br_ln185                (br               ) [ 000011111111111100]
tmp                     (specregionbegin  ) [ 000000000000000000]
speclooptripcount_ln177 (speclooptripcount) [ 000000000000000000]
global_test_set_V_lo    (load             ) [ 000000000000000000]
test_set_V_addr         (getelementptr    ) [ 000000000000000000]
store_ln179             (store            ) [ 000000000000000000]
empty                   (specregionend    ) [ 000000000000000000]
br_ln176                (br               ) [ 001011000000000000]
t_0                     (phi              ) [ 000000100000000000]
zext_ln185              (zext             ) [ 000000000000000000]
icmp_ln185              (icmp             ) [ 000000111111111100]
t                       (add              ) [ 000010111111111100]
br_ln185                (br               ) [ 000000000000000000]
zext_ln189              (zext             ) [ 000000011111111100]
test_set_V_addr_1       (getelementptr    ) [ 000000010000000000]
br_ln221                (br               ) [ 000000111111111111]
specloopname_ln186      (specloopname     ) [ 000000000000000000]
tmp_4                   (specregionbegin  ) [ 000000001111111100]
speclooptripcount_ln187 (speclooptripcount) [ 000000000000000000]
test_instance_V         (load             ) [ 000000001111111000]
br_ln192                (br               ) [ 000000111111111100]
i2_0                    (phi              ) [ 000000001000000000]
icmp_ln192              (icmp             ) [ 000000111111111100]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000]
i_6                     (add              ) [ 000000111111111100]
br_ln192                (br               ) [ 000000000000000000]
specloopname_ln193      (specloopname     ) [ 000000000000000000]
zext_ln196              (zext             ) [ 000000000000000000]
knn_set_addr            (getelementptr    ) [ 000000000000000000]
store_ln196             (store            ) [ 000000000000000000]
br_ln192                (br               ) [ 000000111111111100]
br_ln199                (br               ) [ 000000111111111100]
i3_0                    (phi              ) [ 000000000100000000]
zext_ln199              (zext             ) [ 000000000011111000]
zext_ln199_1            (zext             ) [ 000000000011111000]
icmp_ln199              (icmp             ) [ 000000111111111100]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000]
i_8                     (add              ) [ 000000111111111100]
br_ln199                (br               ) [ 000000000000000000]
specloopname_ln200      (specloopname     ) [ 000000000000000000]
tmp_6                   (specregionbegin  ) [ 000000000011111000]
br_ln202                (br               ) [ 000000111111111100]
indvars_iv              (phi              ) [ 000000000011111000]
j_0                     (phi              ) [ 000000000010000000]
j_0_cast2               (zext             ) [ 000000000000000000]
icmp_ln202              (icmp             ) [ 000000111111111100]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000]
j                       (add              ) [ 000000111111111100]
br_ln202                (br               ) [ 000000000000000000]
add_ln206               (add              ) [ 000000000000000000]
zext_ln206              (zext             ) [ 000000000000000000]
training_set_V_addr_1   (getelementptr    ) [ 000000000001000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000]
sub_ln209               (sub              ) [ 000000000001111000]
icmp_ln211              (icmp             ) [ 000000111111111100]
br_ln211                (br               ) [ 000000000000000000]
empty_18                (specregionend    ) [ 000000000000000000]
br_ln199                (br               ) [ 000000111111111100]
specloopname_ln203      (specloopname     ) [ 000000000000000000]
training_instance_V     (load             ) [ 000000000000000000]
ret_V                   (xor              ) [ 000000000000100000]
br_ln17                 (br               ) [ 000000111111111100]
dist                    (phi              ) [ 000000000000111000]
bvh_d_index             (phi              ) [ 000000000000100000]
zext_ln35_1             (zext             ) [ 000000000000000000]
icmp_ln17               (icmp             ) [ 000000111111111100]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000]
i_9                     (add              ) [ 000000111111111100]
br_ln17                 (br               ) [ 000000000000000000]
p_Result_s              (bitselect        ) [ 000000000000000000]
zext_ln18               (zext             ) [ 000000000000000000]
cnt                     (add              ) [ 000000111111111100]
br_ln17                 (br               ) [ 000000111111111100]
zext_ln35               (zext             ) [ 000000000000011000]
br_ln47                 (br               ) [ 000000111111111100]
max_dist_0_i            (phi              ) [ 000000000000011000]
max_dist_id_0_i         (phi              ) [ 000000000000011000]
max_dist_id             (phi              ) [ 000000000000010000]
zext_ln47               (zext             ) [ 000000000000001000]
icmp_ln42               (icmp             ) [ 000000111111111100]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000]
k                       (add              ) [ 000000111111111100]
br_ln42                 (br               ) [ 000000000000000000]
zext_ln44               (zext             ) [ 000000000000000000]
add_ln44                (add              ) [ 000000000000000000]
zext_ln44_1             (zext             ) [ 000000000000000000]
knn_set_addr_1          (getelementptr    ) [ 000000000000001000]
icmp_ln52               (icmp             ) [ 000000111111111100]
br_ln52                 (br               ) [ 000000000000000000]
trunc_ln53              (trunc            ) [ 000000000000000000]
add_ln53                (add              ) [ 000000000000000000]
sext_ln53               (sext             ) [ 000000000000000000]
knn_set_addr_2          (getelementptr    ) [ 000000000000000000]
zext_ln53               (zext             ) [ 000000000000000000]
store_ln53              (store            ) [ 000000000000000000]
br_ln53                 (br               ) [ 000000000000000000]
add_ln202               (add              ) [ 000000111111111100]
br_ln202                (br               ) [ 000000111111111100]
specloopname_ln43       (specloopname     ) [ 000000000000000000]
knn_set_load            (load             ) [ 000000000000000000]
max_dist                (sext             ) [ 000000000000000000]
icmp_ln44               (icmp             ) [ 000000000000000000]
select_ln44             (select           ) [ 000000111111111100]
select_ln44_1           (select           ) [ 000000111111111100]
br_ln42                 (br               ) [ 000000111111111100]
max_vote                (call             ) [ 000000000000000000]
results_addr_1          (getelementptr    ) [ 000000000000000000]
store_ln216             (store            ) [ 000000000000000000]
empty_19                (specregionend    ) [ 000000000000000000]
br_ln185                (br               ) [ 000010111111111100]
i4_0                    (phi              ) [ 000000000000000010]
zext_ln221              (zext             ) [ 000000000000000000]
icmp_ln221              (icmp             ) [ 000000000000000011]
i_7                     (add              ) [ 000000100000000011]
br_ln221                (br               ) [ 000000000000000000]
zext_ln224              (zext             ) [ 000000000000000001]
results_addr            (getelementptr    ) [ 000000000000000001]
ret_ln227               (ret              ) [ 000000000000000000]
tmp_5                   (specregionbegin  ) [ 000000000000000000]
speclooptripcount_ln222 (speclooptripcount) [ 000000000000000000]
results_load            (load             ) [ 000000000000000000]
global_results_addr     (getelementptr    ) [ 000000000000000000]
store_ln224             (store            ) [ 000000000000000000]
empty_20                (specregionend    ) [ 000000000000000000]
br_ln221                (br               ) [ 000000100000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_training_set_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_training_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="global_test_set_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_test_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="global_results">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_results"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_training">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_training"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_test">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_test"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="training_set_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="test_set_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_set_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="results">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_vote"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="knn_set_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="num_test_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_test_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="num_training_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_training_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="global_training_set_s_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="256" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="15" slack="0"/>
<pin id="162" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_training_set_s/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_training_set_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="training_set_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="256" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="15" slack="1"/>
<pin id="175" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="256" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln172/3 training_instance_V/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="global_test_set_V_ad_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="256" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="31" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_test_set_V_ad/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_test_set_V_lo/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="test_set_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="256" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="31" slack="1"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_set_V_addr/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="256" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="256" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln179/5 test_instance_V/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="test_set_V_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="256" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_set_V_addr_1/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="knn_set_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_addr/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln196/8 knn_set_load/13 store_ln53/13 "/>
</bind>
</comp>

<comp id="233" class="1004" name="training_set_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="256" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="15" slack="0"/>
<pin id="237" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_addr_1/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="knn_set_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_addr_1/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="knn_set_addr_2_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_addr_2/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="results_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="31" slack="5"/>
<pin id="259" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_addr_1/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln216/15 results_load/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="results_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="31" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_addr/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="global_results_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="31" slack="1"/>
<pin id="280" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_results_addr/17 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln224_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/17 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_0_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="1"/>
<pin id="292" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_0_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="15" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i1_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="1"/>
<pin id="303" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="i1_0_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="t_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="1"/>
<pin id="314" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="t_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="31" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/6 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i2_0_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="1"/>
<pin id="325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="i2_0_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="334" class="1005" name="i3_0_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="1"/>
<pin id="336" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="i3_0_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/9 "/>
</bind>
</comp>

<comp id="345" class="1005" name="indvars_iv_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="15" slack="1"/>
<pin id="347" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvars_iv_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="15" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/10 "/>
</bind>
</comp>

<comp id="357" class="1005" name="j_0_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="j_0_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/10 "/>
</bind>
</comp>

<comp id="368" class="1005" name="dist_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="1"/>
<pin id="370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dist (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="dist_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="9" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dist/12 "/>
</bind>
</comp>

<comp id="380" class="1005" name="bvh_d_index_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="1"/>
<pin id="382" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="bvh_d_index_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="9" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/12 "/>
</bind>
</comp>

<comp id="391" class="1005" name="max_dist_0_i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_dist_0_i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="max_dist_0_i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_dist_0_i/13 "/>
</bind>
</comp>

<comp id="403" class="1005" name="max_dist_id_0_i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_dist_id_0_i (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="max_dist_id_0_i_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="4" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_dist_id_0_i/13 "/>
</bind>
</comp>

<comp id="415" class="1005" name="max_dist_id_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="max_dist_id (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="max_dist_id_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_dist_id/13 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i4_0_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="1"/>
<pin id="428" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="i4_0_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/16 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_knn_vote_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="440" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_vote/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln169_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="0" index="1" bw="15" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln172_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln176_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln176_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="i_5_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln179_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln182_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2"/>
<pin id="482" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="mul_ln182_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="34" slack="0"/>
<pin id="486" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln182/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sub_ln182_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="65" slack="0"/>
<pin id="492" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="2"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="29" slack="0"/>
<pin id="504" dir="0" index="1" bw="65" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="0" index="3" bw="8" slack="0"/>
<pin id="507" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_9_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="29" slack="0"/>
<pin id="514" dir="0" index="1" bw="65" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="0" index="3" bw="8" slack="0"/>
<pin id="517" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln182_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="29" slack="0"/>
<pin id="525" dir="0" index="2" bw="29" slack="0"/>
<pin id="526" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln182/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln182_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="29" slack="0"/>
<pin id="533" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182_1/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln182_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="29" slack="0"/>
<pin id="539" dir="0" index="2" bw="29" slack="0"/>
<pin id="540" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln182_1/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="iter_cnt_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="29" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="29" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_cnt/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln185_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="31" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln185_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="3"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="t_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln189_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="31" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln192_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="i_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln196_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln199_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="0"/>
<pin id="589" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln199_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199_1/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln199_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="11" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="i_8_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="j_0_cast2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast2/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln202_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="j_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln206_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="15" slack="0"/>
<pin id="625" dir="0" index="1" bw="11" slack="1"/>
<pin id="626" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln206_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="15" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln209_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="0"/>
<pin id="644" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln209/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln211_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="29" slack="1"/>
<pin id="649" dir="0" index="1" bw="29" slack="5"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="ret_V_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="256" slack="0"/>
<pin id="653" dir="0" index="1" bw="256" slack="4"/>
<pin id="654" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln35_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln17_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="0"/>
<pin id="662" dir="0" index="1" bw="9" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="i_9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_Result_s_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="256" slack="1"/>
<pin id="675" dir="0" index="2" bw="9" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln18_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/12 "/>
</bind>
</comp>

<comp id="683" class="1004" name="cnt_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="9" slack="0"/>
<pin id="686" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt/12 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln35_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln47_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/13 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln42_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="0" index="1" bw="2" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="k_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln44_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln44_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="0" index="1" bw="6" slack="3"/>
<pin id="716" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln44_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln52_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/13 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln53_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln53_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="6" slack="3"/>
<pin id="735" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln53_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln53_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="1"/>
<pin id="744" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/13 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln202_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="15" slack="3"/>
<pin id="749" dir="0" index="1" bw="12" slack="0"/>
<pin id="750" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="max_dist_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_dist/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln44_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="1"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="select_ln44_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="0" index="2" bw="32" slack="1"/>
<pin id="767" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln44_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="1"/>
<pin id="774" dir="0" index="2" bw="32" slack="1"/>
<pin id="775" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln221_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="31" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/16 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln221_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="4"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/16 "/>
</bind>
</comp>

<comp id="787" class="1004" name="i_7_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="31" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/16 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln224_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="31" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/16 "/>
</bind>
</comp>

<comp id="798" class="1005" name="num_test_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="2"/>
<pin id="800" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_test_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="num_training_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="2"/>
<pin id="807" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_training_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="i_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="15" slack="0"/>
<pin id="816" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="819" class="1005" name="zext_ln172_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="1"/>
<pin id="821" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln172 "/>
</bind>
</comp>

<comp id="824" class="1005" name="global_training_set_s_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="15" slack="1"/>
<pin id="826" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="global_training_set_s "/>
</bind>
</comp>

<comp id="832" class="1005" name="i_5_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="31" slack="0"/>
<pin id="834" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln179_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="842" class="1005" name="global_test_set_V_ad_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="1"/>
<pin id="844" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="global_test_set_V_ad "/>
</bind>
</comp>

<comp id="847" class="1005" name="iter_cnt_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="29" slack="5"/>
<pin id="849" dir="1" index="1" bw="29" slack="5"/>
</pin_list>
<bind>
<opset="iter_cnt "/>
</bind>
</comp>

<comp id="855" class="1005" name="t_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="31" slack="0"/>
<pin id="857" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="860" class="1005" name="zext_ln189_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="5"/>
<pin id="862" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln189 "/>
</bind>
</comp>

<comp id="865" class="1005" name="test_set_V_addr_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="1"/>
<pin id="867" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="test_set_V_addr_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="test_instance_V_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="256" slack="4"/>
<pin id="872" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="test_instance_V "/>
</bind>
</comp>

<comp id="878" class="1005" name="i_6_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln199_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="15" slack="1"/>
<pin id="885" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln199 "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln199_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="29" slack="1"/>
<pin id="890" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln199_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln199_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="897" class="1005" name="i_8_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="905" class="1005" name="j_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="0"/>
<pin id="907" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="910" class="1005" name="training_set_V_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="15" slack="1"/>
<pin id="912" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_set_V_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="sub_ln209_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="3"/>
<pin id="917" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln209 "/>
</bind>
</comp>

<comp id="924" class="1005" name="ret_V_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="256" slack="1"/>
<pin id="926" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="932" class="1005" name="i_9_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="0"/>
<pin id="934" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="937" class="1005" name="cnt_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="9" slack="0"/>
<pin id="939" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="942" class="1005" name="zext_ln35_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="947" class="1005" name="zext_ln47_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="955" class="1005" name="k_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="0"/>
<pin id="957" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="960" class="1005" name="knn_set_addr_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="1"/>
<pin id="962" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_addr_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="add_ln202_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="15" slack="1"/>
<pin id="970" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln202 "/>
</bind>
</comp>

<comp id="973" class="1005" name="select_ln44_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="978" class="1005" name="select_ln44_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="i_7_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="31" slack="0"/>
<pin id="988" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="991" class="1005" name="zext_ln224_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln224 "/>
</bind>
</comp>

<comp id="996" class="1005" name="results_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="11" slack="1"/>
<pin id="998" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="results_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="165" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="192" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="88" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="262" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="102" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="118" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="118" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="128" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="418"><net_src comp="112" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="437" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="442"><net_src comp="114" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="294" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="294" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="294" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="463"><net_src comp="305" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="305" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="305" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="46" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="489" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="52" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="483" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="527"><net_src comp="495" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="502" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="512" pin="4"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="522" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="495" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="512" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="58" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="316" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="316" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="40" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="316" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="574"><net_src comp="327" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="327" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="327" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="590"><net_src comp="338" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="338" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="338" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="338" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="98" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="361" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="361" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="104" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="361" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="108" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="349" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="638"><net_src comp="110" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="361" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="112" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="607" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="178" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="384" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="384" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="120" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="384" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="124" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="126" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="656" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="372" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="372" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="419" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="419" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="130" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="419" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="134" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="419" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="727"><net_src comp="395" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="407" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="745"><net_src comp="368" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="751"><net_src comp="345" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="136" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="226" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="391" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="753" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="391" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="776"><net_src comp="757" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="403" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="781"><net_src comp="430" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="430" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="40" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="430" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="801"><net_src comp="146" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="808"><net_src comp="152" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="817"><net_src comp="449" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="822"><net_src comp="455" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="827"><net_src comp="158" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="835"><net_src comp="469" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="840"><net_src comp="475" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="845"><net_src comp="185" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="850"><net_src comp="544" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="858"><net_src comp="559" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="863"><net_src comp="565" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="868"><net_src comp="212" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="873"><net_src comp="205" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="881"><net_src comp="576" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="886"><net_src comp="587" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="891"><net_src comp="591" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="896"><net_src comp="595" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="601" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="908"><net_src comp="617" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="913"><net_src comp="233" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="918"><net_src comp="641" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="927"><net_src comp="651" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="935"><net_src comp="666" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="940"><net_src comp="683" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="945"><net_src comp="689" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="950"><net_src comp="693" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="958"><net_src comp="703" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="963"><net_src comp="241" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="971"><net_src comp="747" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="976"><net_src comp="763" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="981"><net_src comp="771" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="989"><net_src comp="787" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="994"><net_src comp="793" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="999"><net_src comp="268" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: global_results | {17 }
	Port: training_set_V | {3 }
	Port: test_set_V | {5 }
	Port: results | {15 }
 - Input state : 
	Port: DigitRec : global_training_set_V | {2 3 }
	Port: DigitRec : global_test_set_V | {4 5 }
	Port: DigitRec : num_training | {1 }
	Port: DigitRec : num_test | {1 }
	Port: DigitRec : training_set_V | {10 11 }
	Port: DigitRec : test_set_V | {6 7 }
	Port: DigitRec : results | {16 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln169 : 1
		i : 1
		br_ln169 : 2
		zext_ln172 : 1
		global_training_set_s : 2
		global_training_set_1 : 3
	State 3
		store_ln172 : 1
	State 4
		zext_ln176 : 1
		icmp_ln176 : 2
		i_5 : 1
		br_ln176 : 3
		zext_ln179 : 1
		global_test_set_V_ad : 2
		global_test_set_V_lo : 3
		mul_ln182 : 1
		sub_ln182 : 2
		tmp_8 : 3
		tmp_9 : 2
		select_ln182 : 4
		sub_ln182_1 : 5
		select_ln182_1 : 6
		iter_cnt : 7
	State 5
		store_ln179 : 1
		empty : 1
	State 6
		zext_ln185 : 1
		icmp_ln185 : 2
		t : 1
		br_ln185 : 3
		zext_ln189 : 1
		test_set_V_addr_1 : 2
		test_instance_V : 3
	State 7
	State 8
		icmp_ln192 : 1
		i_6 : 1
		br_ln192 : 2
		zext_ln196 : 1
		knn_set_addr : 2
		store_ln196 : 3
	State 9
		zext_ln199 : 1
		zext_ln199_1 : 1
		icmp_ln199 : 1
		i_8 : 1
		br_ln199 : 2
	State 10
		j_0_cast2 : 1
		icmp_ln202 : 1
		j : 1
		br_ln202 : 2
		add_ln206 : 1
		zext_ln206 : 2
		training_set_V_addr_1 : 3
		training_instance_V : 4
		shl_ln : 1
		sub_ln209 : 2
		br_ln211 : 1
	State 11
		ret_V : 1
	State 12
		zext_ln35_1 : 1
		icmp_ln17 : 1
		i_9 : 1
		br_ln17 : 2
		p_Result_s : 2
		zext_ln18 : 3
		cnt : 4
		zext_ln35 : 1
	State 13
		zext_ln47 : 1
		icmp_ln42 : 1
		k : 1
		br_ln42 : 2
		zext_ln44 : 1
		add_ln44 : 2
		zext_ln44_1 : 3
		knn_set_addr_1 : 4
		knn_set_load : 5
		icmp_ln52 : 1
		br_ln52 : 2
		trunc_ln53 : 1
		add_ln53 : 2
		sext_ln53 : 3
		knn_set_addr_2 : 4
		store_ln53 : 5
	State 14
		max_dist : 1
		icmp_ln44 : 2
		select_ln44 : 3
		select_ln44_1 : 3
	State 15
		store_ln216 : 1
	State 16
		zext_ln221 : 1
		icmp_ln221 : 2
		i_7 : 1
		br_ln221 : 3
		zext_ln224 : 1
		results_addr : 2
		results_load : 3
	State 17
		store_ln224 : 1
		empty_20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_knn_vote_fu_437      |    0    |    0    | 4.64825 |   854   |   1557  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |            i_fu_449           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           i_5_fu_469          |    0    |    0    |    0    |    0    |    38   |    0    |
|          |        iter_cnt_fu_544        |    0    |    0    |    0    |    0    |    36   |    0    |
|          |            t_fu_559           |    0    |    0    |    0    |    0    |    38   |    0    |
|          |           i_6_fu_576          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_8_fu_601          |    0    |    0    |    0    |    0    |    18   |    0    |
|          |            j_fu_617           |    0    |    0    |    0    |    0    |    12   |    0    |
|    add   |        add_ln206_fu_623       |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           i_9_fu_666          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |           cnt_fu_683          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |            k_fu_703           |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        add_ln44_fu_713        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln53_fu_732        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln202_fu_747       |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           i_7_fu_787          |    0    |    0    |    0    |    0    |    38   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |          ret_V_fu_651         |    0    |    0    |    0    |    0    |   256   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln169_fu_443       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln176_fu_464       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln185_fu_554       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln192_fu_570       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln199_fu_595       |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln202_fu_611       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln211_fu_647       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        icmp_ln17_fu_660       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln42_fu_697       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln52_fu_723       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        icmp_ln44_fu_757       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln221_fu_782       |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln182_fu_489       |    0    |    0    |    0    |    0    |    72   |    0    |
|    sub   |       sub_ln182_1_fu_530      |    0    |    0    |    0    |    0    |    36   |    0    |
|          |        sub_ln209_fu_641       |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      select_ln182_fu_522      |    0    |    0    |    0    |    0    |    29   |    0    |
|  select  |     select_ln182_1_fu_536     |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       select_ln44_fu_763      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln44_1_fu_771     |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |        mul_ln182_fu_483       |    0    |    4    |    0    |    0    |    22   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |   num_test_read_read_fu_146   |    0    |    0    |    0    |    0    |    0    |    0    |
|          | num_training_read_read_fu_152 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln172_fu_455       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln176_fu_460       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln179_fu_475       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln185_fu_550       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln189_fu_565       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln196_fu_582       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln199_fu_587       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln199_1_fu_591      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        j_0_cast2_fu_607       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln206_fu_628       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln35_1_fu_656      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln18_fu_679       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln35_fu_689       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln47_fu_693       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln44_fu_709       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln44_1_fu_718      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln53_fu_742       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln221_fu_778       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln224_fu_793       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       sext_ln182_fu_480       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln53_fu_737       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        max_dist_fu_753        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_7_fu_495         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_s_fu_672       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          tmp_8_fu_502         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_512         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_633         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln53_fu_728       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    4    | 4.64825 |   854   |   2599  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|    knn_set   |    0   |   22   |    6   |    0   |
|    results   |    1   |    0   |    0   |    0   |
|  test_set_V  |   29   |    0   |    0   |    0   |
|training_set_V|   257  |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |   287  |   22   |    6   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln202_reg_968      |   15   |
|     bvh_d_index_reg_380     |    9   |
|         cnt_reg_937         |    9   |
|         dist_reg_368        |    9   |
| global_test_set_V_ad_reg_842|   11   |
|global_training_set_s_reg_824|   15   |
|         i1_0_reg_301        |   31   |
|         i2_0_reg_323        |    5   |
|         i3_0_reg_334        |   11   |
|         i4_0_reg_426        |   31   |
|         i_0_reg_290         |   15   |
|         i_5_reg_832         |   31   |
|         i_6_reg_878         |    5   |
|         i_7_reg_986         |   31   |
|         i_8_reg_897         |   11   |
|         i_9_reg_932         |    9   |
|          i_reg_814          |   15   |
|      icmp_ln199_reg_893     |    1   |
|      indvars_iv_reg_345     |   15   |
|       iter_cnt_reg_847      |   29   |
|         j_0_reg_357         |    4   |
|          j_reg_905          |    4   |
|          k_reg_955          |    2   |
|    knn_set_addr_1_reg_960   |    5   |
|     max_dist_0_i_reg_391    |   32   |
|   max_dist_id_0_i_reg_403   |   32   |
|     max_dist_id_reg_415     |    2   |
|    num_test_read_reg_798    |   32   |
|  num_training_read_reg_805  |   32   |
|     results_addr_reg_996    |   11   |
|        ret_V_reg_924        |   256  |
|    select_ln44_1_reg_978    |   32   |
|     select_ln44_reg_973     |   32   |
|      sub_ln209_reg_915      |    6   |
|         t_0_reg_312         |   31   |
|          t_reg_855          |   31   |
|   test_instance_V_reg_870   |   256  |
|  test_set_V_addr_1_reg_865  |   11   |
|training_set_V_addr_1_reg_910|   15   |
|      zext_ln172_reg_819     |   64   |
|      zext_ln179_reg_837     |   64   |
|      zext_ln189_reg_860     |   64   |
|     zext_ln199_1_reg_888    |   29   |
|      zext_ln199_reg_883     |   15   |
|      zext_ln224_reg_991     |   64   |
|      zext_ln35_reg_942      |   32   |
|      zext_ln47_reg_947      |   32   |
+-----------------------------+--------+
|            Total            |  1498  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_165    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_access_fu_178    |  p0  |   3  |  15  |   45   ||    15   |
|    grp_access_fu_192    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_access_fu_205    |  p0  |   3  |  11  |   33   ||    15   |
|    grp_access_fu_226    |  p0  |   4  |   5  |   20   ||    21   |
|    grp_access_fu_226    |  p1  |   2  |  11  |   22   ||    9    |
|    grp_access_fu_262    |  p0  |   3  |  11  |   33   ||    15   |
|    indvars_iv_reg_345   |  p0  |   2  |  15  |   30   ||    9    |
|       dist_reg_368      |  p0  |   2  |   9  |   18   ||    9    |
|   max_dist_0_i_reg_391  |  p0  |   2  |  32  |   64   ||    9    |
| max_dist_id_0_i_reg_403 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   381  || 7.30975 ||   129   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |    4   |   854  |  2599  |    0   |
|   Memory  |   287  |    -   |    -   |   22   |    6   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   129  |    -   |
|  Register |    -   |    -   |    -   |  1498  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   287  |    4   |   11   |  2374  |  2734  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
