
*** Running vivado
    with args -log mult_line.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_line.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mult_line.tcl -notrace
Command: synth_design -top mult_line -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3716 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.977 ; gain = 99.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult_line' [F:/WORK/prj_fpga/multi/mult_line.v:1]
	Parameter MULTLEN_1 bound to: 8 - type: integer 
	Parameter MULTLEN_2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_cell.v:1]
	Parameter MULTLEN_1 bound to: 8 - type: integer 
	Parameter MULTLEN_2 bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_cell' (1#1) [F:/WORK/prj_fpga/multi/mult_cell.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'mult_2_o' does not match port width (16) of module 'mult_cell' [F:/WORK/prj_fpga/multi/mult_line.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mult_line' (2#1) [F:/WORK/prj_fpga/multi/mult_line.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 486.078 ; gain = 154.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 486.078 ; gain = 154.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 486.078 ; gain = 154.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.078 ; gain = 154.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult_cell 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[6].mult_cell_step/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[15]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[14]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[13]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[12]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[11]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[10]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[9]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[8]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_2_o_reg[7]' (FDC) to 'mult_cell_dut/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[0]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[8]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[9]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[9]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[10]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[10]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[11]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[11]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[12]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[12]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[13]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[13]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[14]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[14]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_1_o_reg[15]' (FDC) to 'mult_cell_dut/mult_acco_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_cell_dut/mult_acco_reg[15]' (FDC) to 'MULT_STEP[1].mult_cell_step/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[1].mult_cell_step/mult_1_o_reg[0]' (FDC) to 'MULT_STEP[2].mult_cell_step/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[2].mult_cell_step/mult_1_o_reg[0]' (FDC) to 'MULT_STEP[3].mult_cell_step/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[3].mult_cell_step/mult_1_o_reg[0]' (FDC) to 'MULT_STEP[4].mult_cell_step/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[4].mult_cell_step/mult_1_o_reg[0]' (FDC) to 'MULT_STEP[5].mult_cell_step/mult_1_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_STEP[5].mult_cell_step/mult_1_o_reg[0]' (FDC) to 'MULT_STEP[6].mult_cell_step/mult_1_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MULT_STEP[6].mult_cell_step/mult_1_o_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     1|
|4     |LUT2   |   112|
|5     |LUT3   |    65|
|6     |LUT4   |    62|
|7     |FDCE   |   191|
|8     |IBUF   |    19|
|9     |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+------------+------+
|      |Instance                        |Module      |Cells |
+------+--------------------------------+------------+------+
|1     |top                             |            |   489|
|2     |  \MULT_STEP[1].mult_cell_step  |mult_cell   |    61|
|3     |  \MULT_STEP[2].mult_cell_step  |mult_cell_0 |    61|
|4     |  \MULT_STEP[3].mult_cell_step  |mult_cell_1 |    61|
|5     |  \MULT_STEP[4].mult_cell_step  |mult_cell_2 |    61|
|6     |  \MULT_STEP[5].mult_cell_step  |mult_cell_3 |    62|
|7     |  \MULT_STEP[6].mult_cell_step  |mult_cell_4 |    53|
|8     |  \MULT_STEP[7].mult_cell_step  |mult_cell_5 |    17|
|9     |  mult_cell_dut                 |mult_cell_6 |    76|
+------+--------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.984 ; gain = 284.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 726.219 ; gain = 407.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 726.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/WORK/prj_fpga/multi/project_1/project_1.runs/synth_1/mult_line.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_line_utilization_synth.rpt -pb mult_line_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 16:59:09 2023...
