// Seed: 1487858710
module module_0;
  supply0 id_1 = -1'd0;
  wire id_2;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][1] id_9 (
      -1,
      -1
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output supply0 id_1#(.id_16(1 & id_2 ^ id_7)),
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wire id_9,
    output tri id_10,
    input supply1 id_11,
    input wand id_12,
    input tri0 id_13,
    input tri1 id_14
);
  wire id_17, id_18, id_19;
  module_0 modCall_1 ();
endmodule
