<stg><name>conv_last</name>


<trans_list>

<trans id="673" from="1" to="2">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="2" to="13">
<condition id="354">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="2" to="3">
<condition id="365">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="3" to="4">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="4" to="5">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="5" to="6">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="6" to="7">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="7" to="8">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="8" to="9">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="9" to="10">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="10" to="11">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="11" to="12">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="12" to="2">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="13" to="14">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="14" to="17">
<condition id="366">
<or_exp><and_exp><literal name="exitcond_flatten14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="14" to="15">
<condition id="369">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="15" to="16">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="16" to="14">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="17" to="18">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="18" to="19">
<condition id="324">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="18" to="27">
<condition id="344">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="19" to="20">
<condition id="326">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="19" to="18">
<condition id="342">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="20" to="21">
<condition id="328">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="20" to="19">
<condition id="340">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="21" to="22">
<condition id="329">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="21" to="20">
<condition id="338">
<or_exp><and_exp><literal name="exitcond49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="22" to="23">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="23" to="24">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="24" to="25">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="25" to="26">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="26" to="21">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="27" to="31">
<condition id="370">
<or_exp><and_exp><literal name="exitcond_flatten16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="27" to="28">
<condition id="374">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="28" to="29">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="29" to="30">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="30" to="27">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader87.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 98304, [19 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str30, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader87.preheader:1  %conv_last_weight_V9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_V9)

]]></Node>
<StgValue><ssdm name="conv_last_weight_V9_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:2  %weight_temp_0_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87.preheader:3  %weight_temp_0_0_0_1 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:4  %weight_temp_1_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:5  %weight_temp_2_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:6  %weight_temp_3_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:7  %weight_temp_4_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:8  %weight_temp_5_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:9  %weight_temp_6_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
.preheader87.preheader:10  %weight_temp_7_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.preheader87.preheader:11  store i8 0, i8* %weight_temp_0_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader87.preheader:12  br label %.preheader86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader86:0  %indvar_flatten = phi i17 [ 0, %.preheader87.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader86:1  %i = phi i10 [ 0, %.preheader87.preheader ], [ %i_cast_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader86:2  %j = phi i8 [ 0, %.preheader87.preheader ], [ %j_3, %0 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader86:3  %exitcond_flatten = icmp eq i17 %indvar_flatten, -32768

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader86:4  %indvar_flatten_next = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader86:5  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader86.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader86.preheader:0  %i_3 = add i10 1, %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2  %exitcond = icmp eq i8 %j, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:3  %j_mid2 = select i1 %exitcond, i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader86.preheader:4  %i_cast_mid2_v = select i1 %exitcond, i10 %i_3, i10 %i

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="10">
<![CDATA[
.preheader86.preheader:11  %tmp = trunc i10 %i_cast_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:12  %newIndex_cast_mid2_v = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_cast_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex_cast_mid2_v"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader86.preheader:33  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str316)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader86.preheader:37  switch i3 %tmp, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str316, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %j_3 = add i8 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader86.preheader:5  %tmp_565 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %i_cast_mid2_v, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="18">
<![CDATA[
.preheader86.preheader:6  %p_shl2_cast = zext i18 %tmp_565 to i19

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader86.preheader:7  %tmp_566 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %i_cast_mid2_v, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="16">
<![CDATA[
.preheader86.preheader:8  %p_shl3_cast = zext i16 %tmp_566 to i19

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader86.preheader:9  %tmp_567 = sub i19 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="19">
<![CDATA[
.preheader86.preheader:10  %tmp_680_cast = sext i19 %tmp_567 to i20

]]></Node>
<StgValue><ssdm name="tmp_680_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="8">
<![CDATA[
.preheader86.preheader:18  %j_cast_cast = zext i8 %j_mid2 to i20

]]></Node>
<StgValue><ssdm name="j_cast_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader86.preheader:19  %tmp_571 = add i20 %j_cast_cast, %tmp_680_cast

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="20">
<![CDATA[
.preheader86.preheader:20  %tmp_684_cast = sext i20 %tmp_571 to i32

]]></Node>
<StgValue><ssdm name="tmp_684_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader86.preheader:21  %sum = add i32 %tmp_684_cast, %conv_last_weight_V9_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader86.preheader:22  %weight_V_addr = getelementptr i8* %weight_V, i32 %sum

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:36  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader86.preheader:1  %empty_473 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98304, i64 98304, i64 98304)

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader86.preheader:13  %tmp_568 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex_cast_mid2_v, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader86.preheader:14  %tmp_569 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex_cast_mid2_v, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="13">
<![CDATA[
.preheader86.preheader:15  %p_shl1_cast = zext i13 %tmp_569 to i15

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader86.preheader:16  %tmp_570 = sub i15 %tmp_568, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="8">
<![CDATA[
.preheader86.preheader:17  %j_cast_cast1 = zext i8 %j_mid2 to i15

]]></Node>
<StgValue><ssdm name="j_cast_cast1"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader86.preheader:23  %tmp_572 = add i15 %j_cast_cast1, %tmp_570

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="15">
<![CDATA[
.preheader86.preheader:24  %tmp_685_cast = sext i15 %tmp_572 to i32

]]></Node>
<StgValue><ssdm name="tmp_685_cast"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:25  %weight_temp_6_0_0_1 = getelementptr [12288 x i8]* %weight_temp_6_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_1"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:26  %weight_temp_4_0_0_1 = getelementptr [12288 x i8]* %weight_temp_4_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_1"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:27  %weight_temp_2_0_0_1 = getelementptr [12288 x i8]* %weight_temp_2_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:28  %weight_temp_3_0_0_1 = getelementptr [12288 x i8]* %weight_temp_3_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:29  %weight_temp_5_0_0_1 = getelementptr [12288 x i8]* %weight_temp_5_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_1"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:30  %weight_temp_0_0_0_2 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_2"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:31  %weight_temp_1_0_0_1 = getelementptr [12288 x i8]* %weight_temp_1_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader86.preheader:32  %weight_temp_7_0_0_1 = getelementptr [12288 x i8]* %weight_temp_7_0_0, i32 0, i32 %tmp_685_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_1"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader86.preheader:34  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch6:0  store i8 %weight_V_addr_read, i8* %weight_temp_6_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch5:0  store i8 %weight_V_addr_read, i8* %weight_temp_5_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch4:0  store i8 %weight_V_addr_read, i8* %weight_temp_4_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch3:0  store i8 %weight_V_addr_read, i8* %weight_temp_3_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch2:0  store i8 %weight_V_addr_read, i8* %weight_temp_2_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch1:0  store i8 %weight_V_addr_read, i8* %weight_temp_1_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch0:0  store i8 %weight_V_addr_read, i8* %weight_temp_0_0_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch7:0  store i8 %weight_V_addr_read, i8* %weight_temp_7_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader83.preheader:0  br label %.preheader83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader83:0  %indvar_flatten10 = phi i14 [ %indvar_flatten_next1, %1 ], [ 0, %.preheader83.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader83:1  %i_1 = phi i10 [ %i_1_cast_mid2_v, %1 ], [ 0, %.preheader83.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader83:2  %indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %1 ], [ 0, %.preheader83.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader83:3  %j_1 = phi i3 [ %j_1_cast_mid2, %1 ], [ 0, %.preheader83.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader83:4  %k = phi i3 [ %k_2, %1 ], [ 0, %.preheader83.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader83:5  %exitcond_flatten14 = icmp eq i14 %indvar_flatten10, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader83:6  %indvar_flatten_next1 = add i14 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader83:7  br i1 %exitcond_flatten14, label %.preheader82.preheader, label %.preheader85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader85:2  %exitcond_flatten15 = icmp eq i6 %indvar_flatten6, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten6_op = add i6 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6_op"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next7 = select i1 %exitcond_flatten15, i6 1, i6 %indvar_flatten6_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
<literal name="exitcond_flatten15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader85:0  %i_4 = add i10 1, %i_1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader85:3  %j_1_mid = select i1 %exitcond_flatten15, i3 0, i3 %j_1

]]></Node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader85:4  %i_1_cast_mid2_v = select i1 %exitcond_flatten15, i10 %i_4, i10 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
.preheader85:5  %i_1_cast_mid2 = zext i10 %i_1_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="i_1_cast_mid2"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="10">
<![CDATA[
.preheader85:6  %tmp_2075 = trunc i10 %i_1_cast_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_2075"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader85:7  %newIndex2_cast_mid2_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_1_cast_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex2_cast_mid2_s"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:10  %not_exitcond_flatten_3 = xor i1 %exitcond_flatten15, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:11  %exitcond44 = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond44"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:12  %exitcond69_mid = and i1 %exitcond44, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond69_mid"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:13  %j_4 = add i3 1, %j_1_mid

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:14  %tmp_574 = or i1 %exitcond69_mid, %exitcond_flatten15

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader85:15  %k_mid2 = select i1 %tmp_574, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader85:16  %j_1_cast_mid2 = select i1 %exitcond69_mid, i3 %j_4, i3 %j_1_mid

]]></Node>
<StgValue><ssdm name="j_1_cast_mid2"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader85:31  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str327)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:33  %bias_V_addr = getelementptr [512 x i8]* %bias_V, i32 0, i32 %i_1_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="9">
<![CDATA[
.preheader85:34  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader85:35  switch i3 %tmp_2075, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str327, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %k_2 = add i3 %k_mid2, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader85:1  %empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader85:8  %tmp_573 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex2_cast_mid2_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="9">
<![CDATA[
.preheader85:9  %tmp_687_cast = zext i9 %tmp_573 to i10

]]></Node>
<StgValue><ssdm name="tmp_687_cast"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="3">
<![CDATA[
.preheader85:17  %j_1_cast_mid2_cast = zext i3 %j_1_cast_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_1_cast_mid2_cast"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader85:18  %tmp_575 = add i10 %tmp_687_cast, %j_1_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader85:19  %tmp_691_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_575, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_691_cast"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="3">
<![CDATA[
.preheader85:20  %k_cast_cast = zext i3 %k_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_cast_cast"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader85:21  %tmp_576 = add i12 %tmp_691_cast, %k_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
.preheader85:22  %tmp_692_cast = zext i12 %tmp_576 to i32

]]></Node>
<StgValue><ssdm name="tmp_692_cast"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:23  %conv_last_output_V_0 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:24  %conv_last_output_V_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:25  %conv_last_output_V_6 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:26  %conv_last_output_V_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:27  %conv_last_output_V_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:28  %conv_last_output_V_7 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:29  %conv_last_output_V_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:30  %conv_last_output_V_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_692_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader85:32  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="9">
<![CDATA[
.preheader85:34  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_2075" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %bias_V_load, i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_2075" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_2075" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %bias_V_load, i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_2075" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_2075" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %bias_V_load, i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_2075" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_2075" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %bias_V_load, i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_2075" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_2075" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %bias_V_load, i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_2075" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_2075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %bias_V_load, i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_2075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_2075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %bias_V_load, i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_2075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_2075" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %bias_V_load, i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_2075" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader82.preheader:0  br label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader82:0  %h = phi i3 [ %h_33, %.preheader82.loopexit ], [ 0, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="3">
<![CDATA[
.preheader82:1  %h_cast_cast1 = zext i3 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast_cast1"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="3">
<![CDATA[
.preheader82:2  %h_cast_cast = zext i3 %h to i11

]]></Node>
<StgValue><ssdm name="h_cast_cast"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader82:3  %exitcond45 = icmp eq i3 %h, -4

]]></Node>
<StgValue><ssdm name="exitcond45"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader82:4  %empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader82:5  %h_33 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_33"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader82:6  br i1 %exitcond45, label %.preheader.preheader, label %.preheader81.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader81.preheader:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader81:0  %w = phi i3 [ %w_43, %.preheader81.loopexit ], [ 0, %.preheader81.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="3">
<![CDATA[
.preheader81:1  %w_cast_cast1 = zext i3 %w to i12

]]></Node>
<StgValue><ssdm name="w_cast_cast1"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="3">
<![CDATA[
.preheader81:2  %w_cast_cast = zext i3 %w to i13

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader81:3  %exitcond46 = icmp eq i3 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond46"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader81:4  %empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader81:5  %w_43 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81:6  br i1 %exitcond46, label %.preheader82.loopexit, label %.preheader80.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
.preheader82.loopexit:0  br label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader80:0  %ci = phi i8 [ %ci_15, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="8">
<![CDATA[
.preheader80:1  %ci_cast_cast = zext i8 %ci to i15

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader80:2  %tmp_581 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %ci, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="10">
<![CDATA[
.preheader80:3  %tmp_701_cast = zext i10 %tmp_581 to i11

]]></Node>
<StgValue><ssdm name="tmp_701_cast"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader80:4  %tmp_582 = add i11 %h_cast_cast, %tmp_701_cast

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader80:5  %tmp_704_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_582, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_704_cast"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader80:6  %tmp_583 = add i13 %w_cast_cast, %tmp_704_cast

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="13">
<![CDATA[
.preheader80:7  %tmp_705_cast = zext i13 %tmp_583 to i32

]]></Node>
<StgValue><ssdm name="tmp_705_cast"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader80:8  %input_V_addr = getelementptr [3072 x i8]* %input_V, i32 0, i32 %tmp_705_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader80:9  %exitcond48 = icmp eq i8 %ci, -64

]]></Node>
<StgValue><ssdm name="exitcond48"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80:10  %empty_478 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader80:11  %ci_15 = add i8 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_15"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:12  br i1 %exitcond48, label %.preheader81.loopexit, label %.preheader79.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.0.preheader:0  br label %.preheader79.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
.preheader81.loopexit:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader79.0:0  %co = phi i10 [ %co_48_7, %_ifconv ], [ 0, %.preheader79.0.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79.0:1  %empty_479 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.0:2  %exitcond49 = icmp eq i10 %co, -512

]]></Node>
<StgValue><ssdm name="exitcond49"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79.0:3  br i1 %exitcond49, label %.preheader80.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %newIndex3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %co, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:1  %tmp_584 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:2  %tmp_707_cast = zext i9 %tmp_584 to i10

]]></Node>
<StgValue><ssdm name="tmp_707_cast"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:3  %tmp_585 = add i10 %tmp_707_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:4  %tmp_710_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_585, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_710_cast"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:5  %tmp_586 = add i12 %tmp_710_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:15  %tmp_587 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex3, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:16  %tmp_588 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="13">
<![CDATA[
_ifconv:17  %p_shl5_cast = zext i13 %tmp_588 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:18  %tmp_589 = sub i15 %tmp_587, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:19  %tmp_590 = add i15 %tmp_589, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:20  %tmp_715_cast = sext i15 %tmp_590 to i32

]]></Node>
<StgValue><ssdm name="tmp_715_cast"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %weight_temp_6_0_0_2 = getelementptr [12288 x i8]* %weight_temp_6_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_2"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %weight_temp_4_0_0_2 = getelementptr [12288 x i8]* %weight_temp_4_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_2"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %weight_temp_2_0_0_2 = getelementptr [12288 x i8]* %weight_temp_2_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_2"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %weight_temp_3_0_0_2 = getelementptr [12288 x i8]* %weight_temp_3_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_2"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %weight_temp_5_0_0_2 = getelementptr [12288 x i8]* %weight_temp_5_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_2"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %weight_temp_0_0_0_3 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_3"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %weight_temp_1_0_0_2 = getelementptr [12288 x i8]* %weight_temp_1_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_2"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %weight_temp_7_0_0_2 = getelementptr [12288 x i8]* %weight_temp_7_0_0, i32 0, i32 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_2"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:29  %weight_temp_0_0_0_4 = load i8* %weight_temp_0_0_0_3, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_4"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:31  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:71  %weight_temp_1_0_0_3 = load i8* %weight_temp_1_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_3"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:111  %weight_temp_2_0_0_3 = load i8* %weight_temp_2_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_3"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:151  %weight_temp_3_0_0_3 = load i8* %weight_temp_3_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_3"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:191  %weight_temp_4_0_0_3 = load i8* %weight_temp_4_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_3"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:231  %weight_temp_5_0_0_3 = load i8* %weight_temp_5_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_3"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:271  %weight_temp_6_0_0_3 = load i8* %weight_temp_6_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_3"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:311  %weight_temp_7_0_0_3 = load i8* %weight_temp_7_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_3"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:351  %co_48_7 = add i10 %co, 8

]]></Node>
<StgValue><ssdm name="co_48_7"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.loopexit:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:6  %tmp_711_cast = zext i12 %tmp_586 to i32

]]></Node>
<StgValue><ssdm name="tmp_711_cast"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %conv_last_output_V_0_1 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_1"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %conv_last_output_V_4_1 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_1"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %conv_last_output_V_6_1 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_1"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %conv_last_output_V_1_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_1"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %conv_last_output_V_5_1 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_1"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %conv_last_output_V_7_1 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_1"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %conv_last_output_V_2_1 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_1"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %conv_last_output_V_3_1 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_711_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_1"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:29  %weight_temp_0_0_0_4 = load i8* %weight_temp_0_0_0_3, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_4"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:31  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:34  %conv_last_output_V_0_2 = load i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_2"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:71  %weight_temp_1_0_0_3 = load i8* %weight_temp_1_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_3"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:74  %conv_last_output_V_1_2 = load i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_2"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:111  %weight_temp_2_0_0_3 = load i8* %weight_temp_2_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_3"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:114  %conv_last_output_V_2_2 = load i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_2"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:151  %weight_temp_3_0_0_3 = load i8* %weight_temp_3_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_3"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:154  %conv_last_output_V_3_2 = load i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_2"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:191  %weight_temp_4_0_0_3 = load i8* %weight_temp_4_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_3"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:194  %conv_last_output_V_4_2 = load i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_2"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:231  %weight_temp_5_0_0_3 = load i8* %weight_temp_5_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_3"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:234  %conv_last_output_V_5_2 = load i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_2"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:271  %weight_temp_6_0_0_3 = load i8* %weight_temp_6_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_3"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:274  %conv_last_output_V_6_2 = load i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_2"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:311  %weight_temp_7_0_0_3 = load i8* %weight_temp_7_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_3"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:314  %conv_last_output_V_7_2 = load i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:30  %OP1_V = sext i8 %weight_temp_0_0_0_4 to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:32  %OP2_V = sext i8 %input_V_load to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:33  %p_Val2_s = mul i16 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:34  %conv_last_output_V_0_2 = load i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_2"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:40  %tmp_2079 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2079"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:72  %OP1_V_1 = sext i8 %weight_temp_1_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:73  %p_Val2_180_1 = mul i16 %OP2_V, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_180_1"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:74  %conv_last_output_V_1_2 = load i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_2"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:80  %tmp_2084 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2084"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:112  %OP1_V_2 = sext i8 %weight_temp_2_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:113  %p_Val2_180_2 = mul i16 %OP2_V, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_180_2"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:114  %conv_last_output_V_2_2 = load i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_2"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:120  %tmp_2089 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2089"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:152  %OP1_V_3 = sext i8 %weight_temp_3_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:153  %p_Val2_180_3 = mul i16 %OP2_V, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_180_3"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:154  %conv_last_output_V_3_2 = load i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_2"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:160  %tmp_2094 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2094"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:192  %OP1_V_4 = sext i8 %weight_temp_4_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:193  %p_Val2_180_4 = mul i16 %OP2_V, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_180_4"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:194  %conv_last_output_V_4_2 = load i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_2"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:200  %tmp_2099 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2099"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:232  %OP1_V_5 = sext i8 %weight_temp_5_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:233  %p_Val2_180_5 = mul i16 %OP2_V, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_180_5"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:234  %conv_last_output_V_5_2 = load i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_2"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:240  %tmp_2104 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2104"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:272  %OP1_V_6 = sext i8 %weight_temp_6_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:273  %p_Val2_180_6 = mul i16 %OP2_V, %OP1_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_180_6"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:274  %conv_last_output_V_6_2 = load i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_2"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:280  %tmp_2109 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2109"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:312  %OP1_V_7 = sext i8 %weight_temp_7_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:313  %p_Val2_180_7 = mul i16 %OP2_V, %OP1_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_180_7"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:314  %conv_last_output_V_7_2 = load i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_2"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:320  %tmp_2114 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_180_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2114"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:35  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_0_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:36  %tmp_348_cast = sext i14 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="tmp_348_cast"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37  %p_Val2_73 = add i16 %p_Val2_s, %tmp_348_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp_2078 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2078"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:39  %p_Val2_74 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_73, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:41  %tmp_244 = zext i1 %tmp_2079 to i8

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:42  %tmp_2080 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2080"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %p_Val2_75 = add i8 %tmp_244, %p_Val2_74

]]></Node>
<StgValue><ssdm name="p_Val2_75"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:44  %tmp_2081 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2081"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %tmp_245 = xor i1 %tmp_2081, true

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %carry_s = and i1 %tmp_2080, %tmp_245

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %tmp_246 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_73, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:75  %tmp_570_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_1_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_1"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:76  %tmp_570_1_cast = sext i14 %tmp_570_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_1_cast"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:77  %p_Val2_181_1 = add i16 %p_Val2_180_1, %tmp_570_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_1"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:78  %tmp_2083 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2083"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:79  %p_Val2_182_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_1"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:81  %tmp_574_1 = zext i1 %tmp_2084 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_1"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:82  %tmp_2085 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2085"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:83  %p_Val2_183_1 = add i8 %tmp_574_1, %p_Val2_182_1

]]></Node>
<StgValue><ssdm name="p_Val2_183_1"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:84  %tmp_2086 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2086"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %tmp_578_1 = xor i1 %tmp_2086, true

]]></Node>
<StgValue><ssdm name="tmp_578_1"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %carry_54_1 = and i1 %tmp_2085, %tmp_578_1

]]></Node>
<StgValue><ssdm name="carry_54_1"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_249 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_1, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:115  %tmp_570_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_2_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_2"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:116  %tmp_570_2_cast = sext i14 %tmp_570_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_2_cast"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:117  %p_Val2_181_2 = add i16 %p_Val2_180_2, %tmp_570_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_2"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:118  %tmp_2088 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2088"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:119  %p_Val2_182_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_2"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:121  %tmp_574_2 = zext i1 %tmp_2089 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_2"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:122  %tmp_2090 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2090"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:123  %p_Val2_183_2 = add i8 %tmp_574_2, %p_Val2_182_2

]]></Node>
<StgValue><ssdm name="p_Val2_183_2"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:124  %tmp_2091 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2091"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %tmp_578_2 = xor i1 %tmp_2091, true

]]></Node>
<StgValue><ssdm name="tmp_578_2"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %carry_54_2 = and i1 %tmp_2090, %tmp_578_2

]]></Node>
<StgValue><ssdm name="carry_54_2"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:128  %tmp_250 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_2, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:155  %tmp_570_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_3_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_3"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:156  %tmp_570_3_cast = sext i14 %tmp_570_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_3_cast"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:157  %p_Val2_181_3 = add i16 %p_Val2_180_3, %tmp_570_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_3"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:158  %tmp_2093 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2093"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:159  %p_Val2_182_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_3"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:161  %tmp_574_3 = zext i1 %tmp_2094 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_3"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:162  %tmp_2095 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2095"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:163  %p_Val2_183_3 = add i8 %tmp_574_3, %p_Val2_182_3

]]></Node>
<StgValue><ssdm name="p_Val2_183_3"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:164  %tmp_2096 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2096"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:165  %tmp_578_3 = xor i1 %tmp_2096, true

]]></Node>
<StgValue><ssdm name="tmp_578_3"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:166  %carry_54_3 = and i1 %tmp_2095, %tmp_578_3

]]></Node>
<StgValue><ssdm name="carry_54_3"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:168  %tmp_251 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_3, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:195  %tmp_570_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_4_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_4"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:196  %tmp_570_4_cast = sext i14 %tmp_570_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_4_cast"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:197  %p_Val2_181_4 = add i16 %p_Val2_180_4, %tmp_570_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_4"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:198  %tmp_2098 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2098"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:199  %p_Val2_182_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_4"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:201  %tmp_574_4 = zext i1 %tmp_2099 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_4"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:202  %tmp_2100 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2100"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:203  %p_Val2_183_4 = add i8 %tmp_574_4, %p_Val2_182_4

]]></Node>
<StgValue><ssdm name="p_Val2_183_4"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:204  %tmp_2101 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2101"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %tmp_578_4 = xor i1 %tmp_2101, true

]]></Node>
<StgValue><ssdm name="tmp_578_4"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:206  %carry_54_4 = and i1 %tmp_2100, %tmp_578_4

]]></Node>
<StgValue><ssdm name="carry_54_4"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:208  %tmp_252 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_4, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:235  %tmp_570_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_5_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_5"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:236  %tmp_570_5_cast = sext i14 %tmp_570_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_5_cast"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:237  %p_Val2_181_5 = add i16 %p_Val2_180_5, %tmp_570_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_5"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:238  %tmp_2103 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2103"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:239  %p_Val2_182_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_5"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:241  %tmp_574_5 = zext i1 %tmp_2104 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_5"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:242  %tmp_2105 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2105"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:243  %p_Val2_183_5 = add i8 %tmp_574_5, %p_Val2_182_5

]]></Node>
<StgValue><ssdm name="p_Val2_183_5"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:244  %tmp_2106 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2106"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:245  %tmp_578_5 = xor i1 %tmp_2106, true

]]></Node>
<StgValue><ssdm name="tmp_578_5"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:246  %carry_54_5 = and i1 %tmp_2105, %tmp_578_5

]]></Node>
<StgValue><ssdm name="carry_54_5"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:248  %tmp_253 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_5, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:275  %tmp_570_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_6_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_6"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:276  %tmp_570_6_cast = sext i14 %tmp_570_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_6_cast"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:277  %p_Val2_181_6 = add i16 %p_Val2_180_6, %tmp_570_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_6"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:278  %tmp_2108 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2108"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:279  %p_Val2_182_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_6"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:281  %tmp_574_6 = zext i1 %tmp_2109 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_6"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:282  %tmp_2110 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2110"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:283  %p_Val2_183_6 = add i8 %tmp_574_6, %p_Val2_182_6

]]></Node>
<StgValue><ssdm name="p_Val2_183_6"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:284  %tmp_2111 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2111"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:285  %tmp_578_6 = xor i1 %tmp_2111, true

]]></Node>
<StgValue><ssdm name="tmp_578_6"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:286  %carry_54_6 = and i1 %tmp_2110, %tmp_578_6

]]></Node>
<StgValue><ssdm name="carry_54_6"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:288  %tmp_254 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_6, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:315  %tmp_570_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_7_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_570_7"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:316  %tmp_570_7_cast = sext i14 %tmp_570_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_570_7_cast"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:317  %p_Val2_181_7 = add i16 %p_Val2_180_7, %tmp_570_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_181_7"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:318  %tmp_2113 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2113"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:319  %p_Val2_182_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_181_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_182_7"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:321  %tmp_574_7 = zext i1 %tmp_2114 to i8

]]></Node>
<StgValue><ssdm name="tmp_574_7"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:322  %tmp_2115 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2115"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:323  %p_Val2_183_7 = add i8 %tmp_574_7, %p_Val2_182_7

]]></Node>
<StgValue><ssdm name="p_Val2_183_7"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:324  %tmp_2116 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_183_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2116"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:325  %tmp_578_7 = xor i1 %tmp_2116, true

]]></Node>
<StgValue><ssdm name="tmp_578_7"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:326  %carry_54_7 = and i1 %tmp_2115, %tmp_578_7

]]></Node>
<StgValue><ssdm name="carry_54_7"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:328  %tmp_255 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_181_7, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:47  %tmp_2082 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2082"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:49  %Range1_all_ones = icmp eq i2 %tmp_246, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="carry_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:50  %Range1_all_zeros = icmp eq i2 %tmp_246, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:51  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %tmp_247 = xor i1 %tmp_2082, true

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %p_41_i_i = and i1 %tmp_2078, %tmp_247

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:54  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %p_38_i_i = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %brmerge_i_i = or i1 %tmp_2081, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %tmp_248 = xor i1 %tmp_2078, true

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %overflow = and i1 %brmerge_i_i, %tmp_248

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %brmerge40_demorgan_i = and i1 %tmp_2081, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp1_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %underflow = and i1 %tmp_2078, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="carry_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:87  %tmp_2087 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2087"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:89  %Range1_all_ones_1 = icmp eq i2 %tmp_249, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="carry_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:90  %Range1_all_zeros_1 = icmp eq i2 %tmp_249, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:91  %deleted_zeros_1 = select i1 %carry_54_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="carry_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %tmp_581_1 = xor i1 %tmp_2087, true

]]></Node>
<StgValue><ssdm name="tmp_581_1"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="carry_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %p_41_i_i_1 = and i1 %tmp_2083, %tmp_581_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:94  %deleted_ones_1 = select i1 %carry_54_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %p_38_i_i_1 = and i1 %carry_54_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %brmerge_i_i_1 = or i1 %tmp_2086, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %tmp_583_1 = xor i1 %tmp_2083, true

]]></Node>
<StgValue><ssdm name="tmp_583_1"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_583_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %brmerge40_demorgan_i_331 = and i1 %tmp_2086, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_331"/></StgValue>
</operation>

<operation id="435" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %tmp3_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_331

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %underflow_1 = and i1 %tmp_2083, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="carry_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:127  %tmp_2092 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2092"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:129  %Range1_all_ones_2 = icmp eq i2 %tmp_250, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="carry_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:130  %Range1_all_zeros_2 = icmp eq i2 %tmp_250, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:131  %deleted_zeros_2 = select i1 %carry_54_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="carry_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %tmp_581_2 = xor i1 %tmp_2092, true

]]></Node>
<StgValue><ssdm name="tmp_581_2"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="carry_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %p_41_i_i_2 = and i1 %tmp_2088, %tmp_581_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:134  %deleted_ones_2 = select i1 %carry_54_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %p_38_i_i_2 = and i1 %carry_54_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %brmerge_i_i_2 = or i1 %tmp_2091, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %tmp_583_2 = xor i1 %tmp_2088, true

]]></Node>
<StgValue><ssdm name="tmp_583_2"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_583_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %brmerge40_demorgan_i_325 = and i1 %tmp_2091, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_325"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %tmp5_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_325

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:143  %underflow_2 = and i1 %tmp_2088, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:144  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="carry_54_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:167  %tmp_2097 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2097"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:169  %Range1_all_ones_3 = icmp eq i2 %tmp_251, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="carry_54_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:170  %Range1_all_zeros_3 = icmp eq i2 %tmp_251, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:171  %deleted_zeros_3 = select i1 %carry_54_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="carry_54_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172  %tmp_581_3 = xor i1 %tmp_2097, true

]]></Node>
<StgValue><ssdm name="tmp_581_3"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="carry_54_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:173  %p_41_i_i_3 = and i1 %tmp_2093, %tmp_581_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:174  %deleted_ones_3 = select i1 %carry_54_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %p_38_i_i_3 = and i1 %carry_54_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:177  %brmerge_i_i_3 = or i1 %tmp_2096, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:178  %tmp_583_3 = xor i1 %tmp_2093, true

]]></Node>
<StgValue><ssdm name="tmp_583_3"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:179  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_583_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:180  %brmerge40_demorgan_i_326 = and i1 %tmp_2096, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_326"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:181  %tmp7_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_326

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:182  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:183  %underflow_3 = and i1 %tmp_2093, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:184  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="carry_54_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:207  %tmp_2102 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2102"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:209  %Range1_all_ones_4 = icmp eq i2 %tmp_252, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="carry_54_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:210  %Range1_all_zeros_4 = icmp eq i2 %tmp_252, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:211  %deleted_zeros_4 = select i1 %carry_54_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="carry_54_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:212  %tmp_581_4 = xor i1 %tmp_2102, true

]]></Node>
<StgValue><ssdm name="tmp_581_4"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="carry_54_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:213  %p_41_i_i_4 = and i1 %tmp_2098, %tmp_581_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:214  %deleted_ones_4 = select i1 %carry_54_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:215  %p_38_i_i_4 = and i1 %carry_54_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:216  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:217  %brmerge_i_i_4 = or i1 %tmp_2101, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:218  %tmp_583_4 = xor i1 %tmp_2098, true

]]></Node>
<StgValue><ssdm name="tmp_583_4"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:219  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_583_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:220  %brmerge40_demorgan_i_327 = and i1 %tmp_2101, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_327"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:221  %tmp9_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_327

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:222  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:223  %underflow_4 = and i1 %tmp_2098, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:224  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="carry_54_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:247  %tmp_2107 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2107"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:249  %Range1_all_ones_5 = icmp eq i2 %tmp_253, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="carry_54_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:250  %Range1_all_zeros_5 = icmp eq i2 %tmp_253, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:251  %deleted_zeros_5 = select i1 %carry_54_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="carry_54_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %tmp_581_5 = xor i1 %tmp_2107, true

]]></Node>
<StgValue><ssdm name="tmp_581_5"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="carry_54_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %p_41_i_i_5 = and i1 %tmp_2103, %tmp_581_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:254  %deleted_ones_5 = select i1 %carry_54_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %p_38_i_i_5 = and i1 %carry_54_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:256  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:257  %brmerge_i_i_5 = or i1 %tmp_2106, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:258  %tmp_583_5 = xor i1 %tmp_2103, true

]]></Node>
<StgValue><ssdm name="tmp_583_5"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:259  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_583_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:260  %brmerge40_demorgan_i_328 = and i1 %tmp_2106, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_328"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:261  %tmp11_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_328

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:262  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:263  %underflow_5 = and i1 %tmp_2103, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:264  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="carry_54_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:287  %tmp_2112 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2112"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:289  %Range1_all_ones_6 = icmp eq i2 %tmp_254, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="carry_54_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:290  %Range1_all_zeros_6 = icmp eq i2 %tmp_254, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:291  %deleted_zeros_6 = select i1 %carry_54_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="carry_54_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:292  %tmp_581_6 = xor i1 %tmp_2112, true

]]></Node>
<StgValue><ssdm name="tmp_581_6"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="carry_54_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:293  %p_41_i_i_6 = and i1 %tmp_2108, %tmp_581_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:294  %deleted_ones_6 = select i1 %carry_54_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:295  %p_38_i_i_6 = and i1 %carry_54_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:296  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:297  %brmerge_i_i_6 = or i1 %tmp_2111, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:298  %tmp_583_6 = xor i1 %tmp_2108, true

]]></Node>
<StgValue><ssdm name="tmp_583_6"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:299  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_583_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:300  %brmerge40_demorgan_i_329 = and i1 %tmp_2111, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_329"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:301  %tmp13_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_329

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:302  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:303  %underflow_6 = and i1 %tmp_2108, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:304  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="carry_54_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:327  %tmp_2117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_181_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2117"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:329  %Range1_all_ones_7 = icmp eq i2 %tmp_255, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="carry_54_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:330  %Range1_all_zeros_7 = icmp eq i2 %tmp_255, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:331  %deleted_zeros_7 = select i1 %carry_54_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="carry_54_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:332  %tmp_581_7 = xor i1 %tmp_2117, true

]]></Node>
<StgValue><ssdm name="tmp_581_7"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="carry_54_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:333  %p_41_i_i_7 = and i1 %tmp_2113, %tmp_581_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:334  %deleted_ones_7 = select i1 %carry_54_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:335  %p_38_i_i_7 = and i1 %carry_54_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:336  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:337  %brmerge_i_i_7 = or i1 %tmp_2116, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:338  %tmp_583_7 = xor i1 %tmp_2113, true

]]></Node>
<StgValue><ssdm name="tmp_583_7"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:339  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_583_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:340  %brmerge40_demorgan_i_330 = and i1 %tmp_2116, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_330"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:341  %tmp15_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_330

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:342  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:343  %underflow_7 = and i1 %tmp_2113, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:344  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="541" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %underflow_not = or i1 %tmp2, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67  %p_Val2_183_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_75

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:68  %p_Val2_s_480 = select i1 %underflow, i8 -128, i8 %p_Val2_75

]]></Node>
<StgValue><ssdm name="p_Val2_s_480"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:69  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_183_mux, i8 %p_Val2_s_480

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:70  store i8 %this_assign_1, i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %tmp4 = or i1 %brmerge40_demorgan_i_331, %tmp_583_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %underflow_not_1 = or i1 %tmp4, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:107  %p_Val2_183_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_183_1

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_1"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:108  %p_Val2_183_1_481 = select i1 %underflow_1, i8 -128, i8 %p_Val2_183_1

]]></Node>
<StgValue><ssdm name="p_Val2_183_1_481"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:109  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_183_mux_1, i8 %p_Val2_183_1_481

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:110  store i8 %this_assign_1_1, i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:145  %tmp6 = or i1 %brmerge40_demorgan_i_325, %tmp_583_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %underflow_not_2 = or i1 %tmp6, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:147  %p_Val2_183_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_183_2

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_2"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:148  %p_Val2_183_2_482 = select i1 %underflow_2, i8 -128, i8 %p_Val2_183_2

]]></Node>
<StgValue><ssdm name="p_Val2_183_2_482"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:149  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_183_mux_2, i8 %p_Val2_183_2_482

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:150  store i8 %this_assign_1_2, i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:185  %tmp8 = or i1 %brmerge40_demorgan_i_326, %tmp_583_3

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:186  %underflow_not_3 = or i1 %tmp8, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:187  %p_Val2_183_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_183_3

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_3"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:188  %p_Val2_183_3_483 = select i1 %underflow_3, i8 -128, i8 %p_Val2_183_3

]]></Node>
<StgValue><ssdm name="p_Val2_183_3_483"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:189  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_183_mux_3, i8 %p_Val2_183_3_483

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:190  store i8 %this_assign_1_3, i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:225  %tmp10 = or i1 %brmerge40_demorgan_i_327, %tmp_583_4

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:226  %underflow_not_4 = or i1 %tmp10, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:227  %p_Val2_183_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_183_4

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_4"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:228  %p_Val2_183_4_484 = select i1 %underflow_4, i8 -128, i8 %p_Val2_183_4

]]></Node>
<StgValue><ssdm name="p_Val2_183_4_484"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:229  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_183_mux_4, i8 %p_Val2_183_4_484

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:230  store i8 %this_assign_1_4, i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:265  %tmp12 = or i1 %brmerge40_demorgan_i_328, %tmp_583_5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:266  %underflow_not_5 = or i1 %tmp12, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:267  %p_Val2_183_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_183_5

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_5"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:268  %p_Val2_183_5_485 = select i1 %underflow_5, i8 -128, i8 %p_Val2_183_5

]]></Node>
<StgValue><ssdm name="p_Val2_183_5_485"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:269  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_183_mux_5, i8 %p_Val2_183_5_485

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:270  store i8 %this_assign_1_5, i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:305  %tmp14 = or i1 %brmerge40_demorgan_i_329, %tmp_583_6

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:306  %underflow_not_6 = or i1 %tmp14, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:307  %p_Val2_183_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_183_6

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_6"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:308  %p_Val2_183_6_486 = select i1 %underflow_6, i8 -128, i8 %p_Val2_183_6

]]></Node>
<StgValue><ssdm name="p_Val2_183_6_486"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:309  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_183_mux_6, i8 %p_Val2_183_6_486

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:310  store i8 %this_assign_1_6, i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:345  %tmp16 = or i1 %brmerge40_demorgan_i_330, %tmp_583_7

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:346  %underflow_not_7 = or i1 %tmp16, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:347  %p_Val2_183_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_183_7

]]></Node>
<StgValue><ssdm name="p_Val2_183_mux_7"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:348  %p_Val2_183_7_487 = select i1 %underflow_7, i8 -128, i8 %p_Val2_183_7

]]></Node>
<StgValue><ssdm name="p_Val2_183_7_487"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:349  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_183_mux_7, i8 %p_Val2_183_7_487

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:350  store i8 %this_assign_1_7, i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:352  br label %.preheader79.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten11 = phi i14 [ %indvar_flatten_next2, %._crit_edge88 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i10 [ %arrayNo8_mid2_v, %._crit_edge88 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten12 = phi i6 [ %indvar_flatten_next1_7, %._crit_edge88 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %j_2 = phi i3 [ %j_2_cast_mid2, %._crit_edge88 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %k_1 = phi i3 [ %k_3, %._crit_edge88 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:5  %exitcond_flatten16 = icmp eq i14 %indvar_flatten11, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten16"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %indvar_flatten_next2 = add i14 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten16, label %2, label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader78:0  %i_5 = add i10 1, %i_2

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader78:2  %exitcond_flatten17 = icmp eq i6 %indvar_flatten12, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten17"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader78:3  %j_2_mid = select i1 %exitcond_flatten17, i3 0, i3 %j_2

]]></Node>
<StgValue><ssdm name="j_2_mid"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader78:4  %arrayNo8_mid2_v = select i1 %exitcond_flatten17, i10 %i_5, i10 %i_2

]]></Node>
<StgValue><ssdm name="arrayNo8_mid2_v"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="10">
<![CDATA[
.preheader78:5  %tmp_2076 = trunc i10 %arrayNo8_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_2076"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader78:6  %newIndex9_cast_mid2_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %arrayNo8_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex9_cast_mid2_s"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader78:9  %not_exitcond_flatten = xor i1 %exitcond_flatten17, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader78:10  %exitcond47 = icmp eq i3 %k_1, -4

]]></Node>
<StgValue><ssdm name="exitcond47"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader78:11  %exitcond_mid = and i1 %exitcond47, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader78:13  %tmp_578 = or i1 %exitcond_mid, %exitcond_flatten17

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader78:14  %k_1_mid2 = select i1 %tmp_578, i3 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge88:2  %indvar_flatten28_op = add i6 %indvar_flatten12, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten28_op"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge88:3  %indvar_flatten_next1_7 = select i1 %exitcond_flatten17, i6 1, i6 %indvar_flatten28_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="611" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader78:12  %j_5 = add i3 1, %j_2_mid

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader78:15  %j_2_cast_mid2 = select i1 %exitcond_mid, i3 %j_5, i3 %j_2_mid

]]></Node>
<StgValue><ssdm name="j_2_cast_mid2"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader78:30  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str349)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge88:0  %empty_488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str349, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge88:1  %k_3 = add i3 %k_1_mid2, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader78:7  %tmp_577 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex9_cast_mid2_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="9">
<![CDATA[
.preheader78:8  %tmp_694_cast = zext i9 %tmp_577 to i10

]]></Node>
<StgValue><ssdm name="tmp_694_cast"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="3">
<![CDATA[
.preheader78:16  %j_2_cast_mid2_cast = zext i3 %j_2_cast_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_2_cast_mid2_cast"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader78:17  %tmp_579 = add i10 %tmp_694_cast, %j_2_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader78:18  %tmp_698_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_579, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_698_cast"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="3">
<![CDATA[
.preheader78:19  %k_1_cast_cast = zext i3 %k_1_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_1_cast_cast"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader78:20  %tmp_580 = add i12 %tmp_698_cast, %k_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="12">
<![CDATA[
.preheader78:21  %tmp_699_cast = zext i12 %tmp_580 to i32

]]></Node>
<StgValue><ssdm name="tmp_699_cast"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:22  %conv_last_output_V_0_3 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_3"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:23  %conv_last_output_V_4_3 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_3"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:24  %conv_last_output_V_6_3 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_3"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:25  %conv_last_output_V_1_3 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_3"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:26  %conv_last_output_V_5_3 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_3"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:27  %conv_last_output_V_7_3 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_3"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:28  %conv_last_output_V_2_3 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_3"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:29  %conv_last_output_V_3_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_699_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_3"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:32  %conv_last_output_V_0_4 = load i8* %conv_last_output_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:33  %conv_last_output_V_1_4 = load i8* %conv_last_output_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:34  %conv_last_output_V_2_4 = load i8* %conv_last_output_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:35  %conv_last_output_V_3_4 = load i8* %conv_last_output_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:36  %conv_last_output_V_4_4 = load i8* %conv_last_output_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:37  %conv_last_output_V_5_4 = load i8* %conv_last_output_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:38  %conv_last_output_V_6_4 = load i8* %conv_last_output_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:39  %conv_last_output_V_7_4 = load i8* %conv_last_output_V_7_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="641" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:1  %empty_489 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader78:31  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:32  %conv_last_output_V_0_4 = load i8* %conv_last_output_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:33  %conv_last_output_V_1_4 = load i8* %conv_last_output_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:34  %conv_last_output_V_2_4 = load i8* %conv_last_output_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:35  %conv_last_output_V_3_4 = load i8* %conv_last_output_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:36  %conv_last_output_V_4_4 = load i8* %conv_last_output_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:37  %conv_last_output_V_5_4 = load i8* %conv_last_output_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:38  %conv_last_output_V_6_4 = load i8* %conv_last_output_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="10">
<![CDATA[
.preheader78:39  %conv_last_output_V_7_4 = load i8* %conv_last_output_V_7_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
.preheader78:40  %tmp_243 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_4, i8 %conv_last_output_V_1_4, i8 %conv_last_output_V_2_4, i8 %conv_last_output_V_3_4, i8 %conv_last_output_V_4_4, i8 %conv_last_output_V_5_4, i8 %conv_last_output_V_6_4, i8 %conv_last_output_V_7_4, i3 %tmp_2076)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader78:41  %tmp_2077 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_243, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2077"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:42  br i1 %tmp_2077, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_2076, label %branch726 [
    i3 0, label %branch019
    i3 1, label %branch120
    i3 2, label %branch221
    i3 3, label %branch322
    i3 -4, label %branch423
    i3 -3, label %branch524
    i3 -2, label %branch625
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch625:0  store i8 0, i8* %conv_last_output_V_6_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch625:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch524:0  store i8 0, i8* %conv_last_output_V_5_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch524:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch423:0  store i8 0, i8* %conv_last_output_V_4_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch423:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch322:0  store i8 0, i8* %conv_last_output_V_3_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch322:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch221:0  store i8 0, i8* %conv_last_output_V_2_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch120:0  store i8 0, i8* %conv_last_output_V_1_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch019:0  store i8 0, i8* %conv_last_output_V_0_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch019:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch726:0  store i8 0, i8* %conv_last_output_V_7_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
<literal name="tmp_2076" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch726:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_2077" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i18:0  br label %._crit_edge88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
