// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Canny_accel,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=580,HLS_SYN_DSP=18,HLS_SYN_FF=3033,HLS_SYN_LUT=4581,HLS_VERSION=2018_3}" *)

module Canny_accel (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] img_inp_V;
wire   [31:0] img_out_V;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [31:0] low_threshold;
wire   [31:0] high_threshold;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [7:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [7:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire   [7:0] imgInput_data_V_i_q0;
wire   [7:0] imgInput_data_V_t_q0;
wire   [0:0] imgOutput_data_V_i_q0;
wire   [0:0] imgOutput_data_V_t_q0;
wire    Block_Mat_exit45_pro_U0_ap_start;
wire    Block_Mat_exit45_pro_U0_ap_done;
wire    Block_Mat_exit45_pro_U0_ap_continue;
wire    Block_Mat_exit45_pro_U0_ap_idle;
wire    Block_Mat_exit45_pro_U0_ap_ready;
wire   [31:0] Block_Mat_exit45_pro_U0_imgInput_rows_out_din;
wire    Block_Mat_exit45_pro_U0_imgInput_rows_out_write;
wire   [31:0] Block_Mat_exit45_pro_U0_imgInput_cols_out_din;
wire    Block_Mat_exit45_pro_U0_imgInput_cols_out_write;
wire   [31:0] Block_Mat_exit45_pro_U0_imgOutput_rows_out_din;
wire    Block_Mat_exit45_pro_U0_imgOutput_rows_out_write;
wire   [31:0] Block_Mat_exit45_pro_U0_imgOutput_cols_out_din;
wire    Block_Mat_exit45_pro_U0_imgOutput_cols_out_write;
wire   [31:0] Block_Mat_exit45_pro_U0_low_threshold_out_din;
wire    Block_Mat_exit45_pro_U0_low_threshold_out_write;
wire   [31:0] Block_Mat_exit45_pro_U0_img_inp_V_out_din;
wire    Block_Mat_exit45_pro_U0_img_inp_V_out_write;
wire   [31:0] Block_Mat_exit45_pro_U0_img_out_V_out_din;
wire    Block_Mat_exit45_pro_U0_img_out_V_out_write;
wire    Array2xfMat_U0_m_axi_srcPtr_V_AWVALID;
wire   [31:0] Array2xfMat_U0_m_axi_srcPtr_V_AWADDR;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_AWID;
wire   [31:0] Array2xfMat_U0_m_axi_srcPtr_V_AWLEN;
wire   [2:0] Array2xfMat_U0_m_axi_srcPtr_V_AWSIZE;
wire   [1:0] Array2xfMat_U0_m_axi_srcPtr_V_AWBURST;
wire   [1:0] Array2xfMat_U0_m_axi_srcPtr_V_AWLOCK;
wire   [3:0] Array2xfMat_U0_m_axi_srcPtr_V_AWCACHE;
wire   [2:0] Array2xfMat_U0_m_axi_srcPtr_V_AWPROT;
wire   [3:0] Array2xfMat_U0_m_axi_srcPtr_V_AWQOS;
wire   [3:0] Array2xfMat_U0_m_axi_srcPtr_V_AWREGION;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_AWUSER;
wire    Array2xfMat_U0_m_axi_srcPtr_V_WVALID;
wire   [7:0] Array2xfMat_U0_m_axi_srcPtr_V_WDATA;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_WSTRB;
wire    Array2xfMat_U0_m_axi_srcPtr_V_WLAST;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_WID;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_WUSER;
wire    Array2xfMat_U0_m_axi_srcPtr_V_ARVALID;
wire   [31:0] Array2xfMat_U0_m_axi_srcPtr_V_ARADDR;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_ARID;
wire   [31:0] Array2xfMat_U0_m_axi_srcPtr_V_ARLEN;
wire   [2:0] Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE;
wire   [1:0] Array2xfMat_U0_m_axi_srcPtr_V_ARBURST;
wire   [1:0] Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK;
wire   [3:0] Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE;
wire   [2:0] Array2xfMat_U0_m_axi_srcPtr_V_ARPROT;
wire   [3:0] Array2xfMat_U0_m_axi_srcPtr_V_ARQOS;
wire   [3:0] Array2xfMat_U0_m_axi_srcPtr_V_ARREGION;
wire   [0:0] Array2xfMat_U0_m_axi_srcPtr_V_ARUSER;
wire    Array2xfMat_U0_m_axi_srcPtr_V_RREADY;
wire    Array2xfMat_U0_m_axi_srcPtr_V_BREADY;
wire    Array2xfMat_U0_srcPtr_V_offset_read;
wire    Array2xfMat_U0_dstMat_rows_read;
wire    Array2xfMat_U0_dstMat_cols_read;
wire   [19:0] Array2xfMat_U0_dstMat_data_V_address0;
wire    Array2xfMat_U0_dstMat_data_V_ce0;
wire   [7:0] Array2xfMat_U0_dstMat_data_V_d0;
wire    Array2xfMat_U0_dstMat_data_V_we0;
wire   [19:0] Array2xfMat_U0_dstMat_data_V_address1;
wire    Array2xfMat_U0_dstMat_data_V_ce1;
wire   [7:0] Array2xfMat_U0_dstMat_data_V_d1;
wire    Array2xfMat_U0_dstMat_data_V_we1;
wire   [31:0] Array2xfMat_U0_dstMat_rows_out_din;
wire    Array2xfMat_U0_dstMat_rows_out_write;
wire   [31:0] Array2xfMat_U0_dstMat_cols_out_din;
wire    Array2xfMat_U0_dstMat_cols_out_write;
wire    Array2xfMat_U0_ap_start;
wire    Array2xfMat_U0_ap_done;
wire    Array2xfMat_U0_dstMat_data_V_full_n;
wire    Array2xfMat_U0_dstMat_data_V_write;
wire    Array2xfMat_U0_ap_ready;
wire    Array2xfMat_U0_ap_idle;
wire    Array2xfMat_U0_ap_continue;
wire    ap_channel_done_imgInput_data_V;
wire    binary_threshold_U0_ap_start;
wire    binary_threshold_U0_ap_done;
wire    binary_threshold_U0_ap_continue;
wire    binary_threshold_U0_ap_idle;
wire    binary_threshold_U0_ap_ready;
wire    binary_threshold_U0_src_rows_read;
wire    binary_threshold_U0_src_cols_read;
wire   [19:0] binary_threshold_U0_src_data_V_address0;
wire    binary_threshold_U0_src_data_V_ce0;
wire   [19:0] binary_threshold_U0_dst_data_V_address0;
wire    binary_threshold_U0_dst_data_V_ce0;
wire    binary_threshold_U0_dst_data_V_we0;
wire   [0:0] binary_threshold_U0_dst_data_V_d0;
wire    binary_threshold_U0_threshold_read;
wire    ap_channel_done_imgOutput_data_V;
wire    binary_threshold_U0_dst_data_V_full_n;
wire    xfMat2Array_U0_srcMat_rows_read;
wire    xfMat2Array_U0_srcMat_cols_read;
wire   [19:0] xfMat2Array_U0_srcMat_data_V_address0;
wire    xfMat2Array_U0_srcMat_data_V_ce0;
wire   [0:0] xfMat2Array_U0_srcMat_data_V_d0;
wire    xfMat2Array_U0_srcMat_data_V_we0;
wire   [19:0] xfMat2Array_U0_srcMat_data_V_address1;
wire    xfMat2Array_U0_srcMat_data_V_ce1;
wire   [0:0] xfMat2Array_U0_srcMat_data_V_d1;
wire    xfMat2Array_U0_srcMat_data_V_we1;
wire    xfMat2Array_U0_m_axi_dstPtr_V_AWVALID;
wire   [31:0] xfMat2Array_U0_m_axi_dstPtr_V_AWADDR;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_AWID;
wire   [31:0] xfMat2Array_U0_m_axi_dstPtr_V_AWLEN;
wire   [2:0] xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE;
wire   [1:0] xfMat2Array_U0_m_axi_dstPtr_V_AWBURST;
wire   [1:0] xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK;
wire   [3:0] xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE;
wire   [2:0] xfMat2Array_U0_m_axi_dstPtr_V_AWPROT;
wire   [3:0] xfMat2Array_U0_m_axi_dstPtr_V_AWQOS;
wire   [3:0] xfMat2Array_U0_m_axi_dstPtr_V_AWREGION;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_AWUSER;
wire    xfMat2Array_U0_m_axi_dstPtr_V_WVALID;
wire   [7:0] xfMat2Array_U0_m_axi_dstPtr_V_WDATA;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_WSTRB;
wire    xfMat2Array_U0_m_axi_dstPtr_V_WLAST;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_WID;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_WUSER;
wire    xfMat2Array_U0_m_axi_dstPtr_V_ARVALID;
wire   [31:0] xfMat2Array_U0_m_axi_dstPtr_V_ARADDR;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_ARID;
wire   [31:0] xfMat2Array_U0_m_axi_dstPtr_V_ARLEN;
wire   [2:0] xfMat2Array_U0_m_axi_dstPtr_V_ARSIZE;
wire   [1:0] xfMat2Array_U0_m_axi_dstPtr_V_ARBURST;
wire   [1:0] xfMat2Array_U0_m_axi_dstPtr_V_ARLOCK;
wire   [3:0] xfMat2Array_U0_m_axi_dstPtr_V_ARCACHE;
wire   [2:0] xfMat2Array_U0_m_axi_dstPtr_V_ARPROT;
wire   [3:0] xfMat2Array_U0_m_axi_dstPtr_V_ARQOS;
wire   [3:0] xfMat2Array_U0_m_axi_dstPtr_V_ARREGION;
wire   [0:0] xfMat2Array_U0_m_axi_dstPtr_V_ARUSER;
wire    xfMat2Array_U0_m_axi_dstPtr_V_RREADY;
wire    xfMat2Array_U0_m_axi_dstPtr_V_BREADY;
wire    xfMat2Array_U0_dstPtr_V_offset_read;
wire    xfMat2Array_U0_srcMat_data_V_read;
wire    xfMat2Array_U0_ap_start;
wire    xfMat2Array_U0_ap_done;
wire    xfMat2Array_U0_ap_ready;
wire    xfMat2Array_U0_ap_idle;
wire    xfMat2Array_U0_ap_continue;
wire    ap_sync_continue;
wire    imgInput_data_V_i_full_n;
wire    imgInput_data_V_t_empty_n;
wire    imgOutput_data_V_i_full_n;
wire    imgOutput_data_V_t_empty_n;
wire    imgInput_rows_c_full_n;
wire   [31:0] imgInput_rows_c_dout;
wire    imgInput_rows_c_empty_n;
wire    imgInput_cols_c_full_n;
wire   [31:0] imgInput_cols_c_dout;
wire    imgInput_cols_c_empty_n;
wire    imgOutput_rows_c_full_n;
wire   [31:0] imgOutput_rows_c_dout;
wire    imgOutput_rows_c_empty_n;
wire    imgOutput_cols_c_full_n;
wire   [31:0] imgOutput_cols_c_dout;
wire    imgOutput_cols_c_empty_n;
wire    low_threshold_c_full_n;
wire   [31:0] low_threshold_c_dout;
wire    low_threshold_c_empty_n;
wire    img_inp_V_c_full_n;
wire   [31:0] img_inp_V_c_dout;
wire    img_inp_V_c_empty_n;
wire    img_out_V_c_full_n;
wire   [31:0] img_out_V_c_dout;
wire    img_out_V_c_empty_n;
wire    imgInput_rows_c13_full_n;
wire   [31:0] imgInput_rows_c13_dout;
wire    imgInput_rows_c13_empty_n;
wire    imgInput_cols_c14_full_n;
wire   [31:0] imgInput_cols_c14_dout;
wire    imgInput_cols_c14_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready;
wire    ap_sync_Block_Mat_exit45_pro_U0_ap_ready;
reg   [1:0] Block_Mat_exit45_pro_U0_ap_ready_count;
reg    ap_sync_reg_Array2xfMat_U0_ap_ready;
wire    ap_sync_Array2xfMat_U0_ap_ready;
reg   [1:0] Array2xfMat_U0_ap_ready_count;
wire    Block_Mat_exit45_pro_U0_start_full_n;
wire    Block_Mat_exit45_pro_U0_start_write;
wire    Array2xfMat_U0_start_full_n;
wire    Array2xfMat_U0_start_write;
wire    binary_threshold_U0_start_full_n;
wire    binary_threshold_U0_start_write;
wire    xfMat2Array_U0_start_full_n;
wire    xfMat2Array_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready = 1'b0;
#0 Block_Mat_exit45_pro_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Array2xfMat_U0_ap_ready = 1'b0;
#0 Array2xfMat_U0_ap_ready_count = 2'd0;
end

Canny_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
Canny_accel_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .img_inp_V(img_inp_V),
    .img_out_V(img_out_V),
    .rows(rows),
    .cols(cols),
    .low_threshold(low_threshold),
    .high_threshold(high_threshold)
);

Canny_accel_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
Canny_accel_gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Array2xfMat_U0_m_axi_srcPtr_V_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(Array2xfMat_U0_m_axi_srcPtr_V_ARADDR),
    .I_ARID(Array2xfMat_U0_m_axi_srcPtr_V_ARID),
    .I_ARLEN(Array2xfMat_U0_m_axi_srcPtr_V_ARLEN),
    .I_ARSIZE(Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE),
    .I_ARLOCK(Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK),
    .I_ARCACHE(Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE),
    .I_ARQOS(Array2xfMat_U0_m_axi_srcPtr_V_ARQOS),
    .I_ARPROT(Array2xfMat_U0_m_axi_srcPtr_V_ARPROT),
    .I_ARUSER(Array2xfMat_U0_m_axi_srcPtr_V_ARUSER),
    .I_ARBURST(Array2xfMat_U0_m_axi_srcPtr_V_ARBURST),
    .I_ARREGION(Array2xfMat_U0_m_axi_srcPtr_V_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(Array2xfMat_U0_m_axi_srcPtr_V_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

Canny_accel_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
Canny_accel_gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(xfMat2Array_U0_m_axi_dstPtr_V_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(xfMat2Array_U0_m_axi_dstPtr_V_AWADDR),
    .I_AWID(xfMat2Array_U0_m_axi_dstPtr_V_AWID),
    .I_AWLEN(xfMat2Array_U0_m_axi_dstPtr_V_AWLEN),
    .I_AWSIZE(xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE),
    .I_AWLOCK(xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK),
    .I_AWCACHE(xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE),
    .I_AWQOS(xfMat2Array_U0_m_axi_dstPtr_V_AWQOS),
    .I_AWPROT(xfMat2Array_U0_m_axi_dstPtr_V_AWPROT),
    .I_AWUSER(xfMat2Array_U0_m_axi_dstPtr_V_AWUSER),
    .I_AWBURST(xfMat2Array_U0_m_axi_dstPtr_V_AWBURST),
    .I_AWREGION(xfMat2Array_U0_m_axi_dstPtr_V_AWREGION),
    .I_WVALID(xfMat2Array_U0_m_axi_dstPtr_V_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(xfMat2Array_U0_m_axi_dstPtr_V_WDATA),
    .I_WID(xfMat2Array_U0_m_axi_dstPtr_V_WID),
    .I_WUSER(xfMat2Array_U0_m_axi_dstPtr_V_WUSER),
    .I_WLAST(xfMat2Array_U0_m_axi_dstPtr_V_WLAST),
    .I_WSTRB(xfMat2Array_U0_m_axi_dstPtr_V_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(xfMat2Array_U0_m_axi_dstPtr_V_BREADY),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

Canny_accel_imgIndEe #(
    .DataWidth( 8 ),
    .AddressRange( 921600 ),
    .AddressWidth( 20 ))
imgInput_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Array2xfMat_U0_dstMat_data_V_address0),
    .i_ce0(Array2xfMat_U0_dstMat_data_V_ce0),
    .i_we0(Array2xfMat_U0_dstMat_data_V_we0),
    .i_d0(Array2xfMat_U0_dstMat_data_V_d0),
    .i_q0(imgInput_data_V_i_q0),
    .t_address0(binary_threshold_U0_src_data_V_address0),
    .t_ce0(binary_threshold_U0_src_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(imgInput_data_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(imgInput_data_V_i_full_n),
    .i_write(Array2xfMat_U0_ap_done),
    .t_empty_n(imgInput_data_V_t_empty_n),
    .t_read(binary_threshold_U0_ap_ready)
);

Canny_accel_imgOueOg #(
    .DataWidth( 1 ),
    .AddressRange( 921600 ),
    .AddressWidth( 20 ))
imgOutput_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(binary_threshold_U0_dst_data_V_address0),
    .i_ce0(binary_threshold_U0_dst_data_V_ce0),
    .i_we0(binary_threshold_U0_dst_data_V_we0),
    .i_d0(binary_threshold_U0_dst_data_V_d0),
    .i_q0(imgOutput_data_V_i_q0),
    .t_address0(xfMat2Array_U0_srcMat_data_V_address0),
    .t_ce0(xfMat2Array_U0_srcMat_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(imgOutput_data_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(imgOutput_data_V_i_full_n),
    .i_write(binary_threshold_U0_ap_done),
    .t_empty_n(imgOutput_data_V_t_empty_n),
    .t_read(xfMat2Array_U0_ap_ready)
);

Block_Mat_exit45_pro Block_Mat_exit45_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit45_pro_U0_ap_start),
    .ap_done(Block_Mat_exit45_pro_U0_ap_done),
    .ap_continue(Block_Mat_exit45_pro_U0_ap_continue),
    .ap_idle(Block_Mat_exit45_pro_U0_ap_idle),
    .ap_ready(Block_Mat_exit45_pro_U0_ap_ready),
    .rows(rows),
    .cols(cols),
    .low_threshold(low_threshold),
    .imgInput_rows_out_din(Block_Mat_exit45_pro_U0_imgInput_rows_out_din),
    .imgInput_rows_out_full_n(imgInput_rows_c_full_n),
    .imgInput_rows_out_write(Block_Mat_exit45_pro_U0_imgInput_rows_out_write),
    .imgInput_cols_out_din(Block_Mat_exit45_pro_U0_imgInput_cols_out_din),
    .imgInput_cols_out_full_n(imgInput_cols_c_full_n),
    .imgInput_cols_out_write(Block_Mat_exit45_pro_U0_imgInput_cols_out_write),
    .imgOutput_rows_out_din(Block_Mat_exit45_pro_U0_imgOutput_rows_out_din),
    .imgOutput_rows_out_full_n(imgOutput_rows_c_full_n),
    .imgOutput_rows_out_write(Block_Mat_exit45_pro_U0_imgOutput_rows_out_write),
    .imgOutput_cols_out_din(Block_Mat_exit45_pro_U0_imgOutput_cols_out_din),
    .imgOutput_cols_out_full_n(imgOutput_cols_c_full_n),
    .imgOutput_cols_out_write(Block_Mat_exit45_pro_U0_imgOutput_cols_out_write),
    .low_threshold_out_din(Block_Mat_exit45_pro_U0_low_threshold_out_din),
    .low_threshold_out_full_n(low_threshold_c_full_n),
    .low_threshold_out_write(Block_Mat_exit45_pro_U0_low_threshold_out_write),
    .img_inp_V(img_inp_V),
    .img_out_V(img_out_V),
    .img_inp_V_out_din(Block_Mat_exit45_pro_U0_img_inp_V_out_din),
    .img_inp_V_out_full_n(img_inp_V_c_full_n),
    .img_inp_V_out_write(Block_Mat_exit45_pro_U0_img_inp_V_out_write),
    .img_out_V_out_din(Block_Mat_exit45_pro_U0_img_out_V_out_din),
    .img_out_V_out_full_n(img_out_V_c_full_n),
    .img_out_V_out_write(Block_Mat_exit45_pro_U0_img_out_V_out_write)
);

Array2xfMat Array2xfMat_U0(
    .m_axi_srcPtr_V_AWVALID(Array2xfMat_U0_m_axi_srcPtr_V_AWVALID),
    .m_axi_srcPtr_V_AWREADY(1'b0),
    .m_axi_srcPtr_V_AWADDR(Array2xfMat_U0_m_axi_srcPtr_V_AWADDR),
    .m_axi_srcPtr_V_AWID(Array2xfMat_U0_m_axi_srcPtr_V_AWID),
    .m_axi_srcPtr_V_AWLEN(Array2xfMat_U0_m_axi_srcPtr_V_AWLEN),
    .m_axi_srcPtr_V_AWSIZE(Array2xfMat_U0_m_axi_srcPtr_V_AWSIZE),
    .m_axi_srcPtr_V_AWBURST(Array2xfMat_U0_m_axi_srcPtr_V_AWBURST),
    .m_axi_srcPtr_V_AWLOCK(Array2xfMat_U0_m_axi_srcPtr_V_AWLOCK),
    .m_axi_srcPtr_V_AWCACHE(Array2xfMat_U0_m_axi_srcPtr_V_AWCACHE),
    .m_axi_srcPtr_V_AWPROT(Array2xfMat_U0_m_axi_srcPtr_V_AWPROT),
    .m_axi_srcPtr_V_AWQOS(Array2xfMat_U0_m_axi_srcPtr_V_AWQOS),
    .m_axi_srcPtr_V_AWREGION(Array2xfMat_U0_m_axi_srcPtr_V_AWREGION),
    .m_axi_srcPtr_V_AWUSER(Array2xfMat_U0_m_axi_srcPtr_V_AWUSER),
    .m_axi_srcPtr_V_WVALID(Array2xfMat_U0_m_axi_srcPtr_V_WVALID),
    .m_axi_srcPtr_V_WREADY(1'b0),
    .m_axi_srcPtr_V_WDATA(Array2xfMat_U0_m_axi_srcPtr_V_WDATA),
    .m_axi_srcPtr_V_WSTRB(Array2xfMat_U0_m_axi_srcPtr_V_WSTRB),
    .m_axi_srcPtr_V_WLAST(Array2xfMat_U0_m_axi_srcPtr_V_WLAST),
    .m_axi_srcPtr_V_WID(Array2xfMat_U0_m_axi_srcPtr_V_WID),
    .m_axi_srcPtr_V_WUSER(Array2xfMat_U0_m_axi_srcPtr_V_WUSER),
    .m_axi_srcPtr_V_ARVALID(Array2xfMat_U0_m_axi_srcPtr_V_ARVALID),
    .m_axi_srcPtr_V_ARREADY(gmem0_ARREADY),
    .m_axi_srcPtr_V_ARADDR(Array2xfMat_U0_m_axi_srcPtr_V_ARADDR),
    .m_axi_srcPtr_V_ARID(Array2xfMat_U0_m_axi_srcPtr_V_ARID),
    .m_axi_srcPtr_V_ARLEN(Array2xfMat_U0_m_axi_srcPtr_V_ARLEN),
    .m_axi_srcPtr_V_ARSIZE(Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE),
    .m_axi_srcPtr_V_ARBURST(Array2xfMat_U0_m_axi_srcPtr_V_ARBURST),
    .m_axi_srcPtr_V_ARLOCK(Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK),
    .m_axi_srcPtr_V_ARCACHE(Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE),
    .m_axi_srcPtr_V_ARPROT(Array2xfMat_U0_m_axi_srcPtr_V_ARPROT),
    .m_axi_srcPtr_V_ARQOS(Array2xfMat_U0_m_axi_srcPtr_V_ARQOS),
    .m_axi_srcPtr_V_ARREGION(Array2xfMat_U0_m_axi_srcPtr_V_ARREGION),
    .m_axi_srcPtr_V_ARUSER(Array2xfMat_U0_m_axi_srcPtr_V_ARUSER),
    .m_axi_srcPtr_V_RVALID(gmem0_RVALID),
    .m_axi_srcPtr_V_RREADY(Array2xfMat_U0_m_axi_srcPtr_V_RREADY),
    .m_axi_srcPtr_V_RDATA(gmem0_RDATA),
    .m_axi_srcPtr_V_RLAST(gmem0_RLAST),
    .m_axi_srcPtr_V_RID(gmem0_RID),
    .m_axi_srcPtr_V_RUSER(gmem0_RUSER),
    .m_axi_srcPtr_V_RRESP(gmem0_RRESP),
    .m_axi_srcPtr_V_BVALID(1'b0),
    .m_axi_srcPtr_V_BREADY(Array2xfMat_U0_m_axi_srcPtr_V_BREADY),
    .m_axi_srcPtr_V_BRESP(2'd0),
    .m_axi_srcPtr_V_BID(1'd0),
    .m_axi_srcPtr_V_BUSER(1'd0),
    .srcPtr_V_offset_dout(img_inp_V_c_dout),
    .srcPtr_V_offset_empty_n(img_inp_V_c_empty_n),
    .srcPtr_V_offset_read(Array2xfMat_U0_srcPtr_V_offset_read),
    .dstMat_rows_dout(imgInput_rows_c_dout),
    .dstMat_rows_empty_n(imgInput_rows_c_empty_n),
    .dstMat_rows_read(Array2xfMat_U0_dstMat_rows_read),
    .dstMat_cols_dout(imgInput_cols_c_dout),
    .dstMat_cols_empty_n(imgInput_cols_c_empty_n),
    .dstMat_cols_read(Array2xfMat_U0_dstMat_cols_read),
    .dstMat_data_V_address0(Array2xfMat_U0_dstMat_data_V_address0),
    .dstMat_data_V_ce0(Array2xfMat_U0_dstMat_data_V_ce0),
    .dstMat_data_V_d0(Array2xfMat_U0_dstMat_data_V_d0),
    .dstMat_data_V_q0(8'd0),
    .dstMat_data_V_we0(Array2xfMat_U0_dstMat_data_V_we0),
    .dstMat_data_V_address1(Array2xfMat_U0_dstMat_data_V_address1),
    .dstMat_data_V_ce1(Array2xfMat_U0_dstMat_data_V_ce1),
    .dstMat_data_V_d1(Array2xfMat_U0_dstMat_data_V_d1),
    .dstMat_data_V_q1(8'd0),
    .dstMat_data_V_we1(Array2xfMat_U0_dstMat_data_V_we1),
    .dstMat_rows_out_din(Array2xfMat_U0_dstMat_rows_out_din),
    .dstMat_rows_out_full_n(imgInput_rows_c13_full_n),
    .dstMat_rows_out_write(Array2xfMat_U0_dstMat_rows_out_write),
    .dstMat_cols_out_din(Array2xfMat_U0_dstMat_cols_out_din),
    .dstMat_cols_out_full_n(imgInput_cols_c14_full_n),
    .dstMat_cols_out_write(Array2xfMat_U0_dstMat_cols_out_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Array2xfMat_U0_ap_start),
    .ap_done(Array2xfMat_U0_ap_done),
    .dstMat_data_V_full_n(imgInput_data_V_i_full_n),
    .dstMat_data_V_write(Array2xfMat_U0_dstMat_data_V_write),
    .ap_ready(Array2xfMat_U0_ap_ready),
    .ap_idle(Array2xfMat_U0_ap_idle),
    .ap_continue(Array2xfMat_U0_ap_continue)
);

binary_threshold binary_threshold_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(binary_threshold_U0_ap_start),
    .ap_done(binary_threshold_U0_ap_done),
    .ap_continue(binary_threshold_U0_ap_continue),
    .ap_idle(binary_threshold_U0_ap_idle),
    .ap_ready(binary_threshold_U0_ap_ready),
    .src_rows_dout(imgInput_rows_c13_dout),
    .src_rows_empty_n(imgInput_rows_c13_empty_n),
    .src_rows_read(binary_threshold_U0_src_rows_read),
    .src_cols_dout(imgInput_cols_c14_dout),
    .src_cols_empty_n(imgInput_cols_c14_empty_n),
    .src_cols_read(binary_threshold_U0_src_cols_read),
    .src_data_V_address0(binary_threshold_U0_src_data_V_address0),
    .src_data_V_ce0(binary_threshold_U0_src_data_V_ce0),
    .src_data_V_q0(imgInput_data_V_t_q0),
    .dst_data_V_address0(binary_threshold_U0_dst_data_V_address0),
    .dst_data_V_ce0(binary_threshold_U0_dst_data_V_ce0),
    .dst_data_V_we0(binary_threshold_U0_dst_data_V_we0),
    .dst_data_V_d0(binary_threshold_U0_dst_data_V_d0),
    .threshold_dout(low_threshold_c_dout),
    .threshold_empty_n(low_threshold_c_empty_n),
    .threshold_read(binary_threshold_U0_threshold_read)
);

xfMat2Array xfMat2Array_U0(
    .srcMat_rows_dout(imgOutput_rows_c_dout),
    .srcMat_rows_empty_n(imgOutput_rows_c_empty_n),
    .srcMat_rows_read(xfMat2Array_U0_srcMat_rows_read),
    .srcMat_cols_dout(imgOutput_cols_c_dout),
    .srcMat_cols_empty_n(imgOutput_cols_c_empty_n),
    .srcMat_cols_read(xfMat2Array_U0_srcMat_cols_read),
    .srcMat_data_V_address0(xfMat2Array_U0_srcMat_data_V_address0),
    .srcMat_data_V_ce0(xfMat2Array_U0_srcMat_data_V_ce0),
    .srcMat_data_V_d0(xfMat2Array_U0_srcMat_data_V_d0),
    .srcMat_data_V_q0(imgOutput_data_V_t_q0),
    .srcMat_data_V_we0(xfMat2Array_U0_srcMat_data_V_we0),
    .srcMat_data_V_address1(xfMat2Array_U0_srcMat_data_V_address1),
    .srcMat_data_V_ce1(xfMat2Array_U0_srcMat_data_V_ce1),
    .srcMat_data_V_d1(xfMat2Array_U0_srcMat_data_V_d1),
    .srcMat_data_V_q1(1'd0),
    .srcMat_data_V_we1(xfMat2Array_U0_srcMat_data_V_we1),
    .m_axi_dstPtr_V_AWVALID(xfMat2Array_U0_m_axi_dstPtr_V_AWVALID),
    .m_axi_dstPtr_V_AWREADY(gmem1_AWREADY),
    .m_axi_dstPtr_V_AWADDR(xfMat2Array_U0_m_axi_dstPtr_V_AWADDR),
    .m_axi_dstPtr_V_AWID(xfMat2Array_U0_m_axi_dstPtr_V_AWID),
    .m_axi_dstPtr_V_AWLEN(xfMat2Array_U0_m_axi_dstPtr_V_AWLEN),
    .m_axi_dstPtr_V_AWSIZE(xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE),
    .m_axi_dstPtr_V_AWBURST(xfMat2Array_U0_m_axi_dstPtr_V_AWBURST),
    .m_axi_dstPtr_V_AWLOCK(xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK),
    .m_axi_dstPtr_V_AWCACHE(xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE),
    .m_axi_dstPtr_V_AWPROT(xfMat2Array_U0_m_axi_dstPtr_V_AWPROT),
    .m_axi_dstPtr_V_AWQOS(xfMat2Array_U0_m_axi_dstPtr_V_AWQOS),
    .m_axi_dstPtr_V_AWREGION(xfMat2Array_U0_m_axi_dstPtr_V_AWREGION),
    .m_axi_dstPtr_V_AWUSER(xfMat2Array_U0_m_axi_dstPtr_V_AWUSER),
    .m_axi_dstPtr_V_WVALID(xfMat2Array_U0_m_axi_dstPtr_V_WVALID),
    .m_axi_dstPtr_V_WREADY(gmem1_WREADY),
    .m_axi_dstPtr_V_WDATA(xfMat2Array_U0_m_axi_dstPtr_V_WDATA),
    .m_axi_dstPtr_V_WSTRB(xfMat2Array_U0_m_axi_dstPtr_V_WSTRB),
    .m_axi_dstPtr_V_WLAST(xfMat2Array_U0_m_axi_dstPtr_V_WLAST),
    .m_axi_dstPtr_V_WID(xfMat2Array_U0_m_axi_dstPtr_V_WID),
    .m_axi_dstPtr_V_WUSER(xfMat2Array_U0_m_axi_dstPtr_V_WUSER),
    .m_axi_dstPtr_V_ARVALID(xfMat2Array_U0_m_axi_dstPtr_V_ARVALID),
    .m_axi_dstPtr_V_ARREADY(1'b0),
    .m_axi_dstPtr_V_ARADDR(xfMat2Array_U0_m_axi_dstPtr_V_ARADDR),
    .m_axi_dstPtr_V_ARID(xfMat2Array_U0_m_axi_dstPtr_V_ARID),
    .m_axi_dstPtr_V_ARLEN(xfMat2Array_U0_m_axi_dstPtr_V_ARLEN),
    .m_axi_dstPtr_V_ARSIZE(xfMat2Array_U0_m_axi_dstPtr_V_ARSIZE),
    .m_axi_dstPtr_V_ARBURST(xfMat2Array_U0_m_axi_dstPtr_V_ARBURST),
    .m_axi_dstPtr_V_ARLOCK(xfMat2Array_U0_m_axi_dstPtr_V_ARLOCK),
    .m_axi_dstPtr_V_ARCACHE(xfMat2Array_U0_m_axi_dstPtr_V_ARCACHE),
    .m_axi_dstPtr_V_ARPROT(xfMat2Array_U0_m_axi_dstPtr_V_ARPROT),
    .m_axi_dstPtr_V_ARQOS(xfMat2Array_U0_m_axi_dstPtr_V_ARQOS),
    .m_axi_dstPtr_V_ARREGION(xfMat2Array_U0_m_axi_dstPtr_V_ARREGION),
    .m_axi_dstPtr_V_ARUSER(xfMat2Array_U0_m_axi_dstPtr_V_ARUSER),
    .m_axi_dstPtr_V_RVALID(1'b0),
    .m_axi_dstPtr_V_RREADY(xfMat2Array_U0_m_axi_dstPtr_V_RREADY),
    .m_axi_dstPtr_V_RDATA(8'd0),
    .m_axi_dstPtr_V_RLAST(1'b0),
    .m_axi_dstPtr_V_RID(1'd0),
    .m_axi_dstPtr_V_RUSER(1'd0),
    .m_axi_dstPtr_V_RRESP(2'd0),
    .m_axi_dstPtr_V_BVALID(gmem1_BVALID),
    .m_axi_dstPtr_V_BREADY(xfMat2Array_U0_m_axi_dstPtr_V_BREADY),
    .m_axi_dstPtr_V_BRESP(gmem1_BRESP),
    .m_axi_dstPtr_V_BID(gmem1_BID),
    .m_axi_dstPtr_V_BUSER(gmem1_BUSER),
    .dstPtr_V_offset_dout(img_out_V_c_dout),
    .dstPtr_V_offset_empty_n(img_out_V_c_empty_n),
    .dstPtr_V_offset_read(xfMat2Array_U0_dstPtr_V_offset_read),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .srcMat_data_V_empty_n(1'b0),
    .srcMat_data_V_read(xfMat2Array_U0_srcMat_data_V_read),
    .ap_start(xfMat2Array_U0_ap_start),
    .ap_done(xfMat2Array_U0_ap_done),
    .ap_ready(xfMat2Array_U0_ap_ready),
    .ap_idle(xfMat2Array_U0_ap_idle),
    .ap_continue(xfMat2Array_U0_ap_continue)
);

fifo_w32_d2_A_x_x imgInput_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_imgInput_rows_out_din),
    .if_full_n(imgInput_rows_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_imgInput_rows_out_write),
    .if_dout(imgInput_rows_c_dout),
    .if_empty_n(imgInput_rows_c_empty_n),
    .if_read(Array2xfMat_U0_dstMat_rows_read)
);

fifo_w32_d2_A_x_x imgInput_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_imgInput_cols_out_din),
    .if_full_n(imgInput_cols_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_imgInput_cols_out_write),
    .if_dout(imgInput_cols_c_dout),
    .if_empty_n(imgInput_cols_c_empty_n),
    .if_read(Array2xfMat_U0_dstMat_cols_read)
);

fifo_w32_d4_A imgOutput_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_imgOutput_rows_out_din),
    .if_full_n(imgOutput_rows_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_imgOutput_rows_out_write),
    .if_dout(imgOutput_rows_c_dout),
    .if_empty_n(imgOutput_rows_c_empty_n),
    .if_read(xfMat2Array_U0_srcMat_rows_read)
);

fifo_w32_d4_A imgOutput_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_imgOutput_cols_out_din),
    .if_full_n(imgOutput_cols_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_imgOutput_cols_out_write),
    .if_dout(imgOutput_cols_c_dout),
    .if_empty_n(imgOutput_cols_c_empty_n),
    .if_read(xfMat2Array_U0_srcMat_cols_read)
);

fifo_w32_d3_A low_threshold_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_low_threshold_out_din),
    .if_full_n(low_threshold_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_low_threshold_out_write),
    .if_dout(low_threshold_c_dout),
    .if_empty_n(low_threshold_c_empty_n),
    .if_read(binary_threshold_U0_threshold_read)
);

fifo_w32_d2_A_x_x img_inp_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_img_inp_V_out_din),
    .if_full_n(img_inp_V_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_img_inp_V_out_write),
    .if_dout(img_inp_V_c_dout),
    .if_empty_n(img_inp_V_c_empty_n),
    .if_read(Array2xfMat_U0_srcPtr_V_offset_read)
);

fifo_w32_d4_A img_out_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit45_pro_U0_img_out_V_out_din),
    .if_full_n(img_out_V_c_full_n),
    .if_write(Block_Mat_exit45_pro_U0_img_out_V_out_write),
    .if_dout(img_out_V_c_dout),
    .if_empty_n(img_out_V_c_empty_n),
    .if_read(xfMat2Array_U0_dstPtr_V_offset_read)
);

fifo_w32_d2_A_x_x imgInput_rows_c13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2xfMat_U0_dstMat_rows_out_din),
    .if_full_n(imgInput_rows_c13_full_n),
    .if_write(Array2xfMat_U0_dstMat_rows_out_write),
    .if_dout(imgInput_rows_c13_dout),
    .if_empty_n(imgInput_rows_c13_empty_n),
    .if_read(binary_threshold_U0_src_rows_read)
);

fifo_w32_d2_A_x_x imgInput_cols_c14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2xfMat_U0_dstMat_cols_out_din),
    .if_full_n(imgInput_cols_c14_full_n),
    .if_write(Array2xfMat_U0_dstMat_cols_out_write),
    .if_dout(imgInput_cols_c14_dout),
    .if_empty_n(imgInput_cols_c14_empty_n),
    .if_read(binary_threshold_U0_src_cols_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Array2xfMat_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Array2xfMat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Array2xfMat_U0_ap_ready <= ap_sync_Array2xfMat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready <= ap_sync_Block_Mat_exit45_pro_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Array2xfMat_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Array2xfMat_U0_ap_ready_count <= (Array2xfMat_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Array2xfMat_U0_ap_ready))) begin
        Array2xfMat_U0_ap_ready_count <= (Array2xfMat_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Block_Mat_exit45_pro_U0_ap_ready))) begin
        Block_Mat_exit45_pro_U0_ap_ready_count <= (Block_Mat_exit45_pro_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Block_Mat_exit45_pro_U0_ap_ready))) begin
        Block_Mat_exit45_pro_U0_ap_ready_count <= (Block_Mat_exit45_pro_U0_ap_ready_count + 2'd1);
    end
end

assign Array2xfMat_U0_ap_continue = Array2xfMat_U0_dstMat_data_V_full_n;

assign Array2xfMat_U0_ap_start = ((ap_sync_reg_Array2xfMat_U0_ap_ready ^ 1'b1) & ap_start);

assign Array2xfMat_U0_dstMat_data_V_full_n = imgInput_data_V_i_full_n;

assign Array2xfMat_U0_start_full_n = 1'b1;

assign Array2xfMat_U0_start_write = 1'b0;

assign Block_Mat_exit45_pro_U0_ap_continue = 1'b1;

assign Block_Mat_exit45_pro_U0_ap_start = ((ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_Mat_exit45_pro_U0_start_full_n = 1'b1;

assign Block_Mat_exit45_pro_U0_start_write = 1'b0;

assign ap_channel_done_imgInput_data_V = Array2xfMat_U0_ap_done;

assign ap_channel_done_imgOutput_data_V = binary_threshold_U0_ap_done;

assign ap_done = xfMat2Array_U0_ap_done;

assign ap_idle = (xfMat2Array_U0_ap_idle & (imgOutput_data_V_t_empty_n ^ 1'b1) & (imgInput_data_V_t_empty_n ^ 1'b1) & binary_threshold_U0_ap_idle & Block_Mat_exit45_pro_U0_ap_idle & Array2xfMat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Array2xfMat_U0_ap_ready = (ap_sync_reg_Array2xfMat_U0_ap_ready | Array2xfMat_U0_ap_ready);

assign ap_sync_Block_Mat_exit45_pro_U0_ap_ready = (ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready | Block_Mat_exit45_pro_U0_ap_ready);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = xfMat2Array_U0_ap_done;

assign ap_sync_ready = (ap_sync_Block_Mat_exit45_pro_U0_ap_ready & ap_sync_Array2xfMat_U0_ap_ready);

assign binary_threshold_U0_ap_continue = imgOutput_data_V_i_full_n;

assign binary_threshold_U0_ap_start = imgInput_data_V_t_empty_n;

assign binary_threshold_U0_dst_data_V_full_n = imgOutput_data_V_i_full_n;

assign binary_threshold_U0_start_full_n = 1'b1;

assign binary_threshold_U0_start_write = 1'b0;

assign xfMat2Array_U0_ap_continue = 1'b1;

assign xfMat2Array_U0_ap_start = imgOutput_data_V_t_empty_n;

assign xfMat2Array_U0_start_full_n = 1'b1;

assign xfMat2Array_U0_start_write = 1'b0;

endmodule //Canny_accel
