#include <gtest/gtest.h>
#include "mca_common.h"
#include "llvm/Support/TargetSelect.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCTargetOptions.h"
#include "llvm/TargetParser/Triple.h"
#include "llvm/MC/MCParser/MCAsmParser.h"
#include "llvm/MC/MCParser/MCTargetAsmParser.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/Support/MemoryBuffer.h"
#include "llvm/Support/SourceMgr.h"
#include "llvm/MC/MCObjectFileInfo.h"

using namespace llvm;

struct TestContext {
    Triple TT;
    const Target* TheTarget;
    std::unique_ptr<MCRegisterInfo> MRI;
    std::unique_ptr<MCAsmInfo> MAI;
    std::unique_ptr<MCInstrInfo> MCII;
    std::unique_ptr<MCSubtargetInfo> STI;

    TestContext() : TT("x86_64-unknown-linux-gnu") {
        std::string Error;
        TheTarget = TargetRegistry::lookupTarget(TT, Error);
        MRI.reset(TheTarget->createMCRegInfo(TT));
        MAI.reset(TheTarget->createMCAsmInfo(*MRI, TT, MCTargetOptions()));
        MCII.reset(TheTarget->createMCInstrInfo());
        STI.reset(TheTarget->createMCSubtargetInfo(TT, "haswell", ""));
    }
};

static void initLLVMX86() {
    static bool initialized = false;
    if (!initialized) {
        LLVMInitializeX86TargetInfo();
        LLVMInitializeX86Target();
        LLVMInitializeX86TargetMC();
        LLVMInitializeX86AsmParser();
        initialized = true;
    }
}

template <typename T>
static std::vector<Instr> parseAsm(const T &TC, const std::string& asm_code) {
    SourceMgr SrcMgr;
    SrcMgr.AddNewSourceBuffer(MemoryBuffer::getMemBuffer(asm_code), SMLoc());
    
    MCContext Ctx(TC.TT, *TC.MAI, *TC.MRI, *TC.STI, &SrcMgr);
    MCObjectFileInfo MOFI;
    MOFI.initMCObjectFileInfo(Ctx, /*PIC=*/false);
    Ctx.setObjectFileInfo(&MOFI);

    std::vector<Instr> instrs;
    struct TestStreamer : public MCStreamer {
        std::vector<Instr>& out;
        TestStreamer(MCContext& ctx, std::vector<Instr>& o) : MCStreamer(ctx), out(o) {}
        void emitInstruction(const MCInst& Inst, const MCSubtargetInfo& STI) override {
            Instr I; I.Inst = Inst; I.Addr = out.size() * 4;
            out.push_back(I);
        }
        bool emitSymbolAttribute(MCSymbol*, MCSymbolAttr) override { return true; }
        void emitCommonSymbol(MCSymbol*, uint64_t, Align) override {}
        void emitZerofill(MCSection*, MCSymbol*, uint64_t, Align, SMLoc) override {}
        void emitLabel(MCSymbol *Symbol, SMLoc Loc = SMLoc()) override {}
    };

    TestStreamer streamer(Ctx, instrs);
    std::unique_ptr<MCAsmParser> parser(createMCAsmParser(SrcMgr, Ctx, streamer, *TC.MAI));
    std::unique_ptr<MCTargetAsmParser> tap(TC.TheTarget->createMCAsmParser(*TC.STI, *parser, *TC.MCII));
    parser->setTargetParser(*tap);
    parser->Run(false);
    return instrs;
}

TEST(MLPTest, DependencyNone) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "mov %eax, %ebx\nmovq (%rsi), %rax\nmovq (%rdi), %rbx");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::None, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio);
    EXPECT_NEAR(val1, 1.5, 0.01);
    EXPECT_NEAR(ratio, 1.0, 0.01);
}

TEST(MLPTest, DependencyOOO) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "movq (%rdi), %rax\nmovq (%rax), %rbx");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio);
    EXPECT_NEAR(val1, 1.0, 0.01);
    EXPECT_NEAR(ratio, 0.75, 0.01);
}

TEST(MLPTest, IOBarrier) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC,
        "movq (%rdi), %rax\n"
        "movq (%rsi), %rbx\n"
        "addq $1, %rcx\n"
        "addq %rax, %rdx\n"
        "movq (%r8), %r9"
    );
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 5, DependencyKind::IO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio);
    EXPECT_NEAR(val1, 1.666, 0.01);
    EXPECT_NEAR(ratio, 0.8888, 0.01);
}

TEST(MLPTest, MaxContainingNone) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "mov %eax, %ebx\nmovq (%rsi), %rax\nmovq (%rdi), %rbx");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::None, MLPWindowAssignmentKind::MaxContaining, *TC.STI, *TC.MCII, *TC.MRI, ratio);
    EXPECT_NEAR(val1, 2.0, 0.01);
}

TEST(MLPTest, DependencyMode) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC,
        "movq (%rdi), %rax\n"
        "addq $1, %rbx\n"
        "addq %rax, %rcx\n"
        "movq (%rsi), %rdx\n"
        "subq $1, %rdx"
    );
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::Dependency, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio);
    EXPECT_NEAR(val1, 1.5, 0.01);
}

TEST(MLPTest, WindowLoopNone) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "movq (%rsi), %rax\nmovq (%rdi), %rbx");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::None, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val1, 2.0, 0.01);
}

TEST(MLPTest, WindowLoopOOO) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "movq (%rdi), %rax\nmovq (%rax), %rbx");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val1, 1.5, 0.01);
    EXPECT_NEAR(ratio, 0.75, 0.01);
}

TEST(MLPTest, PointerChasingLoopOOO) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "movq (%rax), %rax");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    X86MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val1, 1.0, 0.01);
}

struct AArch64TestContext {
    Triple TT;
    const Target* TheTarget;
    std::unique_ptr<MCRegisterInfo> MRI;
    std::unique_ptr<MCAsmInfo> MAI;
    std::unique_ptr<MCInstrInfo> MCII;
    std::unique_ptr<MCSubtargetInfo> STI;

    AArch64TestContext() : TT("aarch64-unknown-linux-gnu") {
        std::string Error;
        TheTarget = TargetRegistry::lookupTarget(TT, Error);
        MRI.reset(TheTarget->createMCRegInfo(TT));
        MAI.reset(TheTarget->createMCAsmInfo(*MRI, TT, MCTargetOptions()));
        MCII.reset(TheTarget->createMCInstrInfo());
        STI.reset(TheTarget->createMCSubtargetInfo(TT, "cortex-a76", ""));
    }
};

static void initLLVMAArch64() {
    static bool initialized = false;
    if (!initialized) {
        LLVMInitializeAArch64TargetInfo();
        LLVMInitializeAArch64Target();
        LLVMInitializeAArch64TargetMC();
        LLVMInitializeAArch64AsmParser();
        initialized = true;
    }
}

TEST(MLPTest, AArch64PointerChasingX0) {
    initLLVMAArch64();
    AArch64TestContext TC;
    auto instrs = parseAsm(TC, "ldr x0, [x0, #8]");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 2, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val1, 1.0, 0.01);
}

TEST(MLPTest, AArch64WritebackPostIndex) {
    initLLVMAArch64();
    AArch64TestContext TC;
    auto instrs = parseAsm(TC, "ldr x0, [x1], #8");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val1, 2.0, 0.01);
}

TEST(MLPTest, AArch64WritebackPostIndexRegister) {
    initLLVMAArch64();
    AArch64TestContext TC;
    auto instrs = parseAsm(TC, "ld1 {v0.16b}, [x1], x2");
    ASSERT_FALSE(instrs.empty());
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val1 = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val1, 2.0, 0.01);
}

TEST(MLPTest, X86PushPopStackAccess) {
    initLLVMX86();
    TestContext TC;
    auto instrs = parseAsm(TC, "pushq %rax\npopq %rbx");
    ASSERT_FALSE(instrs.empty());
    X86MLPAnalyzer analyzer;
    size_t loads = analyzer.countNonStackLoads(instrs, *TC.STI, *TC.MCII, *TC.MRI);
    EXPECT_EQ(loads, 0u);
}

TEST(MLPTest, AArch64MixedDependencyProp) {
    initLLVMAArch64();
    AArch64TestContext TC;
    auto instrs = parseAsm(TC, "ldr x1, [x0, #8]\nldr x2, [x0, #16]\nldr x3, [x2, #8]");
    ASSERT_EQ(instrs.size(), 3u);
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    // Without warmup, seen_base_regs is built only from within each window:
    // For i=0 (ldr x1, [x0]):
    //   step 0: ldr x1. first_load=true. count_indep=1. seen<-x0.
    //   step 1: ldr x2. hit on x0 (seen). Not counted. seen<-x0. load_dep<-x2.
    //   step 2: ldr x3. base x2 in load_dep -> is_dep=true. count_dep=1.
    //   step 3: ldr x1. hit on x0. Not counted. Total: count_indep=1.
    // For i=1 (ldr x2, [x0]):
    //   step 0: ldr x2. first_load=true. count_indep=1. seen<-x0. load_dep<-x2.
    //   step 1: ldr x3. base x2 in load_dep -> is_dep=true. count_dep=1.
    //   step 2: ldr x1. hit on x0. Not counted.
    //   step 3: ldr x2. hit on x0. Not counted. Total: count_indep=1.
    // For i=2 (ldr x3, [x2]):
    //   step 0: ldr x3. first_load=true. count_indep=1. seen<-x2. load_dep<-x3.
    //   step 1: ldr x1. base x0 not in seen. count_indep=2. seen<-x0. load_dep<-x1.
    //   step 2: ldr x2. hit on x0. Not counted. load_dep<-x2.
    //   step 3: ldr x3. base x2 in load_dep -> is_dep=true. count_dep=1.
    //   Total: count_indep=2.
    // avg_mlp = (1 + 2) / 2 = 1.5
    EXPECT_NEAR(val, 1.5, 0.01);
}

TEST(MLPTest, AArch64CacheHitBaseRegister) {
    initLLVMAArch64();
    AArch64TestContext TC;
    auto instrs = parseAsm(TC, "ldr x1, [x0, #8]\nldr x2, [x0, #16]");
    ASSERT_EQ(instrs.size(), 2u);
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val, 1.0, 0.01);
}

TEST(MLPTest, AArch64CacheLineBoundary) {
    initLLVMAArch64();
    AArch64TestContext TC;
    // Offset 8 and 72 belong to different cache lines (8/64 = 0, 72/64 = 1).
    // Therefore, the second load should NOT be a cache hit and should be counted.
    auto instrs = parseAsm(TC, "ldr x1, [x0, #8]\nldr x2, [x0, #72]");
    ASSERT_EQ(instrs.size(), 2u);
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val, 2.0, 0.01);
}

TEST(MLPTest, AArch64IndexRegisterExclusion) {
    initLLVMAArch64();
    AArch64TestContext TC;
    // Uses index register (x3). Since index register loads are predicted to cache-miss,
    // they are evaluated and not excluded from the evaluation queue.
    auto instrs = parseAsm(TC, "ldr x1, [x0, x3]\nldr x2, [x0, x3]");
    ASSERT_EQ(instrs.size(), 2u);
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/true);
    EXPECT_NEAR(val, 2.0, 0.01);
}

TEST(MLPTest, AArch64CallInstructionClearsDependencies) {
    initLLVMAArch64();
    AArch64TestContext TC;
    // Test that 'bl' clears dependency on x1.
    // If dependency is cleared, both loads are independent.
    // ldr x1, [x0, #8]  (load A)
    // bl my_func        (clears dependency on x1)
    // ldr x2, [x1, #8]  (load B) - independent of A because of 'bl'
    auto instrs = parseAsm(TC, "ldr x1, [x0, #8]\nbl my_func\nldr x2, [x1, #8]");
    ASSERT_EQ(instrs.size(), 3u);
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/false);
    EXPECT_NEAR(val, 1.5, 0.01);
}

TEST(MLPTest, AArch64CallInstructionClearsSeenBaseRegs) {
    initLLVMAArch64();
    AArch64TestContext TC;
    auto instrs = parseAsm(TC, "ldr x1, [x0, #8]\nbl my_func\nldr x2, [x0, #8]");
    ASSERT_EQ(instrs.size(), 3u);
    float ratio = 0.0f;
    AArch64MLPAnalyzer analyzer;
    float val = analyzer.compute_mlp(instrs, 4, DependencyKind::OOO, MLPWindowAssignmentKind::Forward, *TC.STI, *TC.MCII, *TC.MRI, ratio, /*mlpWindowLoop=*/false);
    EXPECT_NEAR(val, 1.5, 0.01);
}


