##### 3.1.4.24 Offset E08h: PMRSTS â€“ Persistent Memory Region Status

> **Section ID**: 3.1.4.24 | **Page**: 97-98

This optional property provides the status of the Persistent Memory Region. If the controller does not
support the Persistent Memory Region feature, then this property shall be cleared to 0h.
This property shall not be reset by a Controller Level Reset initiated by a Controller Reset.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_24_Offset_E08h_PMRSTS_Persistent_Memory_Region_Status
![Table_3_1_4_24_Offset_E08h_PMRSTS_Persistent_Memory_Region_Status](../section_images/Table_3_1_4_24_Offset_E08h_PMRSTS_Persistent_Memory_Region_Status.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:13 | RO | 0h | Reserved |
| 12 | RO | 0b | **Controller Base Address Invalid (CBAL):** This field indicates whether the controller has failed to enable the Persistent Memory Region's controller memory space because the controller 64-bit base address specified by PMRMCAP.CBA and PMRMSCLCBA are invalid. If PMRCAP.CMSS is set to '1', PMRMSCLCBA and PMRMSCLCBA are invalid, this bit shall be set to '1'. Otherwise, this bit shall be cleared to '0'. |
| 11:9 | RO | 000b | **Health Status (HSTS):** If the Persistent Memory Region (PMR) is ready, then this field indicates the health status of the Persistent Memory Region. This field is always cleared to 000b when the Persistent Memory Region is not ready. <br> The health status values are defined as: <br> | Value | Definition | |
| | | | | 000b | **Normal Operation:** The Persistent Memory Region is operating normally. |
| | | | | 001b | **Restore Error:** The Persistent Memory Region is operating normally and is persistent; however, the contents of the Persistent Memory Region may not have been restored correctly (i.e., may not contain the contents prior to the last power cycle, NVM Subsystem Reset, Controller Level Reset, or Persistent Memory Region disable). |
| | | | | 010b | **Read Only:** The Persistent Memory Region is read only. PMR writes do not update the Persistent Memory Region. PMR reads return the data that was last written. Refer to section 8.2.4 for details of PMR writes and PMR reads. |
| | | | | 011b | **Unreliable:** The Persistent Memory Region has become unreliable. PMR reads may return invalid data. PCI Express PMR reads may generate poisoned PCI Express TLP(s). PMR writes may not update memory or may update memory with undefined data. The Persistent Memory Region may also have become non-persistent. |
| | | | | 100b to 111b | Reserved |
| 8 | RO | 0b | **Not Ready (NRDY):** This bit indicates if the Persistent Memory Region is ready for use. If this bit is cleared to '0' and the PMRCTL.EN is set to '1', then the Persistent Memory Region is ready to accept and process PMR reads and PMR writes. If this bit is set to '1' or the PMRCTL.EN bit is cleared to '0', then the Persistent Memory Region is not ready to process PMR reads and PMR writes. |
| 7:0 | RO | 0h | **Error (ERR):** When the Persistent Memory Region is ready and operating normally, this field indicates whether previous PMR writes have completed without error. If this field is cleared to 0h, then previous PMR writes have completed without error and the values written are persistent. A non-zero value in this field indicates the occurrence of an error that may have caused one or more of the previous PMR writes to not have completed successfully. The meaning of any particular non-zero value is vendor specific. <br> Once this field takes on a non-zero value, it maintains a non-zero value until the PCI Function is reset. |

